|NJU_MIPS
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN4
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => KEY[3].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN1
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << <GND>
HEX0[1] << <GND>
HEX0[2] << <GND>
HEX0[3] << <GND>
HEX0[4] << <GND>
HEX0[5] << <GND>
HEX0[6] << <GND>
HEX1[0] << <GND>
HEX1[1] << <GND>
HEX1[2] << <GND>
HEX1[3] << <GND>
HEX1[4] << <GND>
HEX1[5] << <GND>
HEX1[6] << <GND>
HEX2[0] << <GND>
HEX2[1] << <GND>
HEX2[2] << <GND>
HEX2[3] << <GND>
HEX2[4] << <GND>
HEX2[5] << <GND>
HEX2[6] << <GND>
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
VGA_BLANK_N << vga:video_output.VGA_BLANK_N
VGA_B[0] << vga:video_output.VGA_B
VGA_B[1] << vga:video_output.VGA_B
VGA_B[2] << vga:video_output.VGA_B
VGA_B[3] << vga:video_output.VGA_B
VGA_B[4] << vga:video_output.VGA_B
VGA_B[5] << vga:video_output.VGA_B
VGA_B[6] << vga:video_output.VGA_B
VGA_B[7] << vga:video_output.VGA_B
VGA_CLK << vga:video_output.VGA_CLK
VGA_G[0] << vga:video_output.VGA_G
VGA_G[1] << vga:video_output.VGA_G
VGA_G[2] << vga:video_output.VGA_G
VGA_G[3] << vga:video_output.VGA_G
VGA_G[4] << vga:video_output.VGA_G
VGA_G[5] << vga:video_output.VGA_G
VGA_G[6] << vga:video_output.VGA_G
VGA_G[7] << vga:video_output.VGA_G
VGA_HS << vga:video_output.VGA_HS
VGA_R[0] << vga:video_output.VGA_R
VGA_R[1] << vga:video_output.VGA_R
VGA_R[2] << vga:video_output.VGA_R
VGA_R[3] << vga:video_output.VGA_R
VGA_R[4] << vga:video_output.VGA_R
VGA_R[5] << vga:video_output.VGA_R
VGA_R[6] << vga:video_output.VGA_R
VGA_R[7] << vga:video_output.VGA_R
VGA_SYNC_N << vga:video_output.VGA_SYNC_N
VGA_VS << vga:video_output.VGA_VS
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> audio:player.I2C_SCLK
AUD_BCLK <> audio:player.BCLK
AUD_DACDAT << audio:player.DACDAT
AUD_DACLRCK <> audio:player.DACLRCLK
AUD_XCK << audio:player.XCK
PS2_CLK <> keyboard:kb.ps2_clk
PS2_CLK2 <> <UNC>
PS2_DAT <> keyboard:kb.ps2_data
PS2_DAT2 <> <UNC>
FPGA_I2C_SCLK << <GND>
FPGA_I2C_SDAT <> <UNC>


|NJU_MIPS|sopc:cpu
CLOCK_50 => CLOCK_50.IN4
rst => rst.IN1
vga_q[0] <= video_ram:video_ram0.vga_q
vga_q[1] <= video_ram:video_ram0.vga_q
vga_q[2] <= video_ram:video_ram0.vga_q
vga_q[3] <= video_ram:video_ram0.vga_q
vga_q[4] <= video_ram:video_ram0.vga_q
vga_q[5] <= video_ram:video_ram0.vga_q
vga_q[6] <= video_ram:video_ram0.vga_q
vga_q[7] <= video_ram:video_ram0.vga_q
vga_rdaddress[0] => vga_rdaddress[0].IN1
vga_rdaddress[1] => vga_rdaddress[1].IN1
vga_rdaddress[2] => vga_rdaddress[2].IN1
vga_rdaddress[3] => vga_rdaddress[3].IN1
vga_rdaddress[4] => vga_rdaddress[4].IN1
vga_rdaddress[5] => vga_rdaddress[5].IN1
vga_rdaddress[6] => vga_rdaddress[6].IN1
vga_rdaddress[7] => vga_rdaddress[7].IN1
vga_rdaddress[8] => vga_rdaddress[8].IN1
vga_rdaddress[9] => vga_rdaddress[9].IN1
vga_rdaddress[10] => vga_rdaddress[10].IN1
vga_rdaddress[11] => vga_rdaddress[11].IN1
input_ascii[0] => comb.DATAB
input_ascii[0] => comb.DATAB
input_ascii[0] => comb.DATAB
input_ascii[0] => comb.DATAB
input_ascii[1] => comb.DATAB
input_ascii[1] => comb.DATAB
input_ascii[1] => comb.DATAB
input_ascii[1] => comb.DATAB
input_ascii[2] => comb.DATAB
input_ascii[2] => comb.DATAB
input_ascii[2] => comb.DATAB
input_ascii[2] => comb.DATAB
input_ascii[3] => comb.DATAB
input_ascii[3] => comb.DATAB
input_ascii[3] => comb.DATAB
input_ascii[3] => comb.DATAB
input_ascii[4] => comb.DATAB
input_ascii[4] => comb.DATAB
input_ascii[4] => comb.DATAB
input_ascii[4] => comb.DATAB
input_ascii[5] => comb.DATAB
input_ascii[5] => comb.DATAB
input_ascii[5] => comb.DATAB
input_ascii[5] => comb.DATAB
input_ascii[6] => comb.DATAB
input_ascii[6] => comb.DATAB
input_ascii[6] => comb.DATAB
input_ascii[6] => comb.DATAB
input_ascii[7] => comb.DATAB
input_ascii[7] => comb.DATAB
input_ascii[7] => comb.DATAB
input_ascii[7] => comb.DATAB
input_en => comb.DATAB
input_en => comb.DATAB
input_en => comb.DATAB
input_en => comb.DATAB
audio_en <= audio_en$latch.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|clkgen:clk12P5M
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0
clk => clk.IN8
rst => rst.IN12
rom_data_i[0] => rom_data_i[0].IN1
rom_data_i[1] => rom_data_i[1].IN1
rom_data_i[2] => rom_data_i[2].IN1
rom_data_i[3] => rom_data_i[3].IN1
rom_data_i[4] => rom_data_i[4].IN1
rom_data_i[5] => rom_data_i[5].IN1
rom_data_i[6] => rom_data_i[6].IN1
rom_data_i[7] => rom_data_i[7].IN1
rom_data_i[8] => rom_data_i[8].IN1
rom_data_i[9] => rom_data_i[9].IN1
rom_data_i[10] => rom_data_i[10].IN1
rom_data_i[11] => rom_data_i[11].IN1
rom_data_i[12] => rom_data_i[12].IN1
rom_data_i[13] => rom_data_i[13].IN1
rom_data_i[14] => rom_data_i[14].IN1
rom_data_i[15] => rom_data_i[15].IN1
rom_data_i[16] => rom_data_i[16].IN1
rom_data_i[17] => rom_data_i[17].IN1
rom_data_i[18] => rom_data_i[18].IN1
rom_data_i[19] => rom_data_i[19].IN1
rom_data_i[20] => rom_data_i[20].IN1
rom_data_i[21] => rom_data_i[21].IN1
rom_data_i[22] => rom_data_i[22].IN1
rom_data_i[23] => rom_data_i[23].IN1
rom_data_i[24] => rom_data_i[24].IN1
rom_data_i[25] => rom_data_i[25].IN1
rom_data_i[26] => rom_data_i[26].IN1
rom_data_i[27] => rom_data_i[27].IN1
rom_data_i[28] => rom_data_i[28].IN1
rom_data_i[29] => rom_data_i[29].IN1
rom_data_i[30] => rom_data_i[30].IN1
rom_data_i[31] => rom_data_i[31].IN1
rom_addr_o[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
rom_addr_o[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
rom_ce_o <= pc_reg:pc_reg0.ce
ram_data_i[0] => ram_data_i[0].IN1
ram_data_i[1] => ram_data_i[1].IN1
ram_data_i[2] => ram_data_i[2].IN1
ram_data_i[3] => ram_data_i[3].IN1
ram_data_i[4] => ram_data_i[4].IN1
ram_data_i[5] => ram_data_i[5].IN1
ram_data_i[6] => ram_data_i[6].IN1
ram_data_i[7] => ram_data_i[7].IN1
ram_data_i[8] => ram_data_i[8].IN1
ram_data_i[9] => ram_data_i[9].IN1
ram_data_i[10] => ram_data_i[10].IN1
ram_data_i[11] => ram_data_i[11].IN1
ram_data_i[12] => ram_data_i[12].IN1
ram_data_i[13] => ram_data_i[13].IN1
ram_data_i[14] => ram_data_i[14].IN1
ram_data_i[15] => ram_data_i[15].IN1
ram_data_i[16] => ram_data_i[16].IN1
ram_data_i[17] => ram_data_i[17].IN1
ram_data_i[18] => ram_data_i[18].IN1
ram_data_i[19] => ram_data_i[19].IN1
ram_data_i[20] => ram_data_i[20].IN1
ram_data_i[21] => ram_data_i[21].IN1
ram_data_i[22] => ram_data_i[22].IN1
ram_data_i[23] => ram_data_i[23].IN1
ram_data_i[24] => ram_data_i[24].IN1
ram_data_i[25] => ram_data_i[25].IN1
ram_data_i[26] => ram_data_i[26].IN1
ram_data_i[27] => ram_data_i[27].IN1
ram_data_i[28] => ram_data_i[28].IN1
ram_data_i[29] => ram_data_i[29].IN1
ram_data_i[30] => ram_data_i[30].IN1
ram_data_i[31] => ram_data_i[31].IN1
ram_addr_o[0] <= mem:mem0.mem_addr_o
ram_addr_o[1] <= mem:mem0.mem_addr_o
ram_addr_o[2] <= mem:mem0.mem_addr_o
ram_addr_o[3] <= mem:mem0.mem_addr_o
ram_addr_o[4] <= mem:mem0.mem_addr_o
ram_addr_o[5] <= mem:mem0.mem_addr_o
ram_addr_o[6] <= mem:mem0.mem_addr_o
ram_addr_o[7] <= mem:mem0.mem_addr_o
ram_addr_o[8] <= mem:mem0.mem_addr_o
ram_addr_o[9] <= mem:mem0.mem_addr_o
ram_addr_o[10] <= mem:mem0.mem_addr_o
ram_addr_o[11] <= mem:mem0.mem_addr_o
ram_addr_o[12] <= mem:mem0.mem_addr_o
ram_addr_o[13] <= mem:mem0.mem_addr_o
ram_addr_o[14] <= mem:mem0.mem_addr_o
ram_addr_o[15] <= mem:mem0.mem_addr_o
ram_addr_o[16] <= mem:mem0.mem_addr_o
ram_addr_o[17] <= mem:mem0.mem_addr_o
ram_addr_o[18] <= mem:mem0.mem_addr_o
ram_addr_o[19] <= mem:mem0.mem_addr_o
ram_addr_o[20] <= mem:mem0.mem_addr_o
ram_addr_o[21] <= mem:mem0.mem_addr_o
ram_addr_o[22] <= mem:mem0.mem_addr_o
ram_addr_o[23] <= mem:mem0.mem_addr_o
ram_addr_o[24] <= mem:mem0.mem_addr_o
ram_addr_o[25] <= mem:mem0.mem_addr_o
ram_addr_o[26] <= mem:mem0.mem_addr_o
ram_addr_o[27] <= mem:mem0.mem_addr_o
ram_addr_o[28] <= mem:mem0.mem_addr_o
ram_addr_o[29] <= mem:mem0.mem_addr_o
ram_addr_o[30] <= mem:mem0.mem_addr_o
ram_addr_o[31] <= mem:mem0.mem_addr_o
ram_data_o[0] <= mem:mem0.mem_data_o
ram_data_o[1] <= mem:mem0.mem_data_o
ram_data_o[2] <= mem:mem0.mem_data_o
ram_data_o[3] <= mem:mem0.mem_data_o
ram_data_o[4] <= mem:mem0.mem_data_o
ram_data_o[5] <= mem:mem0.mem_data_o
ram_data_o[6] <= mem:mem0.mem_data_o
ram_data_o[7] <= mem:mem0.mem_data_o
ram_data_o[8] <= mem:mem0.mem_data_o
ram_data_o[9] <= mem:mem0.mem_data_o
ram_data_o[10] <= mem:mem0.mem_data_o
ram_data_o[11] <= mem:mem0.mem_data_o
ram_data_o[12] <= mem:mem0.mem_data_o
ram_data_o[13] <= mem:mem0.mem_data_o
ram_data_o[14] <= mem:mem0.mem_data_o
ram_data_o[15] <= mem:mem0.mem_data_o
ram_data_o[16] <= mem:mem0.mem_data_o
ram_data_o[17] <= mem:mem0.mem_data_o
ram_data_o[18] <= mem:mem0.mem_data_o
ram_data_o[19] <= mem:mem0.mem_data_o
ram_data_o[20] <= mem:mem0.mem_data_o
ram_data_o[21] <= mem:mem0.mem_data_o
ram_data_o[22] <= mem:mem0.mem_data_o
ram_data_o[23] <= mem:mem0.mem_data_o
ram_data_o[24] <= mem:mem0.mem_data_o
ram_data_o[25] <= mem:mem0.mem_data_o
ram_data_o[26] <= mem:mem0.mem_data_o
ram_data_o[27] <= mem:mem0.mem_data_o
ram_data_o[28] <= mem:mem0.mem_data_o
ram_data_o[29] <= mem:mem0.mem_data_o
ram_data_o[30] <= mem:mem0.mem_data_o
ram_data_o[31] <= mem:mem0.mem_data_o
ram_we_o <= mem:mem0.mem_we_o
ram_sel_o[0] <= mem:mem0.mem_sel_o
ram_sel_o[1] <= mem:mem0.mem_sel_o
ram_sel_o[2] <= mem:mem0.mem_sel_o
ram_sel_o[3] <= mem:mem0.mem_sel_o
ram_ce_o <= mem:mem0.mem_ce_o


|NJU_MIPS|sopc:cpu|cpu:mips0|pc_reg:pc_reg0
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
clk => pc[16]~reg0.CLK
clk => pc[17]~reg0.CLK
clk => pc[18]~reg0.CLK
clk => pc[19]~reg0.CLK
clk => pc[20]~reg0.CLK
clk => pc[21]~reg0.CLK
clk => pc[22]~reg0.CLK
clk => pc[23]~reg0.CLK
clk => pc[24]~reg0.CLK
clk => pc[25]~reg0.CLK
clk => pc[26]~reg0.CLK
clk => pc[27]~reg0.CLK
clk => pc[28]~reg0.CLK
clk => pc[29]~reg0.CLK
clk => pc[30]~reg0.CLK
clk => pc[31]~reg0.CLK
clk => ce~reg0.CLK
rst => ce~reg0.DATAIN
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[0] => pc.OUTPUTSELECT
stall[1] => ~NO_FANOUT~
stall[2] => ~NO_FANOUT~
stall[3] => ~NO_FANOUT~
stall[4] => ~NO_FANOUT~
stall[5] => ~NO_FANOUT~
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_flag_i => pc.OUTPUTSELECT
jmp_target_address_i[0] => pc.DATAB
jmp_target_address_i[1] => pc.DATAB
jmp_target_address_i[2] => pc.DATAB
jmp_target_address_i[3] => pc.DATAB
jmp_target_address_i[4] => pc.DATAB
jmp_target_address_i[5] => pc.DATAB
jmp_target_address_i[6] => pc.DATAB
jmp_target_address_i[7] => pc.DATAB
jmp_target_address_i[8] => pc.DATAB
jmp_target_address_i[9] => pc.DATAB
jmp_target_address_i[10] => pc.DATAB
jmp_target_address_i[11] => pc.DATAB
jmp_target_address_i[12] => pc.DATAB
jmp_target_address_i[13] => pc.DATAB
jmp_target_address_i[14] => pc.DATAB
jmp_target_address_i[15] => pc.DATAB
jmp_target_address_i[16] => pc.DATAB
jmp_target_address_i[17] => pc.DATAB
jmp_target_address_i[18] => pc.DATAB
jmp_target_address_i[19] => pc.DATAB
jmp_target_address_i[20] => pc.DATAB
jmp_target_address_i[21] => pc.DATAB
jmp_target_address_i[22] => pc.DATAB
jmp_target_address_i[23] => pc.DATAB
jmp_target_address_i[24] => pc.DATAB
jmp_target_address_i[25] => pc.DATAB
jmp_target_address_i[26] => pc.DATAB
jmp_target_address_i[27] => pc.DATAB
jmp_target_address_i[28] => pc.DATAB
jmp_target_address_i[29] => pc.DATAB
jmp_target_address_i[30] => pc.DATAB
jmp_target_address_i[31] => pc.DATAB
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ce <= ce~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|if_id:if_id0
clk => id_inst[0]~reg0.CLK
clk => id_inst[1]~reg0.CLK
clk => id_inst[2]~reg0.CLK
clk => id_inst[3]~reg0.CLK
clk => id_inst[4]~reg0.CLK
clk => id_inst[5]~reg0.CLK
clk => id_inst[6]~reg0.CLK
clk => id_inst[7]~reg0.CLK
clk => id_inst[8]~reg0.CLK
clk => id_inst[9]~reg0.CLK
clk => id_inst[10]~reg0.CLK
clk => id_inst[11]~reg0.CLK
clk => id_inst[12]~reg0.CLK
clk => id_inst[13]~reg0.CLK
clk => id_inst[14]~reg0.CLK
clk => id_inst[15]~reg0.CLK
clk => id_inst[16]~reg0.CLK
clk => id_inst[17]~reg0.CLK
clk => id_inst[18]~reg0.CLK
clk => id_inst[19]~reg0.CLK
clk => id_inst[20]~reg0.CLK
clk => id_inst[21]~reg0.CLK
clk => id_inst[22]~reg0.CLK
clk => id_inst[23]~reg0.CLK
clk => id_inst[24]~reg0.CLK
clk => id_inst[25]~reg0.CLK
clk => id_inst[26]~reg0.CLK
clk => id_inst[27]~reg0.CLK
clk => id_inst[28]~reg0.CLK
clk => id_inst[29]~reg0.CLK
clk => id_inst[30]~reg0.CLK
clk => id_inst[31]~reg0.CLK
clk => id_pc[0]~reg0.CLK
clk => id_pc[1]~reg0.CLK
clk => id_pc[2]~reg0.CLK
clk => id_pc[3]~reg0.CLK
clk => id_pc[4]~reg0.CLK
clk => id_pc[5]~reg0.CLK
clk => id_pc[6]~reg0.CLK
clk => id_pc[7]~reg0.CLK
clk => id_pc[8]~reg0.CLK
clk => id_pc[9]~reg0.CLK
clk => id_pc[10]~reg0.CLK
clk => id_pc[11]~reg0.CLK
clk => id_pc[12]~reg0.CLK
clk => id_pc[13]~reg0.CLK
clk => id_pc[14]~reg0.CLK
clk => id_pc[15]~reg0.CLK
clk => id_pc[16]~reg0.CLK
clk => id_pc[17]~reg0.CLK
clk => id_pc[18]~reg0.CLK
clk => id_pc[19]~reg0.CLK
clk => id_pc[20]~reg0.CLK
clk => id_pc[21]~reg0.CLK
clk => id_pc[22]~reg0.CLK
clk => id_pc[23]~reg0.CLK
clk => id_pc[24]~reg0.CLK
clk => id_pc[25]~reg0.CLK
clk => id_pc[26]~reg0.CLK
clk => id_pc[27]~reg0.CLK
clk => id_pc[28]~reg0.CLK
clk => id_pc[29]~reg0.CLK
clk => id_pc[30]~reg0.CLK
clk => id_pc[31]~reg0.CLK
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_pc.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
rst => id_inst.OUTPUTSELECT
if_pc[0] => id_pc.DATAB
if_pc[1] => id_pc.DATAB
if_pc[2] => id_pc.DATAB
if_pc[3] => id_pc.DATAB
if_pc[4] => id_pc.DATAB
if_pc[5] => id_pc.DATAB
if_pc[6] => id_pc.DATAB
if_pc[7] => id_pc.DATAB
if_pc[8] => id_pc.DATAB
if_pc[9] => id_pc.DATAB
if_pc[10] => id_pc.DATAB
if_pc[11] => id_pc.DATAB
if_pc[12] => id_pc.DATAB
if_pc[13] => id_pc.DATAB
if_pc[14] => id_pc.DATAB
if_pc[15] => id_pc.DATAB
if_pc[16] => id_pc.DATAB
if_pc[17] => id_pc.DATAB
if_pc[18] => id_pc.DATAB
if_pc[19] => id_pc.DATAB
if_pc[20] => id_pc.DATAB
if_pc[21] => id_pc.DATAB
if_pc[22] => id_pc.DATAB
if_pc[23] => id_pc.DATAB
if_pc[24] => id_pc.DATAB
if_pc[25] => id_pc.DATAB
if_pc[26] => id_pc.DATAB
if_pc[27] => id_pc.DATAB
if_pc[28] => id_pc.DATAB
if_pc[29] => id_pc.DATAB
if_pc[30] => id_pc.DATAB
if_pc[31] => id_pc.DATAB
if_inst[0] => id_inst.DATAB
if_inst[1] => id_inst.DATAB
if_inst[2] => id_inst.DATAB
if_inst[3] => id_inst.DATAB
if_inst[4] => id_inst.DATAB
if_inst[5] => id_inst.DATAB
if_inst[6] => id_inst.DATAB
if_inst[7] => id_inst.DATAB
if_inst[8] => id_inst.DATAB
if_inst[9] => id_inst.DATAB
if_inst[10] => id_inst.DATAB
if_inst[11] => id_inst.DATAB
if_inst[12] => id_inst.DATAB
if_inst[13] => id_inst.DATAB
if_inst[14] => id_inst.DATAB
if_inst[15] => id_inst.DATAB
if_inst[16] => id_inst.DATAB
if_inst[17] => id_inst.DATAB
if_inst[18] => id_inst.DATAB
if_inst[19] => id_inst.DATAB
if_inst[20] => id_inst.DATAB
if_inst[21] => id_inst.DATAB
if_inst[22] => id_inst.DATAB
if_inst[23] => id_inst.DATAB
if_inst[24] => id_inst.DATAB
if_inst[25] => id_inst.DATAB
if_inst[26] => id_inst.DATAB
if_inst[27] => id_inst.DATAB
if_inst[28] => id_inst.DATAB
if_inst[29] => id_inst.DATAB
if_inst[30] => id_inst.DATAB
if_inst[31] => id_inst.DATAB
stall[0] => ~NO_FANOUT~
stall[1] => always0.IN0
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_pc.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[1] => id_inst.OUTPUTSELECT
stall[2] => always0.IN1
stall[3] => ~NO_FANOUT~
stall[4] => ~NO_FANOUT~
stall[5] => ~NO_FANOUT~
id_pc[0] <= id_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[1] <= id_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[2] <= id_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[3] <= id_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[4] <= id_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[5] <= id_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[6] <= id_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[7] <= id_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[8] <= id_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[9] <= id_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[10] <= id_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[11] <= id_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[12] <= id_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[13] <= id_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[14] <= id_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[15] <= id_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[16] <= id_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[17] <= id_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[18] <= id_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[19] <= id_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[20] <= id_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[21] <= id_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[22] <= id_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[23] <= id_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[24] <= id_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[25] <= id_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[26] <= id_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[27] <= id_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[28] <= id_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[29] <= id_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[30] <= id_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[31] <= id_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[0] <= id_inst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[1] <= id_inst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[2] <= id_inst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[3] <= id_inst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[4] <= id_inst[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[5] <= id_inst[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[6] <= id_inst[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[7] <= id_inst[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[8] <= id_inst[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[9] <= id_inst[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[10] <= id_inst[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[11] <= id_inst[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[12] <= id_inst[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[13] <= id_inst[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[14] <= id_inst[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[15] <= id_inst[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[16] <= id_inst[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[17] <= id_inst[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[18] <= id_inst[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[19] <= id_inst[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[20] <= id_inst[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[21] <= id_inst[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[22] <= id_inst[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[23] <= id_inst[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[24] <= id_inst[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[25] <= id_inst[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[26] <= id_inst[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[27] <= id_inst[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[28] <= id_inst[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[29] <= id_inst[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[30] <= id_inst[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_inst[31] <= id_inst[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|id:id0
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => aluop_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => alusel_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wreg_o.OUTPUTSELECT
rst => reg1_read_o.OUTPUTSELECT
rst => reg2_read_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg1_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => reg2_addr_o.OUTPUTSELECT
rst => imm[31].OUTPUTSELECT
rst => imm[30].OUTPUTSELECT
rst => imm[29].OUTPUTSELECT
rst => imm[28].OUTPUTSELECT
rst => imm[27].OUTPUTSELECT
rst => imm[26].OUTPUTSELECT
rst => imm[25].OUTPUTSELECT
rst => imm[24].OUTPUTSELECT
rst => imm[23].OUTPUTSELECT
rst => imm[22].OUTPUTSELECT
rst => imm[21].OUTPUTSELECT
rst => imm[20].OUTPUTSELECT
rst => imm[19].OUTPUTSELECT
rst => imm[18].OUTPUTSELECT
rst => imm[17].OUTPUTSELECT
rst => imm[16].OUTPUTSELECT
rst => imm[15].OUTPUTSELECT
rst => imm[14].OUTPUTSELECT
rst => imm[13].OUTPUTSELECT
rst => imm[12].OUTPUTSELECT
rst => imm[11].OUTPUTSELECT
rst => imm[10].OUTPUTSELECT
rst => imm[9].OUTPUTSELECT
rst => imm[8].OUTPUTSELECT
rst => imm[7].OUTPUTSELECT
rst => imm[6].OUTPUTSELECT
rst => imm[5].OUTPUTSELECT
rst => imm[4].OUTPUTSELECT
rst => imm[3].OUTPUTSELECT
rst => imm[2].OUTPUTSELECT
rst => imm[1].OUTPUTSELECT
rst => imm[0].OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => link_addr_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_target_address_o.OUTPUTSELECT
rst => jmp_flag_o.OUTPUTSELECT
rst => next_inst_in_delayslot_o.OUTPUTSELECT
rst => stallreq_for_reg1_loadrelate.OUTPUTSELECT
rst => stallreq_for_reg2_loadrelate.OUTPUTSELECT
rst => is_in_delayslot_o.OUTPUTSELECT
rst => reg1_o[31]$latch.ACLR
rst => reg1_o[30]$latch.ACLR
rst => reg1_o[29]$latch.ACLR
rst => reg1_o[28]$latch.ACLR
rst => reg1_o[27]$latch.ACLR
rst => reg1_o[26]$latch.ACLR
rst => reg1_o[25]$latch.ACLR
rst => reg1_o[24]$latch.ACLR
rst => reg1_o[23]$latch.ACLR
rst => reg1_o[22]$latch.ACLR
rst => reg1_o[21]$latch.ACLR
rst => reg1_o[20]$latch.ACLR
rst => reg1_o[19]$latch.ACLR
rst => reg1_o[18]$latch.ACLR
rst => reg1_o[17]$latch.ACLR
rst => reg1_o[16]$latch.ACLR
rst => reg1_o[15]$latch.ACLR
rst => reg1_o[14]$latch.ACLR
rst => reg1_o[13]$latch.ACLR
rst => reg1_o[12]$latch.ACLR
rst => reg1_o[11]$latch.ACLR
rst => reg1_o[10]$latch.ACLR
rst => reg1_o[9]$latch.ACLR
rst => reg1_o[8]$latch.ACLR
rst => reg1_o[7]$latch.ACLR
rst => reg1_o[6]$latch.ACLR
rst => reg1_o[5]$latch.ACLR
rst => reg1_o[4]$latch.ACLR
rst => reg1_o[3]$latch.ACLR
rst => reg1_o[2]$latch.ACLR
rst => reg1_o[1]$latch.ACLR
rst => reg1_o[0]$latch.ACLR
rst => reg2_o[31]$latch.ACLR
rst => reg2_o[30]$latch.ACLR
rst => reg2_o[29]$latch.ACLR
rst => reg2_o[28]$latch.ACLR
rst => reg2_o[27]$latch.ACLR
rst => reg2_o[26]$latch.ACLR
rst => reg2_o[25]$latch.ACLR
rst => reg2_o[24]$latch.ACLR
rst => reg2_o[23]$latch.ACLR
rst => reg2_o[22]$latch.ACLR
rst => reg2_o[21]$latch.ACLR
rst => reg2_o[20]$latch.ACLR
rst => reg2_o[19]$latch.ACLR
rst => reg2_o[18]$latch.ACLR
rst => reg2_o[17]$latch.ACLR
rst => reg2_o[16]$latch.ACLR
rst => reg2_o[15]$latch.ACLR
rst => reg2_o[14]$latch.ACLR
rst => reg2_o[13]$latch.ACLR
rst => reg2_o[12]$latch.ACLR
rst => reg2_o[11]$latch.ACLR
rst => reg2_o[10]$latch.ACLR
rst => reg2_o[9]$latch.ACLR
rst => reg2_o[8]$latch.ACLR
rst => reg2_o[7]$latch.ACLR
rst => reg2_o[6]$latch.ACLR
rst => reg2_o[5]$latch.ACLR
rst => reg2_o[4]$latch.ACLR
rst => reg2_o[3]$latch.ACLR
rst => reg2_o[2]$latch.ACLR
rst => reg2_o[1]$latch.ACLR
rst => reg2_o[0]$latch.ACLR
pc_i[0] => Add2.IN55
pc_i[0] => link_addr_o.DATAB
pc_i[0] => link_addr_o.DATAB
pc_i[0] => Selector137.IN7
pc_i[1] => Add2.IN54
pc_i[1] => link_addr_o.DATAB
pc_i[1] => link_addr_o.DATAB
pc_i[1] => Selector136.IN7
pc_i[2] => link_addr_o.DATAB
pc_i[2] => link_addr_o.DATAB
pc_i[2] => Selector135.IN7
pc_i[2] => Add1.IN60
pc_i[3] => Add0.IN58
pc_i[3] => Add1.IN59
pc_i[4] => Add0.IN57
pc_i[4] => Add1.IN58
pc_i[5] => Add0.IN56
pc_i[5] => Add1.IN57
pc_i[6] => Add0.IN55
pc_i[6] => Add1.IN56
pc_i[7] => Add0.IN54
pc_i[7] => Add1.IN55
pc_i[8] => Add0.IN53
pc_i[8] => Add1.IN54
pc_i[9] => Add0.IN52
pc_i[9] => Add1.IN53
pc_i[10] => Add0.IN51
pc_i[10] => Add1.IN52
pc_i[11] => Add0.IN50
pc_i[11] => Add1.IN51
pc_i[12] => Add0.IN49
pc_i[12] => Add1.IN50
pc_i[13] => Add0.IN48
pc_i[13] => Add1.IN49
pc_i[14] => Add0.IN47
pc_i[14] => Add1.IN48
pc_i[15] => Add0.IN46
pc_i[15] => Add1.IN47
pc_i[16] => Add0.IN45
pc_i[16] => Add1.IN46
pc_i[17] => Add0.IN44
pc_i[17] => Add1.IN45
pc_i[18] => Add0.IN43
pc_i[18] => Add1.IN44
pc_i[19] => Add0.IN42
pc_i[19] => Add1.IN43
pc_i[20] => Add0.IN41
pc_i[20] => Add1.IN42
pc_i[21] => Add0.IN40
pc_i[21] => Add1.IN41
pc_i[22] => Add0.IN39
pc_i[22] => Add1.IN40
pc_i[23] => Add0.IN38
pc_i[23] => Add1.IN39
pc_i[24] => Add0.IN37
pc_i[24] => Add1.IN38
pc_i[25] => Add0.IN36
pc_i[25] => Add1.IN37
pc_i[26] => Add0.IN35
pc_i[26] => Add1.IN36
pc_i[27] => Add0.IN34
pc_i[27] => Add1.IN35
pc_i[28] => Add0.IN33
pc_i[28] => Add1.IN34
pc_i[29] => Add0.IN32
pc_i[29] => Add1.IN33
pc_i[30] => Add0.IN31
pc_i[30] => Add1.IN32
pc_i[31] => Add0.IN30
pc_i[31] => Add1.IN31
inst_i[0] => Mux0.IN69
inst_i[0] => Mux1.IN69
inst_i[0] => Mux2.IN69
inst_i[0] => Mux3.IN69
inst_i[0] => Mux4.IN69
inst_i[0] => Mux5.IN69
inst_i[0] => Mux6.IN69
inst_i[0] => Decoder1.IN5
inst_i[0] => Selector66.IN5
inst_i[0] => Selector71.IN5
inst_i[0] => Selector101.IN15
inst_i[0] => Add2.IN23
inst_i[0] => inst_o[0].DATAIN
inst_i[1] => Mux0.IN68
inst_i[1] => Mux1.IN68
inst_i[1] => Mux2.IN68
inst_i[1] => Mux3.IN68
inst_i[1] => Mux4.IN68
inst_i[1] => Mux5.IN68
inst_i[1] => Mux6.IN68
inst_i[1] => Decoder1.IN4
inst_i[1] => Selector65.IN5
inst_i[1] => Selector70.IN5
inst_i[1] => Selector100.IN15
inst_i[1] => Add2.IN22
inst_i[1] => inst_o[1].DATAIN
inst_i[2] => Mux0.IN67
inst_i[2] => Mux1.IN67
inst_i[2] => Mux2.IN67
inst_i[2] => Mux3.IN67
inst_i[2] => Mux4.IN67
inst_i[2] => Mux5.IN67
inst_i[2] => Mux6.IN67
inst_i[2] => Decoder1.IN3
inst_i[2] => Selector64.IN5
inst_i[2] => Selector69.IN5
inst_i[2] => Selector99.IN15
inst_i[2] => Add2.IN21
inst_i[2] => inst_o[2].DATAIN
inst_i[3] => Mux0.IN66
inst_i[3] => Mux1.IN66
inst_i[3] => Mux2.IN66
inst_i[3] => Mux3.IN66
inst_i[3] => Mux4.IN66
inst_i[3] => Mux5.IN66
inst_i[3] => Mux6.IN66
inst_i[3] => Decoder1.IN2
inst_i[3] => Selector63.IN5
inst_i[3] => Selector68.IN5
inst_i[3] => Selector98.IN15
inst_i[3] => Add2.IN20
inst_i[3] => inst_o[3].DATAIN
inst_i[4] => Mux0.IN65
inst_i[4] => Mux1.IN65
inst_i[4] => Mux2.IN65
inst_i[4] => Mux3.IN65
inst_i[4] => Mux4.IN65
inst_i[4] => Mux5.IN65
inst_i[4] => Mux6.IN65
inst_i[4] => Decoder1.IN1
inst_i[4] => Selector62.IN5
inst_i[4] => Selector67.IN5
inst_i[4] => Selector97.IN15
inst_i[4] => Add2.IN19
inst_i[4] => inst_o[4].DATAIN
inst_i[5] => Mux0.IN64
inst_i[5] => Mux1.IN64
inst_i[5] => Mux2.IN64
inst_i[5] => Mux3.IN64
inst_i[5] => Mux4.IN64
inst_i[5] => Mux5.IN64
inst_i[5] => Mux6.IN64
inst_i[5] => Decoder1.IN0
inst_i[5] => Selector61.IN5
inst_i[5] => imm.DATAB
inst_i[5] => Selector96.IN15
inst_i[5] => Add2.IN18
inst_i[5] => inst_o[5].DATAIN
inst_i[6] => Add2.IN64
inst_i[6] => Selector60.IN5
inst_i[6] => imm.DATAB
inst_i[6] => Selector95.IN15
inst_i[6] => imm.DATAB
inst_i[6] => inst_o[6].DATAIN
inst_i[7] => Add2.IN63
inst_i[7] => Selector59.IN5
inst_i[7] => imm.DATAB
inst_i[7] => Selector94.IN15
inst_i[7] => imm.DATAB
inst_i[7] => inst_o[7].DATAIN
inst_i[8] => Add2.IN62
inst_i[8] => Selector58.IN5
inst_i[8] => imm.DATAB
inst_i[8] => Selector93.IN15
inst_i[8] => imm.DATAB
inst_i[8] => inst_o[8].DATAIN
inst_i[9] => Add2.IN61
inst_i[9] => Selector57.IN5
inst_i[9] => imm.DATAB
inst_i[9] => Selector92.IN15
inst_i[9] => imm.DATAB
inst_i[9] => inst_o[9].DATAIN
inst_i[10] => Add2.IN60
inst_i[10] => Selector56.IN5
inst_i[10] => imm.DATAB
inst_i[10] => Selector91.IN15
inst_i[10] => imm.DATAB
inst_i[10] => inst_o[10].DATAIN
inst_i[11] => Add2.IN59
inst_i[11] => Selector55.IN5
inst_i[11] => imm.DATAB
inst_i[11] => Selector90.IN15
inst_i[11] => wd_o.DATAA
inst_i[11] => Selector51.IN7
inst_i[11] => inst_o[11].DATAIN
inst_i[12] => Add2.IN58
inst_i[12] => Selector54.IN5
inst_i[12] => imm.DATAB
inst_i[12] => Selector89.IN15
inst_i[12] => wd_o.DATAA
inst_i[12] => Selector50.IN7
inst_i[12] => inst_o[12].DATAIN
inst_i[13] => Add2.IN57
inst_i[13] => Selector53.IN5
inst_i[13] => imm.DATAB
inst_i[13] => Selector88.IN15
inst_i[13] => wd_o.DATAA
inst_i[13] => Selector49.IN7
inst_i[13] => inst_o[13].DATAIN
inst_i[14] => Add2.IN56
inst_i[14] => Selector52.IN5
inst_i[14] => imm.DATAB
inst_i[14] => Selector87.IN15
inst_i[14] => wd_o.DATAA
inst_i[14] => Selector48.IN7
inst_i[14] => inst_o[14].DATAIN
inst_i[15] => imm.DATAB
inst_i[15] => Selector52.IN4
inst_i[15] => Selector53.IN4
inst_i[15] => Selector54.IN4
inst_i[15] => Selector55.IN4
inst_i[15] => Selector56.IN4
inst_i[15] => Selector57.IN4
inst_i[15] => Selector58.IN4
inst_i[15] => Selector59.IN4
inst_i[15] => Selector60.IN4
inst_i[15] => Selector61.IN4
inst_i[15] => Selector62.IN4
inst_i[15] => Selector63.IN4
inst_i[15] => Selector64.IN4
inst_i[15] => Selector65.IN4
inst_i[15] => Selector66.IN4
inst_i[15] => imm.DATAB
inst_i[15] => Selector86.IN15
inst_i[15] => wd_o.DATAA
inst_i[15] => Selector47.IN6
inst_i[15] => Add2.IN3
inst_i[15] => Add2.IN4
inst_i[15] => Add2.IN5
inst_i[15] => Add2.IN6
inst_i[15] => Add2.IN7
inst_i[15] => Add2.IN8
inst_i[15] => Add2.IN9
inst_i[15] => Add2.IN10
inst_i[15] => Add2.IN11
inst_i[15] => Add2.IN12
inst_i[15] => Add2.IN13
inst_i[15] => Add2.IN14
inst_i[15] => Add2.IN15
inst_i[15] => Add2.IN16
inst_i[15] => Add2.IN17
inst_i[15] => inst_o[15].DATAIN
inst_i[16] => Decoder0.IN4
inst_i[16] => Selector51.IN6
inst_i[16] => reg2_addr_o.DATAA
inst_i[16] => Selector85.IN15
inst_i[16] => inst_o[16].DATAIN
inst_i[17] => Decoder0.IN3
inst_i[17] => Selector50.IN6
inst_i[17] => reg2_addr_o.DATAA
inst_i[17] => Selector84.IN15
inst_i[17] => inst_o[17].DATAIN
inst_i[18] => Decoder0.IN2
inst_i[18] => Selector49.IN6
inst_i[18] => reg2_addr_o.DATAA
inst_i[18] => Selector83.IN15
inst_i[18] => inst_o[18].DATAIN
inst_i[19] => Decoder0.IN1
inst_i[19] => Selector48.IN6
inst_i[19] => reg2_addr_o.DATAA
inst_i[19] => Selector82.IN15
inst_i[19] => inst_o[19].DATAIN
inst_i[20] => Decoder0.IN0
inst_i[20] => Selector47.IN7
inst_i[20] => reg2_addr_o.DATAA
inst_i[20] => Selector81.IN15
inst_i[20] => inst_o[20].DATAIN
inst_i[21] => reg1_addr_o.DATAA
inst_i[21] => Selector80.IN15
inst_i[21] => inst_o[21].DATAIN
inst_i[21] => Equal8.IN4
inst_i[22] => reg1_addr_o.DATAA
inst_i[22] => Selector79.IN15
inst_i[22] => inst_o[22].DATAIN
inst_i[22] => Equal8.IN3
inst_i[23] => reg1_addr_o.DATAA
inst_i[23] => Selector78.IN15
inst_i[23] => inst_o[23].DATAIN
inst_i[23] => Equal8.IN2
inst_i[24] => reg1_addr_o.DATAA
inst_i[24] => Selector77.IN15
inst_i[24] => inst_o[24].DATAIN
inst_i[24] => Equal8.IN1
inst_i[25] => reg1_addr_o.DATAA
inst_i[25] => Selector76.IN15
inst_i[25] => inst_o[25].DATAIN
inst_i[25] => Equal8.IN0
inst_i[26] => Mux7.IN69
inst_i[26] => Mux8.IN69
inst_i[26] => Mux9.IN69
inst_i[26] => Mux10.IN69
inst_i[26] => Mux11.IN69
inst_i[26] => Mux12.IN69
inst_i[26] => Mux13.IN69
inst_i[26] => Mux14.IN69
inst_i[26] => Decoder2.IN5
inst_i[26] => inst_o[26].DATAIN
inst_i[27] => Mux7.IN68
inst_i[27] => Mux8.IN68
inst_i[27] => Mux9.IN68
inst_i[27] => Mux10.IN68
inst_i[27] => Mux11.IN68
inst_i[27] => Mux12.IN68
inst_i[27] => Mux13.IN68
inst_i[27] => Mux14.IN68
inst_i[27] => Decoder2.IN4
inst_i[27] => inst_o[27].DATAIN
inst_i[28] => Mux7.IN67
inst_i[28] => Mux8.IN67
inst_i[28] => Mux9.IN67
inst_i[28] => Mux10.IN67
inst_i[28] => Mux11.IN67
inst_i[28] => Mux12.IN67
inst_i[28] => Mux13.IN67
inst_i[28] => Mux14.IN67
inst_i[28] => Decoder2.IN3
inst_i[28] => inst_o[28].DATAIN
inst_i[29] => Mux7.IN66
inst_i[29] => Mux8.IN66
inst_i[29] => Mux9.IN66
inst_i[29] => Mux10.IN66
inst_i[29] => Mux11.IN66
inst_i[29] => Mux12.IN66
inst_i[29] => Mux13.IN66
inst_i[29] => Mux14.IN66
inst_i[29] => Decoder2.IN2
inst_i[29] => inst_o[29].DATAIN
inst_i[30] => Mux7.IN65
inst_i[30] => Mux8.IN65
inst_i[30] => Mux9.IN65
inst_i[30] => Mux10.IN65
inst_i[30] => Mux11.IN65
inst_i[30] => Mux12.IN65
inst_i[30] => Mux13.IN65
inst_i[30] => Mux14.IN65
inst_i[30] => Decoder2.IN1
inst_i[30] => inst_o[30].DATAIN
inst_i[31] => Mux7.IN64
inst_i[31] => Mux8.IN64
inst_i[31] => Mux9.IN64
inst_i[31] => Mux10.IN64
inst_i[31] => Mux11.IN64
inst_i[31] => Mux12.IN64
inst_i[31] => Mux13.IN64
inst_i[31] => Mux14.IN64
inst_i[31] => Decoder2.IN0
inst_i[31] => inst_o[31].DATAIN
reg1_data_i[0] => reg1_o.DATAB
reg1_data_i[1] => reg1_o.DATAB
reg1_data_i[2] => reg1_o.DATAB
reg1_data_i[3] => reg1_o.DATAB
reg1_data_i[4] => reg1_o.DATAB
reg1_data_i[5] => reg1_o.DATAB
reg1_data_i[6] => reg1_o.DATAB
reg1_data_i[7] => reg1_o.DATAB
reg1_data_i[8] => reg1_o.DATAB
reg1_data_i[9] => reg1_o.DATAB
reg1_data_i[10] => reg1_o.DATAB
reg1_data_i[11] => reg1_o.DATAB
reg1_data_i[12] => reg1_o.DATAB
reg1_data_i[13] => reg1_o.DATAB
reg1_data_i[14] => reg1_o.DATAB
reg1_data_i[15] => reg1_o.DATAB
reg1_data_i[16] => reg1_o.DATAB
reg1_data_i[17] => reg1_o.DATAB
reg1_data_i[18] => reg1_o.DATAB
reg1_data_i[19] => reg1_o.DATAB
reg1_data_i[20] => reg1_o.DATAB
reg1_data_i[21] => reg1_o.DATAB
reg1_data_i[22] => reg1_o.DATAB
reg1_data_i[23] => reg1_o.DATAB
reg1_data_i[24] => reg1_o.DATAB
reg1_data_i[25] => reg1_o.DATAB
reg1_data_i[26] => reg1_o.DATAB
reg1_data_i[27] => reg1_o.DATAB
reg1_data_i[28] => reg1_o.DATAB
reg1_data_i[29] => reg1_o.DATAB
reg1_data_i[30] => reg1_o.DATAB
reg1_data_i[31] => reg1_o.DATAB
reg2_data_i[0] => reg2_o.DATAB
reg2_data_i[1] => reg2_o.DATAB
reg2_data_i[2] => reg2_o.DATAB
reg2_data_i[3] => reg2_o.DATAB
reg2_data_i[4] => reg2_o.DATAB
reg2_data_i[5] => reg2_o.DATAB
reg2_data_i[6] => reg2_o.DATAB
reg2_data_i[7] => reg2_o.DATAB
reg2_data_i[8] => reg2_o.DATAB
reg2_data_i[9] => reg2_o.DATAB
reg2_data_i[10] => reg2_o.DATAB
reg2_data_i[11] => reg2_o.DATAB
reg2_data_i[12] => reg2_o.DATAB
reg2_data_i[13] => reg2_o.DATAB
reg2_data_i[14] => reg2_o.DATAB
reg2_data_i[15] => reg2_o.DATAB
reg2_data_i[16] => reg2_o.DATAB
reg2_data_i[17] => reg2_o.DATAB
reg2_data_i[18] => reg2_o.DATAB
reg2_data_i[19] => reg2_o.DATAB
reg2_data_i[20] => reg2_o.DATAB
reg2_data_i[21] => reg2_o.DATAB
reg2_data_i[22] => reg2_o.DATAB
reg2_data_i[23] => reg2_o.DATAB
reg2_data_i[24] => reg2_o.DATAB
reg2_data_i[25] => reg2_o.DATAB
reg2_data_i[26] => reg2_o.DATAB
reg2_data_i[27] => reg2_o.DATAB
reg2_data_i[28] => reg2_o.DATAB
reg2_data_i[29] => reg2_o.DATAB
reg2_data_i[30] => reg2_o.DATAB
reg2_data_i[31] => reg2_o.DATAB
ex_wreg_i => always1.IN1
ex_wreg_i => always2.IN1
ex_wdata_i[0] => reg1_o.DATAB
ex_wdata_i[0] => reg2_o.DATAB
ex_wdata_i[1] => reg1_o.DATAB
ex_wdata_i[1] => reg2_o.DATAB
ex_wdata_i[2] => reg1_o.DATAB
ex_wdata_i[2] => reg2_o.DATAB
ex_wdata_i[3] => reg1_o.DATAB
ex_wdata_i[3] => reg2_o.DATAB
ex_wdata_i[4] => reg1_o.DATAB
ex_wdata_i[4] => reg2_o.DATAB
ex_wdata_i[5] => reg1_o.DATAB
ex_wdata_i[5] => reg2_o.DATAB
ex_wdata_i[6] => reg1_o.DATAB
ex_wdata_i[6] => reg2_o.DATAB
ex_wdata_i[7] => reg1_o.DATAB
ex_wdata_i[7] => reg2_o.DATAB
ex_wdata_i[8] => reg1_o.DATAB
ex_wdata_i[8] => reg2_o.DATAB
ex_wdata_i[9] => reg1_o.DATAB
ex_wdata_i[9] => reg2_o.DATAB
ex_wdata_i[10] => reg1_o.DATAB
ex_wdata_i[10] => reg2_o.DATAB
ex_wdata_i[11] => reg1_o.DATAB
ex_wdata_i[11] => reg2_o.DATAB
ex_wdata_i[12] => reg1_o.DATAB
ex_wdata_i[12] => reg2_o.DATAB
ex_wdata_i[13] => reg1_o.DATAB
ex_wdata_i[13] => reg2_o.DATAB
ex_wdata_i[14] => reg1_o.DATAB
ex_wdata_i[14] => reg2_o.DATAB
ex_wdata_i[15] => reg1_o.DATAB
ex_wdata_i[15] => reg2_o.DATAB
ex_wdata_i[16] => reg1_o.DATAB
ex_wdata_i[16] => reg2_o.DATAB
ex_wdata_i[17] => reg1_o.DATAB
ex_wdata_i[17] => reg2_o.DATAB
ex_wdata_i[18] => reg1_o.DATAB
ex_wdata_i[18] => reg2_o.DATAB
ex_wdata_i[19] => reg1_o.DATAB
ex_wdata_i[19] => reg2_o.DATAB
ex_wdata_i[20] => reg1_o.DATAB
ex_wdata_i[20] => reg2_o.DATAB
ex_wdata_i[21] => reg1_o.DATAB
ex_wdata_i[21] => reg2_o.DATAB
ex_wdata_i[22] => reg1_o.DATAB
ex_wdata_i[22] => reg2_o.DATAB
ex_wdata_i[23] => reg1_o.DATAB
ex_wdata_i[23] => reg2_o.DATAB
ex_wdata_i[24] => reg1_o.DATAB
ex_wdata_i[24] => reg2_o.DATAB
ex_wdata_i[25] => reg1_o.DATAB
ex_wdata_i[25] => reg2_o.DATAB
ex_wdata_i[26] => reg1_o.DATAB
ex_wdata_i[26] => reg2_o.DATAB
ex_wdata_i[27] => reg1_o.DATAB
ex_wdata_i[27] => reg2_o.DATAB
ex_wdata_i[28] => reg1_o.DATAB
ex_wdata_i[28] => reg2_o.DATAB
ex_wdata_i[29] => reg1_o.DATAB
ex_wdata_i[29] => reg2_o.DATAB
ex_wdata_i[30] => reg1_o.DATAB
ex_wdata_i[30] => reg2_o.DATAB
ex_wdata_i[31] => reg1_o.DATAB
ex_wdata_i[31] => reg2_o.DATAB
ex_wd_i[0] => Equal12.IN4
ex_wd_i[0] => Equal14.IN4
ex_wd_i[1] => Equal12.IN3
ex_wd_i[1] => Equal14.IN3
ex_wd_i[2] => Equal12.IN2
ex_wd_i[2] => Equal14.IN2
ex_wd_i[3] => Equal12.IN1
ex_wd_i[3] => Equal14.IN1
ex_wd_i[4] => Equal12.IN0
ex_wd_i[4] => Equal14.IN0
ex_aluop_i[0] => Equal0.IN7
ex_aluop_i[0] => Equal1.IN3
ex_aluop_i[0] => Equal2.IN4
ex_aluop_i[0] => Equal3.IN4
ex_aluop_i[0] => Equal4.IN7
ex_aluop_i[0] => Equal5.IN7
ex_aluop_i[0] => Equal6.IN7
ex_aluop_i[0] => Equal7.IN7
ex_aluop_i[1] => Equal0.IN6
ex_aluop_i[1] => Equal1.IN7
ex_aluop_i[1] => Equal2.IN7
ex_aluop_i[1] => Equal3.IN3
ex_aluop_i[1] => Equal4.IN4
ex_aluop_i[1] => Equal5.IN3
ex_aluop_i[1] => Equal6.IN6
ex_aluop_i[1] => Equal7.IN6
ex_aluop_i[2] => Equal0.IN3
ex_aluop_i[2] => Equal1.IN6
ex_aluop_i[2] => Equal2.IN3
ex_aluop_i[2] => Equal3.IN7
ex_aluop_i[2] => Equal4.IN3
ex_aluop_i[2] => Equal5.IN6
ex_aluop_i[2] => Equal6.IN5
ex_aluop_i[2] => Equal7.IN5
ex_aluop_i[3] => Equal0.IN5
ex_aluop_i[3] => Equal1.IN5
ex_aluop_i[3] => Equal2.IN6
ex_aluop_i[3] => Equal3.IN6
ex_aluop_i[3] => Equal4.IN6
ex_aluop_i[3] => Equal5.IN5
ex_aluop_i[3] => Equal6.IN4
ex_aluop_i[3] => Equal7.IN4
ex_aluop_i[4] => Equal0.IN4
ex_aluop_i[4] => Equal1.IN4
ex_aluop_i[4] => Equal2.IN5
ex_aluop_i[4] => Equal3.IN5
ex_aluop_i[4] => Equal4.IN5
ex_aluop_i[4] => Equal5.IN4
ex_aluop_i[4] => Equal6.IN3
ex_aluop_i[4] => Equal7.IN3
ex_aluop_i[5] => Equal0.IN2
ex_aluop_i[5] => Equal1.IN2
ex_aluop_i[5] => Equal2.IN2
ex_aluop_i[5] => Equal3.IN2
ex_aluop_i[5] => Equal4.IN2
ex_aluop_i[5] => Equal5.IN2
ex_aluop_i[5] => Equal6.IN2
ex_aluop_i[5] => Equal7.IN2
ex_aluop_i[6] => Equal0.IN1
ex_aluop_i[6] => Equal1.IN1
ex_aluop_i[6] => Equal2.IN1
ex_aluop_i[6] => Equal3.IN1
ex_aluop_i[6] => Equal4.IN1
ex_aluop_i[6] => Equal5.IN1
ex_aluop_i[6] => Equal6.IN1
ex_aluop_i[6] => Equal7.IN1
ex_aluop_i[7] => Equal0.IN0
ex_aluop_i[7] => Equal1.IN0
ex_aluop_i[7] => Equal2.IN0
ex_aluop_i[7] => Equal3.IN0
ex_aluop_i[7] => Equal4.IN0
ex_aluop_i[7] => Equal5.IN0
ex_aluop_i[7] => Equal6.IN0
ex_aluop_i[7] => Equal7.IN0
mem_wreg_i => always1.IN1
mem_wreg_i => always2.IN1
mem_wdata_i[0] => reg1_o.DATAB
mem_wdata_i[0] => reg2_o.DATAB
mem_wdata_i[1] => reg1_o.DATAB
mem_wdata_i[1] => reg2_o.DATAB
mem_wdata_i[2] => reg1_o.DATAB
mem_wdata_i[2] => reg2_o.DATAB
mem_wdata_i[3] => reg1_o.DATAB
mem_wdata_i[3] => reg2_o.DATAB
mem_wdata_i[4] => reg1_o.DATAB
mem_wdata_i[4] => reg2_o.DATAB
mem_wdata_i[5] => reg1_o.DATAB
mem_wdata_i[5] => reg2_o.DATAB
mem_wdata_i[6] => reg1_o.DATAB
mem_wdata_i[6] => reg2_o.DATAB
mem_wdata_i[7] => reg1_o.DATAB
mem_wdata_i[7] => reg2_o.DATAB
mem_wdata_i[8] => reg1_o.DATAB
mem_wdata_i[8] => reg2_o.DATAB
mem_wdata_i[9] => reg1_o.DATAB
mem_wdata_i[9] => reg2_o.DATAB
mem_wdata_i[10] => reg1_o.DATAB
mem_wdata_i[10] => reg2_o.DATAB
mem_wdata_i[11] => reg1_o.DATAB
mem_wdata_i[11] => reg2_o.DATAB
mem_wdata_i[12] => reg1_o.DATAB
mem_wdata_i[12] => reg2_o.DATAB
mem_wdata_i[13] => reg1_o.DATAB
mem_wdata_i[13] => reg2_o.DATAB
mem_wdata_i[14] => reg1_o.DATAB
mem_wdata_i[14] => reg2_o.DATAB
mem_wdata_i[15] => reg1_o.DATAB
mem_wdata_i[15] => reg2_o.DATAB
mem_wdata_i[16] => reg1_o.DATAB
mem_wdata_i[16] => reg2_o.DATAB
mem_wdata_i[17] => reg1_o.DATAB
mem_wdata_i[17] => reg2_o.DATAB
mem_wdata_i[18] => reg1_o.DATAB
mem_wdata_i[18] => reg2_o.DATAB
mem_wdata_i[19] => reg1_o.DATAB
mem_wdata_i[19] => reg2_o.DATAB
mem_wdata_i[20] => reg1_o.DATAB
mem_wdata_i[20] => reg2_o.DATAB
mem_wdata_i[21] => reg1_o.DATAB
mem_wdata_i[21] => reg2_o.DATAB
mem_wdata_i[22] => reg1_o.DATAB
mem_wdata_i[22] => reg2_o.DATAB
mem_wdata_i[23] => reg1_o.DATAB
mem_wdata_i[23] => reg2_o.DATAB
mem_wdata_i[24] => reg1_o.DATAB
mem_wdata_i[24] => reg2_o.DATAB
mem_wdata_i[25] => reg1_o.DATAB
mem_wdata_i[25] => reg2_o.DATAB
mem_wdata_i[26] => reg1_o.DATAB
mem_wdata_i[26] => reg2_o.DATAB
mem_wdata_i[27] => reg1_o.DATAB
mem_wdata_i[27] => reg2_o.DATAB
mem_wdata_i[28] => reg1_o.DATAB
mem_wdata_i[28] => reg2_o.DATAB
mem_wdata_i[29] => reg1_o.DATAB
mem_wdata_i[29] => reg2_o.DATAB
mem_wdata_i[30] => reg1_o.DATAB
mem_wdata_i[30] => reg2_o.DATAB
mem_wdata_i[31] => reg1_o.DATAB
mem_wdata_i[31] => reg2_o.DATAB
mem_wd_i[0] => Equal13.IN4
mem_wd_i[0] => Equal15.IN4
mem_wd_i[1] => Equal13.IN3
mem_wd_i[1] => Equal15.IN3
mem_wd_i[2] => Equal13.IN2
mem_wd_i[2] => Equal15.IN2
mem_wd_i[3] => Equal13.IN1
mem_wd_i[3] => Equal15.IN1
mem_wd_i[4] => Equal13.IN0
mem_wd_i[4] => Equal15.IN0
is_in_delayslot_i => is_in_delayslot_o.DATAA
reg1_read_o <= reg1_read_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_read_o <= reg2_read_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[0] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[1] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[2] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[3] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_addr_o[4] <= reg1_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[0] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[1] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[2] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[3] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
reg2_addr_o[4] <= reg2_addr_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[0] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[1] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[2] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[3] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[4] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[5] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[6] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[7] <= aluop_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[0] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[1] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
alusel_o[2] <= alusel_o.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[0] <= reg1_o[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[1] <= reg1_o[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[2] <= reg1_o[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[3] <= reg1_o[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[4] <= reg1_o[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[5] <= reg1_o[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[6] <= reg1_o[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[7] <= reg1_o[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[8] <= reg1_o[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[9] <= reg1_o[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[10] <= reg1_o[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[11] <= reg1_o[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[12] <= reg1_o[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[13] <= reg1_o[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[14] <= reg1_o[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[15] <= reg1_o[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[16] <= reg1_o[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[17] <= reg1_o[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[18] <= reg1_o[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[19] <= reg1_o[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[20] <= reg1_o[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[21] <= reg1_o[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[22] <= reg1_o[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[23] <= reg1_o[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[24] <= reg1_o[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[25] <= reg1_o[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[26] <= reg1_o[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[27] <= reg1_o[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[28] <= reg1_o[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[29] <= reg1_o[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[30] <= reg1_o[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg1_o[31] <= reg1_o[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[0] <= reg2_o[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[1] <= reg2_o[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[2] <= reg2_o[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[3] <= reg2_o[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[4] <= reg2_o[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[5] <= reg2_o[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[6] <= reg2_o[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[7] <= reg2_o[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[8] <= reg2_o[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[9] <= reg2_o[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[10] <= reg2_o[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[11] <= reg2_o[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[12] <= reg2_o[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[13] <= reg2_o[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[14] <= reg2_o[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[15] <= reg2_o[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[16] <= reg2_o[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[17] <= reg2_o[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[18] <= reg2_o[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[19] <= reg2_o[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[20] <= reg2_o[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[21] <= reg2_o[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[22] <= reg2_o[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[23] <= reg2_o[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[24] <= reg2_o[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[25] <= reg2_o[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[26] <= reg2_o[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[27] <= reg2_o[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[28] <= reg2_o[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[29] <= reg2_o[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[30] <= reg2_o[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[31] <= reg2_o[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
wd_o[0] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[1] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[2] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[3] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[4] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wreg_o <= wreg_o.DB_MAX_OUTPUT_PORT_TYPE
next_inst_in_delayslot_o <= next_inst_in_delayslot_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_flag_o <= jmp_flag_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[0] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[1] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[2] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[3] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[4] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[5] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[6] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[7] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[8] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[9] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[10] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[11] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[12] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[13] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[14] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[15] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[16] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[17] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[18] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[19] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[20] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[21] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[22] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[23] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[24] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[25] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[26] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[27] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[28] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[29] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[30] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
jmp_target_address_o[31] <= jmp_target_address_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[0] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[1] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[2] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[3] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[4] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[5] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[6] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[7] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[8] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[9] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[10] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[11] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[12] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[13] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[14] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[15] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[16] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[17] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[18] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[19] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[20] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[21] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[22] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[23] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[24] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[25] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[26] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[27] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[28] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[29] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[30] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
link_addr_o[31] <= link_addr_o.DB_MAX_OUTPUT_PORT_TYPE
is_in_delayslot_o <= is_in_delayslot_o.DB_MAX_OUTPUT_PORT_TYPE
stallreq <= stallreq.DB_MAX_OUTPUT_PORT_TYPE
inst_o[0] <= inst_i[0].DB_MAX_OUTPUT_PORT_TYPE
inst_o[1] <= inst_i[1].DB_MAX_OUTPUT_PORT_TYPE
inst_o[2] <= inst_i[2].DB_MAX_OUTPUT_PORT_TYPE
inst_o[3] <= inst_i[3].DB_MAX_OUTPUT_PORT_TYPE
inst_o[4] <= inst_i[4].DB_MAX_OUTPUT_PORT_TYPE
inst_o[5] <= inst_i[5].DB_MAX_OUTPUT_PORT_TYPE
inst_o[6] <= inst_i[6].DB_MAX_OUTPUT_PORT_TYPE
inst_o[7] <= inst_i[7].DB_MAX_OUTPUT_PORT_TYPE
inst_o[8] <= inst_i[8].DB_MAX_OUTPUT_PORT_TYPE
inst_o[9] <= inst_i[9].DB_MAX_OUTPUT_PORT_TYPE
inst_o[10] <= inst_i[10].DB_MAX_OUTPUT_PORT_TYPE
inst_o[11] <= inst_i[11].DB_MAX_OUTPUT_PORT_TYPE
inst_o[12] <= inst_i[12].DB_MAX_OUTPUT_PORT_TYPE
inst_o[13] <= inst_i[13].DB_MAX_OUTPUT_PORT_TYPE
inst_o[14] <= inst_i[14].DB_MAX_OUTPUT_PORT_TYPE
inst_o[15] <= inst_i[15].DB_MAX_OUTPUT_PORT_TYPE
inst_o[16] <= inst_i[16].DB_MAX_OUTPUT_PORT_TYPE
inst_o[17] <= inst_i[17].DB_MAX_OUTPUT_PORT_TYPE
inst_o[18] <= inst_i[18].DB_MAX_OUTPUT_PORT_TYPE
inst_o[19] <= inst_i[19].DB_MAX_OUTPUT_PORT_TYPE
inst_o[20] <= inst_i[20].DB_MAX_OUTPUT_PORT_TYPE
inst_o[21] <= inst_i[21].DB_MAX_OUTPUT_PORT_TYPE
inst_o[22] <= inst_i[22].DB_MAX_OUTPUT_PORT_TYPE
inst_o[23] <= inst_i[23].DB_MAX_OUTPUT_PORT_TYPE
inst_o[24] <= inst_i[24].DB_MAX_OUTPUT_PORT_TYPE
inst_o[25] <= inst_i[25].DB_MAX_OUTPUT_PORT_TYPE
inst_o[26] <= inst_i[26].DB_MAX_OUTPUT_PORT_TYPE
inst_o[27] <= inst_i[27].DB_MAX_OUTPUT_PORT_TYPE
inst_o[28] <= inst_i[28].DB_MAX_OUTPUT_PORT_TYPE
inst_o[29] <= inst_i[29].DB_MAX_OUTPUT_PORT_TYPE
inst_o[30] <= inst_i[30].DB_MAX_OUTPUT_PORT_TYPE
inst_o[31] <= inst_i[31].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|regfile:regfile0
clk => regs.we_a.CLK
clk => regs.waddr_a[4].CLK
clk => regs.waddr_a[3].CLK
clk => regs.waddr_a[2].CLK
clk => regs.waddr_a[1].CLK
clk => regs.waddr_a[0].CLK
clk => regs.data_a[31].CLK
clk => regs.data_a[30].CLK
clk => regs.data_a[29].CLK
clk => regs.data_a[28].CLK
clk => regs.data_a[27].CLK
clk => regs.data_a[26].CLK
clk => regs.data_a[25].CLK
clk => regs.data_a[24].CLK
clk => regs.data_a[23].CLK
clk => regs.data_a[22].CLK
clk => regs.data_a[21].CLK
clk => regs.data_a[20].CLK
clk => regs.data_a[19].CLK
clk => regs.data_a[18].CLK
clk => regs.data_a[17].CLK
clk => regs.data_a[16].CLK
clk => regs.data_a[15].CLK
clk => regs.data_a[14].CLK
clk => regs.data_a[13].CLK
clk => regs.data_a[12].CLK
clk => regs.data_a[11].CLK
clk => regs.data_a[10].CLK
clk => regs.data_a[9].CLK
clk => regs.data_a[8].CLK
clk => regs.data_a[7].CLK
clk => regs.data_a[6].CLK
clk => regs.data_a[5].CLK
clk => regs.data_a[4].CLK
clk => regs.data_a[3].CLK
clk => regs.data_a[2].CLK
clk => regs.data_a[1].CLK
clk => regs.data_a[0].CLK
clk => regs.CLK0
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata1.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => rdata2.OUTPUTSELECT
rst => regs.OUTPUTSELECT
we => always0.IN1
we => always1.IN1
we => always2.IN1
waddr[0] => Equal2.IN4
waddr[0] => Equal4.IN4
waddr[0] => regs.waddr_a[0].DATAIN
waddr[0] => Equal0.IN4
waddr[0] => regs.WADDR
waddr[1] => Equal2.IN3
waddr[1] => Equal4.IN3
waddr[1] => regs.waddr_a[1].DATAIN
waddr[1] => Equal0.IN3
waddr[1] => regs.WADDR1
waddr[2] => Equal2.IN2
waddr[2] => Equal4.IN2
waddr[2] => regs.waddr_a[2].DATAIN
waddr[2] => Equal0.IN2
waddr[2] => regs.WADDR2
waddr[3] => Equal2.IN1
waddr[3] => Equal4.IN1
waddr[3] => regs.waddr_a[3].DATAIN
waddr[3] => Equal0.IN1
waddr[3] => regs.WADDR3
waddr[4] => Equal2.IN0
waddr[4] => Equal4.IN0
waddr[4] => regs.waddr_a[4].DATAIN
waddr[4] => Equal0.IN0
waddr[4] => regs.WADDR4
wdata[0] => rdata1.DATAB
wdata[0] => rdata2.DATAB
wdata[0] => regs.data_a[0].DATAIN
wdata[0] => regs.DATAIN
wdata[1] => rdata1.DATAB
wdata[1] => rdata2.DATAB
wdata[1] => regs.data_a[1].DATAIN
wdata[1] => regs.DATAIN1
wdata[2] => rdata1.DATAB
wdata[2] => rdata2.DATAB
wdata[2] => regs.data_a[2].DATAIN
wdata[2] => regs.DATAIN2
wdata[3] => rdata1.DATAB
wdata[3] => rdata2.DATAB
wdata[3] => regs.data_a[3].DATAIN
wdata[3] => regs.DATAIN3
wdata[4] => rdata1.DATAB
wdata[4] => rdata2.DATAB
wdata[4] => regs.data_a[4].DATAIN
wdata[4] => regs.DATAIN4
wdata[5] => rdata1.DATAB
wdata[5] => rdata2.DATAB
wdata[5] => regs.data_a[5].DATAIN
wdata[5] => regs.DATAIN5
wdata[6] => rdata1.DATAB
wdata[6] => rdata2.DATAB
wdata[6] => regs.data_a[6].DATAIN
wdata[6] => regs.DATAIN6
wdata[7] => rdata1.DATAB
wdata[7] => rdata2.DATAB
wdata[7] => regs.data_a[7].DATAIN
wdata[7] => regs.DATAIN7
wdata[8] => rdata1.DATAB
wdata[8] => rdata2.DATAB
wdata[8] => regs.data_a[8].DATAIN
wdata[8] => regs.DATAIN8
wdata[9] => rdata1.DATAB
wdata[9] => rdata2.DATAB
wdata[9] => regs.data_a[9].DATAIN
wdata[9] => regs.DATAIN9
wdata[10] => rdata1.DATAB
wdata[10] => rdata2.DATAB
wdata[10] => regs.data_a[10].DATAIN
wdata[10] => regs.DATAIN10
wdata[11] => rdata1.DATAB
wdata[11] => rdata2.DATAB
wdata[11] => regs.data_a[11].DATAIN
wdata[11] => regs.DATAIN11
wdata[12] => rdata1.DATAB
wdata[12] => rdata2.DATAB
wdata[12] => regs.data_a[12].DATAIN
wdata[12] => regs.DATAIN12
wdata[13] => rdata1.DATAB
wdata[13] => rdata2.DATAB
wdata[13] => regs.data_a[13].DATAIN
wdata[13] => regs.DATAIN13
wdata[14] => rdata1.DATAB
wdata[14] => rdata2.DATAB
wdata[14] => regs.data_a[14].DATAIN
wdata[14] => regs.DATAIN14
wdata[15] => rdata1.DATAB
wdata[15] => rdata2.DATAB
wdata[15] => regs.data_a[15].DATAIN
wdata[15] => regs.DATAIN15
wdata[16] => rdata1.DATAB
wdata[16] => rdata2.DATAB
wdata[16] => regs.data_a[16].DATAIN
wdata[16] => regs.DATAIN16
wdata[17] => rdata1.DATAB
wdata[17] => rdata2.DATAB
wdata[17] => regs.data_a[17].DATAIN
wdata[17] => regs.DATAIN17
wdata[18] => rdata1.DATAB
wdata[18] => rdata2.DATAB
wdata[18] => regs.data_a[18].DATAIN
wdata[18] => regs.DATAIN18
wdata[19] => rdata1.DATAB
wdata[19] => rdata2.DATAB
wdata[19] => regs.data_a[19].DATAIN
wdata[19] => regs.DATAIN19
wdata[20] => rdata1.DATAB
wdata[20] => rdata2.DATAB
wdata[20] => regs.data_a[20].DATAIN
wdata[20] => regs.DATAIN20
wdata[21] => rdata1.DATAB
wdata[21] => rdata2.DATAB
wdata[21] => regs.data_a[21].DATAIN
wdata[21] => regs.DATAIN21
wdata[22] => rdata1.DATAB
wdata[22] => rdata2.DATAB
wdata[22] => regs.data_a[22].DATAIN
wdata[22] => regs.DATAIN22
wdata[23] => rdata1.DATAB
wdata[23] => rdata2.DATAB
wdata[23] => regs.data_a[23].DATAIN
wdata[23] => regs.DATAIN23
wdata[24] => rdata1.DATAB
wdata[24] => rdata2.DATAB
wdata[24] => regs.data_a[24].DATAIN
wdata[24] => regs.DATAIN24
wdata[25] => rdata1.DATAB
wdata[25] => rdata2.DATAB
wdata[25] => regs.data_a[25].DATAIN
wdata[25] => regs.DATAIN25
wdata[26] => rdata1.DATAB
wdata[26] => rdata2.DATAB
wdata[26] => regs.data_a[26].DATAIN
wdata[26] => regs.DATAIN26
wdata[27] => rdata1.DATAB
wdata[27] => rdata2.DATAB
wdata[27] => regs.data_a[27].DATAIN
wdata[27] => regs.DATAIN27
wdata[28] => rdata1.DATAB
wdata[28] => rdata2.DATAB
wdata[28] => regs.data_a[28].DATAIN
wdata[28] => regs.DATAIN28
wdata[29] => rdata1.DATAB
wdata[29] => rdata2.DATAB
wdata[29] => regs.data_a[29].DATAIN
wdata[29] => regs.DATAIN29
wdata[30] => rdata1.DATAB
wdata[30] => rdata2.DATAB
wdata[30] => regs.data_a[30].DATAIN
wdata[30] => regs.DATAIN30
wdata[31] => rdata1.DATAB
wdata[31] => rdata2.DATAB
wdata[31] => regs.data_a[31].DATAIN
wdata[31] => regs.DATAIN31
re1 => always1.IN1
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
re1 => rdata1.OUTPUTSELECT
raddr1[0] => Equal2.IN9
raddr1[0] => Equal1.IN4
raddr1[0] => regs.RADDR
raddr1[1] => Equal2.IN8
raddr1[1] => Equal1.IN3
raddr1[1] => regs.RADDR1
raddr1[2] => Equal2.IN7
raddr1[2] => Equal1.IN2
raddr1[2] => regs.RADDR2
raddr1[3] => Equal2.IN6
raddr1[3] => Equal1.IN1
raddr1[3] => regs.RADDR3
raddr1[4] => Equal2.IN5
raddr1[4] => Equal1.IN0
raddr1[4] => regs.RADDR4
rdata1[0] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[1] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[2] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[3] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[4] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[5] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[6] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[7] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[8] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[9] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[10] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[11] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[12] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[13] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[14] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[15] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[16] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[17] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[18] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[19] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[20] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[21] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[22] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[23] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[24] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[25] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[26] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[27] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[28] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[29] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[30] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[31] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
re2 => always2.IN1
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
re2 => rdata2.OUTPUTSELECT
raddr2[0] => Equal4.IN9
raddr2[0] => Equal3.IN4
raddr2[0] => regs.PORTBRADDR
raddr2[1] => Equal4.IN8
raddr2[1] => Equal3.IN3
raddr2[1] => regs.PORTBRADDR1
raddr2[2] => Equal4.IN7
raddr2[2] => Equal3.IN2
raddr2[2] => regs.PORTBRADDR2
raddr2[3] => Equal4.IN6
raddr2[3] => Equal3.IN1
raddr2[3] => regs.PORTBRADDR3
raddr2[4] => Equal4.IN5
raddr2[4] => Equal3.IN0
raddr2[4] => regs.PORTBRADDR4
rdata2[0] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[1] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[2] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[3] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[4] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[5] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[6] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[7] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[8] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[9] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[10] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[11] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[12] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[13] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[14] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[15] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[16] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[17] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[18] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[19] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[20] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[21] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[22] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[23] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[24] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[25] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[26] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[27] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[28] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[29] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[30] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[31] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|id_ex:id_ex0
clk => is_in_delayslot_o~reg0.CLK
clk => ex_is_in_delayslot~reg0.CLK
clk => ex_link_address[0]~reg0.CLK
clk => ex_link_address[1]~reg0.CLK
clk => ex_link_address[2]~reg0.CLK
clk => ex_link_address[3]~reg0.CLK
clk => ex_link_address[4]~reg0.CLK
clk => ex_link_address[5]~reg0.CLK
clk => ex_link_address[6]~reg0.CLK
clk => ex_link_address[7]~reg0.CLK
clk => ex_link_address[8]~reg0.CLK
clk => ex_link_address[9]~reg0.CLK
clk => ex_link_address[10]~reg0.CLK
clk => ex_link_address[11]~reg0.CLK
clk => ex_link_address[12]~reg0.CLK
clk => ex_link_address[13]~reg0.CLK
clk => ex_link_address[14]~reg0.CLK
clk => ex_link_address[15]~reg0.CLK
clk => ex_link_address[16]~reg0.CLK
clk => ex_link_address[17]~reg0.CLK
clk => ex_link_address[18]~reg0.CLK
clk => ex_link_address[19]~reg0.CLK
clk => ex_link_address[20]~reg0.CLK
clk => ex_link_address[21]~reg0.CLK
clk => ex_link_address[22]~reg0.CLK
clk => ex_link_address[23]~reg0.CLK
clk => ex_link_address[24]~reg0.CLK
clk => ex_link_address[25]~reg0.CLK
clk => ex_link_address[26]~reg0.CLK
clk => ex_link_address[27]~reg0.CLK
clk => ex_link_address[28]~reg0.CLK
clk => ex_link_address[29]~reg0.CLK
clk => ex_link_address[30]~reg0.CLK
clk => ex_link_address[31]~reg0.CLK
clk => ex_inst[0]~reg0.CLK
clk => ex_inst[1]~reg0.CLK
clk => ex_inst[2]~reg0.CLK
clk => ex_inst[3]~reg0.CLK
clk => ex_inst[4]~reg0.CLK
clk => ex_inst[5]~reg0.CLK
clk => ex_inst[6]~reg0.CLK
clk => ex_inst[7]~reg0.CLK
clk => ex_inst[8]~reg0.CLK
clk => ex_inst[9]~reg0.CLK
clk => ex_inst[10]~reg0.CLK
clk => ex_inst[11]~reg0.CLK
clk => ex_inst[12]~reg0.CLK
clk => ex_inst[13]~reg0.CLK
clk => ex_inst[14]~reg0.CLK
clk => ex_inst[15]~reg0.CLK
clk => ex_inst[16]~reg0.CLK
clk => ex_inst[17]~reg0.CLK
clk => ex_inst[18]~reg0.CLK
clk => ex_inst[19]~reg0.CLK
clk => ex_inst[20]~reg0.CLK
clk => ex_inst[21]~reg0.CLK
clk => ex_inst[22]~reg0.CLK
clk => ex_inst[23]~reg0.CLK
clk => ex_inst[24]~reg0.CLK
clk => ex_inst[25]~reg0.CLK
clk => ex_inst[26]~reg0.CLK
clk => ex_inst[27]~reg0.CLK
clk => ex_inst[28]~reg0.CLK
clk => ex_inst[29]~reg0.CLK
clk => ex_inst[30]~reg0.CLK
clk => ex_inst[31]~reg0.CLK
clk => ex_wreg~reg0.CLK
clk => ex_wd[0]~reg0.CLK
clk => ex_wd[1]~reg0.CLK
clk => ex_wd[2]~reg0.CLK
clk => ex_wd[3]~reg0.CLK
clk => ex_wd[4]~reg0.CLK
clk => ex_reg2[0]~reg0.CLK
clk => ex_reg2[1]~reg0.CLK
clk => ex_reg2[2]~reg0.CLK
clk => ex_reg2[3]~reg0.CLK
clk => ex_reg2[4]~reg0.CLK
clk => ex_reg2[5]~reg0.CLK
clk => ex_reg2[6]~reg0.CLK
clk => ex_reg2[7]~reg0.CLK
clk => ex_reg2[8]~reg0.CLK
clk => ex_reg2[9]~reg0.CLK
clk => ex_reg2[10]~reg0.CLK
clk => ex_reg2[11]~reg0.CLK
clk => ex_reg2[12]~reg0.CLK
clk => ex_reg2[13]~reg0.CLK
clk => ex_reg2[14]~reg0.CLK
clk => ex_reg2[15]~reg0.CLK
clk => ex_reg2[16]~reg0.CLK
clk => ex_reg2[17]~reg0.CLK
clk => ex_reg2[18]~reg0.CLK
clk => ex_reg2[19]~reg0.CLK
clk => ex_reg2[20]~reg0.CLK
clk => ex_reg2[21]~reg0.CLK
clk => ex_reg2[22]~reg0.CLK
clk => ex_reg2[23]~reg0.CLK
clk => ex_reg2[24]~reg0.CLK
clk => ex_reg2[25]~reg0.CLK
clk => ex_reg2[26]~reg0.CLK
clk => ex_reg2[27]~reg0.CLK
clk => ex_reg2[28]~reg0.CLK
clk => ex_reg2[29]~reg0.CLK
clk => ex_reg2[30]~reg0.CLK
clk => ex_reg2[31]~reg0.CLK
clk => ex_reg1[0]~reg0.CLK
clk => ex_reg1[1]~reg0.CLK
clk => ex_reg1[2]~reg0.CLK
clk => ex_reg1[3]~reg0.CLK
clk => ex_reg1[4]~reg0.CLK
clk => ex_reg1[5]~reg0.CLK
clk => ex_reg1[6]~reg0.CLK
clk => ex_reg1[7]~reg0.CLK
clk => ex_reg1[8]~reg0.CLK
clk => ex_reg1[9]~reg0.CLK
clk => ex_reg1[10]~reg0.CLK
clk => ex_reg1[11]~reg0.CLK
clk => ex_reg1[12]~reg0.CLK
clk => ex_reg1[13]~reg0.CLK
clk => ex_reg1[14]~reg0.CLK
clk => ex_reg1[15]~reg0.CLK
clk => ex_reg1[16]~reg0.CLK
clk => ex_reg1[17]~reg0.CLK
clk => ex_reg1[18]~reg0.CLK
clk => ex_reg1[19]~reg0.CLK
clk => ex_reg1[20]~reg0.CLK
clk => ex_reg1[21]~reg0.CLK
clk => ex_reg1[22]~reg0.CLK
clk => ex_reg1[23]~reg0.CLK
clk => ex_reg1[24]~reg0.CLK
clk => ex_reg1[25]~reg0.CLK
clk => ex_reg1[26]~reg0.CLK
clk => ex_reg1[27]~reg0.CLK
clk => ex_reg1[28]~reg0.CLK
clk => ex_reg1[29]~reg0.CLK
clk => ex_reg1[30]~reg0.CLK
clk => ex_reg1[31]~reg0.CLK
clk => ex_alusel[0]~reg0.CLK
clk => ex_alusel[1]~reg0.CLK
clk => ex_alusel[2]~reg0.CLK
clk => ex_aluop[0]~reg0.CLK
clk => ex_aluop[1]~reg0.CLK
clk => ex_aluop[2]~reg0.CLK
clk => ex_aluop[3]~reg0.CLK
clk => ex_aluop[4]~reg0.CLK
clk => ex_aluop[5]~reg0.CLK
clk => ex_aluop[6]~reg0.CLK
clk => ex_aluop[7]~reg0.CLK
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_aluop.OUTPUTSELECT
rst => ex_alusel.OUTPUTSELECT
rst => ex_alusel.OUTPUTSELECT
rst => ex_alusel.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg1.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_reg2.OUTPUTSELECT
rst => ex_wd.OUTPUTSELECT
rst => ex_wd.OUTPUTSELECT
rst => ex_wd.OUTPUTSELECT
rst => ex_wd.OUTPUTSELECT
rst => ex_wd.OUTPUTSELECT
rst => ex_wreg.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_inst.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_link_address.OUTPUTSELECT
rst => ex_is_in_delayslot.OUTPUTSELECT
rst => is_in_delayslot_o.OUTPUTSELECT
id_aluop[0] => ex_aluop.DATAB
id_aluop[1] => ex_aluop.DATAB
id_aluop[2] => ex_aluop.DATAB
id_aluop[3] => ex_aluop.DATAB
id_aluop[4] => ex_aluop.DATAB
id_aluop[5] => ex_aluop.DATAB
id_aluop[6] => ex_aluop.DATAB
id_aluop[7] => ex_aluop.DATAB
id_alusel[0] => ex_alusel.DATAB
id_alusel[1] => ex_alusel.DATAB
id_alusel[2] => ex_alusel.DATAB
id_reg1[0] => ex_reg1.DATAB
id_reg1[1] => ex_reg1.DATAB
id_reg1[2] => ex_reg1.DATAB
id_reg1[3] => ex_reg1.DATAB
id_reg1[4] => ex_reg1.DATAB
id_reg1[5] => ex_reg1.DATAB
id_reg1[6] => ex_reg1.DATAB
id_reg1[7] => ex_reg1.DATAB
id_reg1[8] => ex_reg1.DATAB
id_reg1[9] => ex_reg1.DATAB
id_reg1[10] => ex_reg1.DATAB
id_reg1[11] => ex_reg1.DATAB
id_reg1[12] => ex_reg1.DATAB
id_reg1[13] => ex_reg1.DATAB
id_reg1[14] => ex_reg1.DATAB
id_reg1[15] => ex_reg1.DATAB
id_reg1[16] => ex_reg1.DATAB
id_reg1[17] => ex_reg1.DATAB
id_reg1[18] => ex_reg1.DATAB
id_reg1[19] => ex_reg1.DATAB
id_reg1[20] => ex_reg1.DATAB
id_reg1[21] => ex_reg1.DATAB
id_reg1[22] => ex_reg1.DATAB
id_reg1[23] => ex_reg1.DATAB
id_reg1[24] => ex_reg1.DATAB
id_reg1[25] => ex_reg1.DATAB
id_reg1[26] => ex_reg1.DATAB
id_reg1[27] => ex_reg1.DATAB
id_reg1[28] => ex_reg1.DATAB
id_reg1[29] => ex_reg1.DATAB
id_reg1[30] => ex_reg1.DATAB
id_reg1[31] => ex_reg1.DATAB
id_reg2[0] => ex_reg2.DATAB
id_reg2[1] => ex_reg2.DATAB
id_reg2[2] => ex_reg2.DATAB
id_reg2[3] => ex_reg2.DATAB
id_reg2[4] => ex_reg2.DATAB
id_reg2[5] => ex_reg2.DATAB
id_reg2[6] => ex_reg2.DATAB
id_reg2[7] => ex_reg2.DATAB
id_reg2[8] => ex_reg2.DATAB
id_reg2[9] => ex_reg2.DATAB
id_reg2[10] => ex_reg2.DATAB
id_reg2[11] => ex_reg2.DATAB
id_reg2[12] => ex_reg2.DATAB
id_reg2[13] => ex_reg2.DATAB
id_reg2[14] => ex_reg2.DATAB
id_reg2[15] => ex_reg2.DATAB
id_reg2[16] => ex_reg2.DATAB
id_reg2[17] => ex_reg2.DATAB
id_reg2[18] => ex_reg2.DATAB
id_reg2[19] => ex_reg2.DATAB
id_reg2[20] => ex_reg2.DATAB
id_reg2[21] => ex_reg2.DATAB
id_reg2[22] => ex_reg2.DATAB
id_reg2[23] => ex_reg2.DATAB
id_reg2[24] => ex_reg2.DATAB
id_reg2[25] => ex_reg2.DATAB
id_reg2[26] => ex_reg2.DATAB
id_reg2[27] => ex_reg2.DATAB
id_reg2[28] => ex_reg2.DATAB
id_reg2[29] => ex_reg2.DATAB
id_reg2[30] => ex_reg2.DATAB
id_reg2[31] => ex_reg2.DATAB
id_wd[0] => ex_wd.DATAB
id_wd[1] => ex_wd.DATAB
id_wd[2] => ex_wd.DATAB
id_wd[3] => ex_wd.DATAB
id_wd[4] => ex_wd.DATAB
id_wreg => ex_wreg.DATAB
id_inst[0] => ex_inst.DATAB
id_inst[1] => ex_inst.DATAB
id_inst[2] => ex_inst.DATAB
id_inst[3] => ex_inst.DATAB
id_inst[4] => ex_inst.DATAB
id_inst[5] => ex_inst.DATAB
id_inst[6] => ex_inst.DATAB
id_inst[7] => ex_inst.DATAB
id_inst[8] => ex_inst.DATAB
id_inst[9] => ex_inst.DATAB
id_inst[10] => ex_inst.DATAB
id_inst[11] => ex_inst.DATAB
id_inst[12] => ex_inst.DATAB
id_inst[13] => ex_inst.DATAB
id_inst[14] => ex_inst.DATAB
id_inst[15] => ex_inst.DATAB
id_inst[16] => ex_inst.DATAB
id_inst[17] => ex_inst.DATAB
id_inst[18] => ex_inst.DATAB
id_inst[19] => ex_inst.DATAB
id_inst[20] => ex_inst.DATAB
id_inst[21] => ex_inst.DATAB
id_inst[22] => ex_inst.DATAB
id_inst[23] => ex_inst.DATAB
id_inst[24] => ex_inst.DATAB
id_inst[25] => ex_inst.DATAB
id_inst[26] => ex_inst.DATAB
id_inst[27] => ex_inst.DATAB
id_inst[28] => ex_inst.DATAB
id_inst[29] => ex_inst.DATAB
id_inst[30] => ex_inst.DATAB
id_inst[31] => ex_inst.DATAB
stall[0] => ~NO_FANOUT~
stall[1] => ~NO_FANOUT~
stall[2] => always0.IN0
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_aluop.OUTPUTSELECT
stall[2] => ex_alusel.OUTPUTSELECT
stall[2] => ex_alusel.OUTPUTSELECT
stall[2] => ex_alusel.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg1.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_reg2.OUTPUTSELECT
stall[2] => ex_wd.OUTPUTSELECT
stall[2] => ex_wd.OUTPUTSELECT
stall[2] => ex_wd.OUTPUTSELECT
stall[2] => ex_wd.OUTPUTSELECT
stall[2] => ex_wd.OUTPUTSELECT
stall[2] => ex_wreg.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_link_address.OUTPUTSELECT
stall[2] => ex_is_in_delayslot.OUTPUTSELECT
stall[2] => is_in_delayslot_o.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[2] => ex_inst.OUTPUTSELECT
stall[3] => always0.IN1
stall[4] => ~NO_FANOUT~
stall[5] => ~NO_FANOUT~
id_link_address[0] => ex_link_address.DATAB
id_link_address[1] => ex_link_address.DATAB
id_link_address[2] => ex_link_address.DATAB
id_link_address[3] => ex_link_address.DATAB
id_link_address[4] => ex_link_address.DATAB
id_link_address[5] => ex_link_address.DATAB
id_link_address[6] => ex_link_address.DATAB
id_link_address[7] => ex_link_address.DATAB
id_link_address[8] => ex_link_address.DATAB
id_link_address[9] => ex_link_address.DATAB
id_link_address[10] => ex_link_address.DATAB
id_link_address[11] => ex_link_address.DATAB
id_link_address[12] => ex_link_address.DATAB
id_link_address[13] => ex_link_address.DATAB
id_link_address[14] => ex_link_address.DATAB
id_link_address[15] => ex_link_address.DATAB
id_link_address[16] => ex_link_address.DATAB
id_link_address[17] => ex_link_address.DATAB
id_link_address[18] => ex_link_address.DATAB
id_link_address[19] => ex_link_address.DATAB
id_link_address[20] => ex_link_address.DATAB
id_link_address[21] => ex_link_address.DATAB
id_link_address[22] => ex_link_address.DATAB
id_link_address[23] => ex_link_address.DATAB
id_link_address[24] => ex_link_address.DATAB
id_link_address[25] => ex_link_address.DATAB
id_link_address[26] => ex_link_address.DATAB
id_link_address[27] => ex_link_address.DATAB
id_link_address[28] => ex_link_address.DATAB
id_link_address[29] => ex_link_address.DATAB
id_link_address[30] => ex_link_address.DATAB
id_link_address[31] => ex_link_address.DATAB
id_is_in_delayslot => ex_is_in_delayslot.DATAB
next_inst_in_delayslot_i => is_in_delayslot_o.DATAB
ex_aluop[0] <= ex_aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[1] <= ex_aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[2] <= ex_aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[3] <= ex_aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[4] <= ex_aluop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[5] <= ex_aluop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[6] <= ex_aluop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_aluop[7] <= ex_aluop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[0] <= ex_alusel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[1] <= ex_alusel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alusel[2] <= ex_alusel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[0] <= ex_reg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[1] <= ex_reg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[2] <= ex_reg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[3] <= ex_reg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[4] <= ex_reg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[5] <= ex_reg1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[6] <= ex_reg1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[7] <= ex_reg1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[8] <= ex_reg1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[9] <= ex_reg1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[10] <= ex_reg1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[11] <= ex_reg1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[12] <= ex_reg1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[13] <= ex_reg1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[14] <= ex_reg1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[15] <= ex_reg1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[16] <= ex_reg1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[17] <= ex_reg1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[18] <= ex_reg1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[19] <= ex_reg1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[20] <= ex_reg1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[21] <= ex_reg1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[22] <= ex_reg1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[23] <= ex_reg1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[24] <= ex_reg1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[25] <= ex_reg1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[26] <= ex_reg1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[27] <= ex_reg1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[28] <= ex_reg1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[29] <= ex_reg1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[30] <= ex_reg1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg1[31] <= ex_reg1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[0] <= ex_reg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[1] <= ex_reg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[2] <= ex_reg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[3] <= ex_reg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[4] <= ex_reg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[5] <= ex_reg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[6] <= ex_reg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[7] <= ex_reg2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[8] <= ex_reg2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[9] <= ex_reg2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[10] <= ex_reg2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[11] <= ex_reg2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[12] <= ex_reg2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[13] <= ex_reg2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[14] <= ex_reg2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[15] <= ex_reg2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[16] <= ex_reg2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[17] <= ex_reg2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[18] <= ex_reg2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[19] <= ex_reg2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[20] <= ex_reg2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[21] <= ex_reg2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[22] <= ex_reg2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[23] <= ex_reg2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[24] <= ex_reg2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[25] <= ex_reg2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[26] <= ex_reg2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[27] <= ex_reg2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[28] <= ex_reg2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[29] <= ex_reg2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[30] <= ex_reg2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg2[31] <= ex_reg2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[0] <= ex_wd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[1] <= ex_wd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[2] <= ex_wd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[3] <= ex_wd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wd[4] <= ex_wd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_wreg <= ex_wreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[0] <= ex_inst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[1] <= ex_inst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[2] <= ex_inst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[3] <= ex_inst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[4] <= ex_inst[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[5] <= ex_inst[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[6] <= ex_inst[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[7] <= ex_inst[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[8] <= ex_inst[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[9] <= ex_inst[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[10] <= ex_inst[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[11] <= ex_inst[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[12] <= ex_inst[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[13] <= ex_inst[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[14] <= ex_inst[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[15] <= ex_inst[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[16] <= ex_inst[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[17] <= ex_inst[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[18] <= ex_inst[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[19] <= ex_inst[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[20] <= ex_inst[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[21] <= ex_inst[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[22] <= ex_inst[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[23] <= ex_inst[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[24] <= ex_inst[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[25] <= ex_inst[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[26] <= ex_inst[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[27] <= ex_inst[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[28] <= ex_inst[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[29] <= ex_inst[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[30] <= ex_inst[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_inst[31] <= ex_inst[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[0] <= ex_link_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[1] <= ex_link_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[2] <= ex_link_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[3] <= ex_link_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[4] <= ex_link_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[5] <= ex_link_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[6] <= ex_link_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[7] <= ex_link_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[8] <= ex_link_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[9] <= ex_link_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[10] <= ex_link_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[11] <= ex_link_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[12] <= ex_link_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[13] <= ex_link_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[14] <= ex_link_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[15] <= ex_link_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[16] <= ex_link_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[17] <= ex_link_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[18] <= ex_link_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[19] <= ex_link_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[20] <= ex_link_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[21] <= ex_link_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[22] <= ex_link_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[23] <= ex_link_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[24] <= ex_link_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[25] <= ex_link_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[26] <= ex_link_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[27] <= ex_link_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[28] <= ex_link_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[29] <= ex_link_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[30] <= ex_link_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_link_address[31] <= ex_link_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_is_in_delayslot <= ex_is_in_delayslot~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_in_delayslot_o <= is_in_delayslot_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|ex:ex0
rst => HI[31].OUTPUTSELECT
rst => HI[30].OUTPUTSELECT
rst => HI[29].OUTPUTSELECT
rst => HI[28].OUTPUTSELECT
rst => HI[27].OUTPUTSELECT
rst => HI[26].OUTPUTSELECT
rst => HI[25].OUTPUTSELECT
rst => HI[24].OUTPUTSELECT
rst => HI[23].OUTPUTSELECT
rst => HI[22].OUTPUTSELECT
rst => HI[21].OUTPUTSELECT
rst => HI[20].OUTPUTSELECT
rst => HI[19].OUTPUTSELECT
rst => HI[18].OUTPUTSELECT
rst => HI[17].OUTPUTSELECT
rst => HI[16].OUTPUTSELECT
rst => HI[15].OUTPUTSELECT
rst => HI[14].OUTPUTSELECT
rst => HI[13].OUTPUTSELECT
rst => HI[12].OUTPUTSELECT
rst => HI[11].OUTPUTSELECT
rst => HI[10].OUTPUTSELECT
rst => HI[9].OUTPUTSELECT
rst => HI[8].OUTPUTSELECT
rst => HI[7].OUTPUTSELECT
rst => HI[6].OUTPUTSELECT
rst => HI[5].OUTPUTSELECT
rst => HI[4].OUTPUTSELECT
rst => HI[3].OUTPUTSELECT
rst => HI[2].OUTPUTSELECT
rst => HI[1].OUTPUTSELECT
rst => HI[0].OUTPUTSELECT
rst => LO[31].OUTPUTSELECT
rst => LO[30].OUTPUTSELECT
rst => LO[29].OUTPUTSELECT
rst => LO[28].OUTPUTSELECT
rst => LO[27].OUTPUTSELECT
rst => LO[26].OUTPUTSELECT
rst => LO[25].OUTPUTSELECT
rst => LO[24].OUTPUTSELECT
rst => LO[23].OUTPUTSELECT
rst => LO[22].OUTPUTSELECT
rst => LO[21].OUTPUTSELECT
rst => LO[20].OUTPUTSELECT
rst => LO[19].OUTPUTSELECT
rst => LO[18].OUTPUTSELECT
rst => LO[17].OUTPUTSELECT
rst => LO[16].OUTPUTSELECT
rst => LO[15].OUTPUTSELECT
rst => LO[14].OUTPUTSELECT
rst => LO[13].OUTPUTSELECT
rst => LO[12].OUTPUTSELECT
rst => LO[11].OUTPUTSELECT
rst => LO[10].OUTPUTSELECT
rst => LO[9].OUTPUTSELECT
rst => LO[8].OUTPUTSELECT
rst => LO[7].OUTPUTSELECT
rst => LO[6].OUTPUTSELECT
rst => LO[5].OUTPUTSELECT
rst => LO[4].OUTPUTSELECT
rst => LO[3].OUTPUTSELECT
rst => LO[2].OUTPUTSELECT
rst => LO[1].OUTPUTSELECT
rst => LO[0].OUTPUTSELECT
rst => mulres[63].OUTPUTSELECT
rst => mulres[62].OUTPUTSELECT
rst => mulres[61].OUTPUTSELECT
rst => mulres[60].OUTPUTSELECT
rst => mulres[59].OUTPUTSELECT
rst => mulres[58].OUTPUTSELECT
rst => mulres[57].OUTPUTSELECT
rst => mulres[56].OUTPUTSELECT
rst => mulres[55].OUTPUTSELECT
rst => mulres[54].OUTPUTSELECT
rst => mulres[53].OUTPUTSELECT
rst => mulres[52].OUTPUTSELECT
rst => mulres[51].OUTPUTSELECT
rst => mulres[50].OUTPUTSELECT
rst => mulres[49].OUTPUTSELECT
rst => mulres[48].OUTPUTSELECT
rst => mulres[47].OUTPUTSELECT
rst => mulres[46].OUTPUTSELECT
rst => mulres[45].OUTPUTSELECT
rst => mulres[44].OUTPUTSELECT
rst => mulres[43].OUTPUTSELECT
rst => mulres[42].OUTPUTSELECT
rst => mulres[41].OUTPUTSELECT
rst => mulres[40].OUTPUTSELECT
rst => mulres[39].OUTPUTSELECT
rst => mulres[38].OUTPUTSELECT
rst => mulres[37].OUTPUTSELECT
rst => mulres[36].OUTPUTSELECT
rst => mulres[35].OUTPUTSELECT
rst => mulres[34].OUTPUTSELECT
rst => mulres[33].OUTPUTSELECT
rst => mulres[32].OUTPUTSELECT
rst => mulres[31].OUTPUTSELECT
rst => mulres[30].OUTPUTSELECT
rst => mulres[29].OUTPUTSELECT
rst => mulres[28].OUTPUTSELECT
rst => mulres[27].OUTPUTSELECT
rst => mulres[26].OUTPUTSELECT
rst => mulres[25].OUTPUTSELECT
rst => mulres[24].OUTPUTSELECT
rst => mulres[23].OUTPUTSELECT
rst => mulres[22].OUTPUTSELECT
rst => mulres[21].OUTPUTSELECT
rst => mulres[20].OUTPUTSELECT
rst => mulres[19].OUTPUTSELECT
rst => mulres[18].OUTPUTSELECT
rst => mulres[17].OUTPUTSELECT
rst => mulres[16].OUTPUTSELECT
rst => mulres[15].OUTPUTSELECT
rst => mulres[14].OUTPUTSELECT
rst => mulres[13].OUTPUTSELECT
rst => mulres[12].OUTPUTSELECT
rst => mulres[11].OUTPUTSELECT
rst => mulres[10].OUTPUTSELECT
rst => mulres[9].OUTPUTSELECT
rst => mulres[8].OUTPUTSELECT
rst => mulres[7].OUTPUTSELECT
rst => mulres[6].OUTPUTSELECT
rst => mulres[5].OUTPUTSELECT
rst => mulres[4].OUTPUTSELECT
rst => mulres[3].OUTPUTSELECT
rst => mulres[2].OUTPUTSELECT
rst => mulres[1].OUTPUTSELECT
rst => mulres[0].OUTPUTSELECT
rst => arithres[31].OUTPUTSELECT
rst => arithres[30].OUTPUTSELECT
rst => arithres[29].OUTPUTSELECT
rst => arithres[28].OUTPUTSELECT
rst => arithres[27].OUTPUTSELECT
rst => arithres[26].OUTPUTSELECT
rst => arithres[25].OUTPUTSELECT
rst => arithres[24].OUTPUTSELECT
rst => arithres[23].OUTPUTSELECT
rst => arithres[22].OUTPUTSELECT
rst => arithres[21].OUTPUTSELECT
rst => arithres[20].OUTPUTSELECT
rst => arithres[19].OUTPUTSELECT
rst => arithres[18].OUTPUTSELECT
rst => arithres[17].OUTPUTSELECT
rst => arithres[16].OUTPUTSELECT
rst => arithres[15].OUTPUTSELECT
rst => arithres[14].OUTPUTSELECT
rst => arithres[13].OUTPUTSELECT
rst => arithres[12].OUTPUTSELECT
rst => arithres[11].OUTPUTSELECT
rst => arithres[10].OUTPUTSELECT
rst => arithres[9].OUTPUTSELECT
rst => arithres[8].OUTPUTSELECT
rst => arithres[7].OUTPUTSELECT
rst => arithres[6].OUTPUTSELECT
rst => arithres[5].OUTPUTSELECT
rst => arithres[4].OUTPUTSELECT
rst => arithres[3].OUTPUTSELECT
rst => arithres[2].OUTPUTSELECT
rst => arithres[1].OUTPUTSELECT
rst => arithres[0].OUTPUTSELECT
rst => logicout[31].OUTPUTSELECT
rst => logicout[30].OUTPUTSELECT
rst => logicout[29].OUTPUTSELECT
rst => logicout[28].OUTPUTSELECT
rst => logicout[27].OUTPUTSELECT
rst => logicout[26].OUTPUTSELECT
rst => logicout[25].OUTPUTSELECT
rst => logicout[24].OUTPUTSELECT
rst => logicout[23].OUTPUTSELECT
rst => logicout[22].OUTPUTSELECT
rst => logicout[21].OUTPUTSELECT
rst => logicout[20].OUTPUTSELECT
rst => logicout[19].OUTPUTSELECT
rst => logicout[18].OUTPUTSELECT
rst => logicout[17].OUTPUTSELECT
rst => logicout[16].OUTPUTSELECT
rst => logicout[15].OUTPUTSELECT
rst => logicout[14].OUTPUTSELECT
rst => logicout[13].OUTPUTSELECT
rst => logicout[12].OUTPUTSELECT
rst => logicout[11].OUTPUTSELECT
rst => logicout[10].OUTPUTSELECT
rst => logicout[9].OUTPUTSELECT
rst => logicout[8].OUTPUTSELECT
rst => logicout[7].OUTPUTSELECT
rst => logicout[6].OUTPUTSELECT
rst => logicout[5].OUTPUTSELECT
rst => logicout[4].OUTPUTSELECT
rst => logicout[3].OUTPUTSELECT
rst => logicout[2].OUTPUTSELECT
rst => logicout[1].OUTPUTSELECT
rst => logicout[0].OUTPUTSELECT
rst => shiftres[31].OUTPUTSELECT
rst => shiftres[30].OUTPUTSELECT
rst => shiftres[29].OUTPUTSELECT
rst => shiftres[28].OUTPUTSELECT
rst => shiftres[27].OUTPUTSELECT
rst => shiftres[26].OUTPUTSELECT
rst => shiftres[25].OUTPUTSELECT
rst => shiftres[24].OUTPUTSELECT
rst => shiftres[23].OUTPUTSELECT
rst => shiftres[22].OUTPUTSELECT
rst => shiftres[21].OUTPUTSELECT
rst => shiftres[20].OUTPUTSELECT
rst => shiftres[19].OUTPUTSELECT
rst => shiftres[18].OUTPUTSELECT
rst => shiftres[17].OUTPUTSELECT
rst => shiftres[16].OUTPUTSELECT
rst => shiftres[15].OUTPUTSELECT
rst => shiftres[14].OUTPUTSELECT
rst => shiftres[13].OUTPUTSELECT
rst => shiftres[12].OUTPUTSELECT
rst => shiftres[11].OUTPUTSELECT
rst => shiftres[10].OUTPUTSELECT
rst => shiftres[9].OUTPUTSELECT
rst => shiftres[8].OUTPUTSELECT
rst => shiftres[7].OUTPUTSELECT
rst => shiftres[6].OUTPUTSELECT
rst => shiftres[5].OUTPUTSELECT
rst => shiftres[4].OUTPUTSELECT
rst => shiftres[3].OUTPUTSELECT
rst => shiftres[2].OUTPUTSELECT
rst => shiftres[1].OUTPUTSELECT
rst => shiftres[0].OUTPUTSELECT
rst => moveres[31].OUTPUTSELECT
rst => moveres[30].OUTPUTSELECT
rst => moveres[29].OUTPUTSELECT
rst => moveres[28].OUTPUTSELECT
rst => moveres[27].OUTPUTSELECT
rst => moveres[26].OUTPUTSELECT
rst => moveres[25].OUTPUTSELECT
rst => moveres[24].OUTPUTSELECT
rst => moveres[23].OUTPUTSELECT
rst => moveres[22].OUTPUTSELECT
rst => moveres[21].OUTPUTSELECT
rst => moveres[20].OUTPUTSELECT
rst => moveres[19].OUTPUTSELECT
rst => moveres[18].OUTPUTSELECT
rst => moveres[17].OUTPUTSELECT
rst => moveres[16].OUTPUTSELECT
rst => moveres[15].OUTPUTSELECT
rst => moveres[14].OUTPUTSELECT
rst => moveres[13].OUTPUTSELECT
rst => moveres[12].OUTPUTSELECT
rst => moveres[11].OUTPUTSELECT
rst => moveres[10].OUTPUTSELECT
rst => moveres[9].OUTPUTSELECT
rst => moveres[8].OUTPUTSELECT
rst => moveres[7].OUTPUTSELECT
rst => moveres[6].OUTPUTSELECT
rst => moveres[5].OUTPUTSELECT
rst => moveres[4].OUTPUTSELECT
rst => moveres[3].OUTPUTSELECT
rst => moveres[2].OUTPUTSELECT
rst => moveres[1].OUTPUTSELECT
rst => moveres[0].OUTPUTSELECT
rst => stallreq_for_div.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata1_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_opdata2_o.OUTPUTSELECT
rst => div_start_o.OUTPUTSELECT
rst => signed_div_o.OUTPUTSELECT
rst => whilo_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => stallreq_for_madd_msub.ACLR
rst => cnt_o[0]$latch.ACLR
rst => cnt_o[1]$latch.ACLR
rst => hilo_temp_o[0]$latch.ACLR
rst => hilo_temp_o[1]$latch.ACLR
rst => hilo_temp_o[2]$latch.ACLR
rst => hilo_temp_o[3]$latch.ACLR
rst => hilo_temp_o[4]$latch.ACLR
rst => hilo_temp_o[5]$latch.ACLR
rst => hilo_temp_o[6]$latch.ACLR
rst => hilo_temp_o[7]$latch.ACLR
rst => hilo_temp_o[8]$latch.ACLR
rst => hilo_temp_o[9]$latch.ACLR
rst => hilo_temp_o[10]$latch.ACLR
rst => hilo_temp_o[11]$latch.ACLR
rst => hilo_temp_o[12]$latch.ACLR
rst => hilo_temp_o[13]$latch.ACLR
rst => hilo_temp_o[14]$latch.ACLR
rst => hilo_temp_o[15]$latch.ACLR
rst => hilo_temp_o[16]$latch.ACLR
rst => hilo_temp_o[17]$latch.ACLR
rst => hilo_temp_o[18]$latch.ACLR
rst => hilo_temp_o[19]$latch.ACLR
rst => hilo_temp_o[20]$latch.ACLR
rst => hilo_temp_o[21]$latch.ACLR
rst => hilo_temp_o[22]$latch.ACLR
rst => hilo_temp_o[23]$latch.ACLR
rst => hilo_temp_o[24]$latch.ACLR
rst => hilo_temp_o[25]$latch.ACLR
rst => hilo_temp_o[26]$latch.ACLR
rst => hilo_temp_o[27]$latch.ACLR
rst => hilo_temp_o[28]$latch.ACLR
rst => hilo_temp_o[29]$latch.ACLR
rst => hilo_temp_o[30]$latch.ACLR
rst => hilo_temp_o[31]$latch.ACLR
rst => hilo_temp_o[32]$latch.ACLR
rst => hilo_temp_o[33]$latch.ACLR
rst => hilo_temp_o[34]$latch.ACLR
rst => hilo_temp_o[35]$latch.ACLR
rst => hilo_temp_o[36]$latch.ACLR
rst => hilo_temp_o[37]$latch.ACLR
rst => hilo_temp_o[38]$latch.ACLR
rst => hilo_temp_o[39]$latch.ACLR
rst => hilo_temp_o[40]$latch.ACLR
rst => hilo_temp_o[41]$latch.ACLR
rst => hilo_temp_o[42]$latch.ACLR
rst => hilo_temp_o[43]$latch.ACLR
rst => hilo_temp_o[44]$latch.ACLR
rst => hilo_temp_o[45]$latch.ACLR
rst => hilo_temp_o[46]$latch.ACLR
rst => hilo_temp_o[47]$latch.ACLR
rst => hilo_temp_o[48]$latch.ACLR
rst => hilo_temp_o[49]$latch.ACLR
rst => hilo_temp_o[50]$latch.ACLR
rst => hilo_temp_o[51]$latch.ACLR
rst => hilo_temp_o[52]$latch.ACLR
rst => hilo_temp_o[53]$latch.ACLR
rst => hilo_temp_o[54]$latch.ACLR
rst => hilo_temp_o[55]$latch.ACLR
rst => hilo_temp_o[56]$latch.ACLR
rst => hilo_temp_o[57]$latch.ACLR
rst => hilo_temp_o[58]$latch.ACLR
rst => hilo_temp_o[59]$latch.ACLR
rst => hilo_temp_o[60]$latch.ACLR
rst => hilo_temp_o[61]$latch.ACLR
rst => hilo_temp_o[62]$latch.ACLR
rst => hilo_temp_o[63]$latch.ACLR
rst => hilo_temp_reg[9].IN1
aluop_i[0] => Decoder0.IN7
aluop_i[0] => Equal9.IN15
aluop_i[0] => Equal10.IN15
aluop_i[0] => aluop_o[0].DATAIN
aluop_i[0] => Equal0.IN3
aluop_i[0] => Equal1.IN7
aluop_i[0] => Equal2.IN7
aluop_i[0] => Equal3.IN7
aluop_i[0] => Equal6.IN7
aluop_i[0] => Equal7.IN2
aluop_i[0] => Equal8.IN7
aluop_i[0] => Equal11.IN7
aluop_i[0] => Equal12.IN4
aluop_i[0] => Equal13.IN7
aluop_i[0] => Equal14.IN2
aluop_i[0] => Equal15.IN1
aluop_i[0] => Equal16.IN2
aluop_i[0] => Equal17.IN7
aluop_i[0] => Equal18.IN3
aluop_i[1] => Decoder0.IN6
aluop_i[1] => Equal9.IN14
aluop_i[1] => Equal10.IN14
aluop_i[1] => aluop_o[1].DATAIN
aluop_i[1] => Equal0.IN7
aluop_i[1] => Equal1.IN6
aluop_i[1] => Equal2.IN3
aluop_i[1] => Equal3.IN3
aluop_i[1] => Equal6.IN1
aluop_i[1] => Equal7.IN1
aluop_i[1] => Equal8.IN2
aluop_i[1] => Equal11.IN6
aluop_i[1] => Equal12.IN3
aluop_i[1] => Equal13.IN6
aluop_i[1] => Equal14.IN7
aluop_i[1] => Equal15.IN7
aluop_i[1] => Equal16.IN1
aluop_i[1] => Equal17.IN2
aluop_i[1] => Equal18.IN2
aluop_i[2] => Decoder0.IN5
aluop_i[2] => Equal9.IN13
aluop_i[2] => Equal10.IN13
aluop_i[2] => aluop_o[2].DATAIN
aluop_i[2] => Equal0.IN6
aluop_i[2] => Equal1.IN5
aluop_i[2] => Equal2.IN2
aluop_i[2] => Equal3.IN6
aluop_i[2] => Equal6.IN6
aluop_i[2] => Equal7.IN7
aluop_i[2] => Equal8.IN6
aluop_i[2] => Equal11.IN5
aluop_i[2] => Equal12.IN7
aluop_i[2] => Equal13.IN5
aluop_i[2] => Equal14.IN6
aluop_i[2] => Equal15.IN6
aluop_i[2] => Equal16.IN7
aluop_i[2] => Equal17.IN6
aluop_i[2] => Equal18.IN7
aluop_i[3] => Decoder0.IN4
aluop_i[3] => Equal9.IN12
aluop_i[3] => Equal10.IN12
aluop_i[3] => aluop_o[3].DATAIN
aluop_i[3] => Equal0.IN2
aluop_i[3] => Equal1.IN1
aluop_i[3] => Equal2.IN6
aluop_i[3] => Equal3.IN2
aluop_i[3] => Equal6.IN5
aluop_i[3] => Equal7.IN6
aluop_i[3] => Equal8.IN1
aluop_i[3] => Equal11.IN4
aluop_i[3] => Equal12.IN2
aluop_i[3] => Equal13.IN2
aluop_i[3] => Equal14.IN1
aluop_i[3] => Equal15.IN5
aluop_i[3] => Equal16.IN6
aluop_i[3] => Equal17.IN1
aluop_i[3] => Equal18.IN1
aluop_i[4] => Decoder0.IN3
aluop_i[4] => Equal9.IN11
aluop_i[4] => Equal10.IN11
aluop_i[4] => aluop_o[4].DATAIN
aluop_i[4] => Equal0.IN5
aluop_i[4] => Equal1.IN0
aluop_i[4] => Equal2.IN5
aluop_i[4] => Equal3.IN5
aluop_i[4] => Equal6.IN4
aluop_i[4] => Equal7.IN5
aluop_i[4] => Equal8.IN5
aluop_i[4] => Equal11.IN3
aluop_i[4] => Equal12.IN6
aluop_i[4] => Equal13.IN4
aluop_i[4] => Equal14.IN0
aluop_i[4] => Equal15.IN0
aluop_i[4] => Equal16.IN0
aluop_i[4] => Equal17.IN0
aluop_i[4] => Equal18.IN0
aluop_i[5] => Decoder0.IN2
aluop_i[5] => Equal9.IN10
aluop_i[5] => Equal10.IN10
aluop_i[5] => aluop_o[5].DATAIN
aluop_i[5] => Equal0.IN1
aluop_i[5] => Equal1.IN4
aluop_i[5] => Equal2.IN1
aluop_i[5] => Equal3.IN1
aluop_i[5] => Equal6.IN0
aluop_i[5] => Equal7.IN0
aluop_i[5] => Equal8.IN0
aluop_i[5] => Equal11.IN0
aluop_i[5] => Equal12.IN1
aluop_i[5] => Equal13.IN1
aluop_i[5] => Equal14.IN5
aluop_i[5] => Equal15.IN4
aluop_i[5] => Equal16.IN5
aluop_i[5] => Equal17.IN5
aluop_i[5] => Equal18.IN6
aluop_i[6] => Decoder0.IN1
aluop_i[6] => Equal9.IN9
aluop_i[6] => Equal10.IN9
aluop_i[6] => aluop_o[6].DATAIN
aluop_i[6] => Equal0.IN4
aluop_i[6] => Equal1.IN3
aluop_i[6] => Equal2.IN4
aluop_i[6] => Equal3.IN4
aluop_i[6] => Equal6.IN3
aluop_i[6] => Equal7.IN4
aluop_i[6] => Equal8.IN4
aluop_i[6] => Equal11.IN2
aluop_i[6] => Equal12.IN5
aluop_i[6] => Equal13.IN3
aluop_i[6] => Equal14.IN4
aluop_i[6] => Equal15.IN3
aluop_i[6] => Equal16.IN4
aluop_i[6] => Equal17.IN4
aluop_i[6] => Equal18.IN5
aluop_i[7] => Decoder0.IN0
aluop_i[7] => Equal9.IN8
aluop_i[7] => Equal10.IN8
aluop_i[7] => aluop_o[7].DATAIN
aluop_i[7] => Equal0.IN0
aluop_i[7] => Equal1.IN2
aluop_i[7] => Equal2.IN0
aluop_i[7] => Equal3.IN0
aluop_i[7] => Equal6.IN2
aluop_i[7] => Equal7.IN3
aluop_i[7] => Equal8.IN3
aluop_i[7] => Equal11.IN1
aluop_i[7] => Equal12.IN0
aluop_i[7] => Equal13.IN0
aluop_i[7] => Equal14.IN3
aluop_i[7] => Equal15.IN2
aluop_i[7] => Equal16.IN3
aluop_i[7] => Equal17.IN3
aluop_i[7] => Equal18.IN4
alusel_i[0] => Mux0.IN5
alusel_i[0] => Mux1.IN5
alusel_i[0] => Mux2.IN5
alusel_i[0] => Mux3.IN5
alusel_i[0] => Mux4.IN5
alusel_i[0] => Mux5.IN5
alusel_i[0] => Mux6.IN5
alusel_i[0] => Mux7.IN5
alusel_i[0] => Mux8.IN5
alusel_i[0] => Mux9.IN5
alusel_i[0] => Mux10.IN5
alusel_i[0] => Mux11.IN5
alusel_i[0] => Mux12.IN5
alusel_i[0] => Mux13.IN5
alusel_i[0] => Mux14.IN5
alusel_i[0] => Mux15.IN5
alusel_i[0] => Mux16.IN5
alusel_i[0] => Mux17.IN5
alusel_i[0] => Mux18.IN5
alusel_i[0] => Mux19.IN5
alusel_i[0] => Mux20.IN5
alusel_i[0] => Mux21.IN5
alusel_i[0] => Mux22.IN5
alusel_i[0] => Mux23.IN5
alusel_i[0] => Mux24.IN5
alusel_i[0] => Mux25.IN5
alusel_i[0] => Mux26.IN5
alusel_i[0] => Mux27.IN5
alusel_i[0] => Mux28.IN5
alusel_i[0] => Mux29.IN5
alusel_i[0] => Mux30.IN5
alusel_i[0] => Mux31.IN5
alusel_i[1] => Mux0.IN4
alusel_i[1] => Mux1.IN4
alusel_i[1] => Mux2.IN4
alusel_i[1] => Mux3.IN4
alusel_i[1] => Mux4.IN4
alusel_i[1] => Mux5.IN4
alusel_i[1] => Mux6.IN4
alusel_i[1] => Mux7.IN4
alusel_i[1] => Mux8.IN4
alusel_i[1] => Mux9.IN4
alusel_i[1] => Mux10.IN4
alusel_i[1] => Mux11.IN4
alusel_i[1] => Mux12.IN4
alusel_i[1] => Mux13.IN4
alusel_i[1] => Mux14.IN4
alusel_i[1] => Mux15.IN4
alusel_i[1] => Mux16.IN4
alusel_i[1] => Mux17.IN4
alusel_i[1] => Mux18.IN4
alusel_i[1] => Mux19.IN4
alusel_i[1] => Mux20.IN4
alusel_i[1] => Mux21.IN4
alusel_i[1] => Mux22.IN4
alusel_i[1] => Mux23.IN4
alusel_i[1] => Mux24.IN4
alusel_i[1] => Mux25.IN4
alusel_i[1] => Mux26.IN4
alusel_i[1] => Mux27.IN4
alusel_i[1] => Mux28.IN4
alusel_i[1] => Mux29.IN4
alusel_i[1] => Mux30.IN4
alusel_i[1] => Mux31.IN4
alusel_i[2] => Mux0.IN3
alusel_i[2] => Mux1.IN3
alusel_i[2] => Mux2.IN3
alusel_i[2] => Mux3.IN3
alusel_i[2] => Mux4.IN3
alusel_i[2] => Mux5.IN3
alusel_i[2] => Mux6.IN3
alusel_i[2] => Mux7.IN3
alusel_i[2] => Mux8.IN3
alusel_i[2] => Mux9.IN3
alusel_i[2] => Mux10.IN3
alusel_i[2] => Mux11.IN3
alusel_i[2] => Mux12.IN3
alusel_i[2] => Mux13.IN3
alusel_i[2] => Mux14.IN3
alusel_i[2] => Mux15.IN3
alusel_i[2] => Mux16.IN3
alusel_i[2] => Mux17.IN3
alusel_i[2] => Mux18.IN3
alusel_i[2] => Mux19.IN3
alusel_i[2] => Mux20.IN3
alusel_i[2] => Mux21.IN3
alusel_i[2] => Mux22.IN3
alusel_i[2] => Mux23.IN3
alusel_i[2] => Mux24.IN3
alusel_i[2] => Mux25.IN3
alusel_i[2] => Mux26.IN3
alusel_i[2] => Mux27.IN3
alusel_i[2] => Mux28.IN3
alusel_i[2] => Mux29.IN3
alusel_i[2] => Mux30.IN3
alusel_i[2] => Mux31.IN3
reg1_i[0] => Add0.IN32
reg1_i[0] => opdata1_mult[0].DATAA
reg1_i[0] => Add6.IN32
reg1_i[0] => LessThan0.IN32
reg1_i[0] => logicout.IN0
reg1_i[0] => logicout.IN0
reg1_i[0] => logicout.IN0
reg1_i[0] => ShiftLeft0.IN5
reg1_i[0] => ShiftRight0.IN5
reg1_i[0] => ShiftRight1.IN4
reg1_i[0] => Selector258.IN5
reg1_i[0] => div_opdata1_o.DATAB
reg1_i[0] => div_opdata1_o.DATAB
reg1_i[0] => lo_o.DATAB
reg1_i[0] => hi_o.DATAB
reg1_i[0] => arithres.DATAA
reg1_i[0] => arithres.DATAA
reg1_i[0] => arithres.DATAA
reg1_i[0] => arithres.DATAA
reg1_i[0] => arithres.DATAA
reg1_i[0] => Add1.IN64
reg1_i[0] => arithres.DATAA
reg1_i[1] => Add0.IN31
reg1_i[1] => opdata1_mult[1].DATAA
reg1_i[1] => Add6.IN31
reg1_i[1] => LessThan0.IN31
reg1_i[1] => arithres.OUTPUTSELECT
reg1_i[1] => arithres.OUTPUTSELECT
reg1_i[1] => arithres.OUTPUTSELECT
reg1_i[1] => logicout.IN0
reg1_i[1] => logicout.IN0
reg1_i[1] => logicout.IN0
reg1_i[1] => ShiftLeft0.IN4
reg1_i[1] => ShiftRight0.IN4
reg1_i[1] => ShiftRight1.IN3
reg1_i[1] => Selector257.IN5
reg1_i[1] => div_opdata1_o.DATAB
reg1_i[1] => div_opdata1_o.DATAB
reg1_i[1] => lo_o.DATAB
reg1_i[1] => hi_o.DATAB
reg1_i[1] => arithres.OUTPUTSELECT
reg1_i[1] => arithres.OUTPUTSELECT
reg1_i[1] => arithres.OUTPUTSELECT
reg1_i[1] => Add1.IN63
reg1_i[2] => Add0.IN30
reg1_i[2] => opdata1_mult[2].DATAA
reg1_i[2] => Add6.IN30
reg1_i[2] => LessThan0.IN30
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => logicout.IN0
reg1_i[2] => logicout.IN0
reg1_i[2] => logicout.IN0
reg1_i[2] => ShiftLeft0.IN3
reg1_i[2] => ShiftRight0.IN3
reg1_i[2] => ShiftRight1.IN2
reg1_i[2] => Selector256.IN5
reg1_i[2] => div_opdata1_o.DATAB
reg1_i[2] => div_opdata1_o.DATAB
reg1_i[2] => lo_o.DATAB
reg1_i[2] => hi_o.DATAB
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => arithres.OUTPUTSELECT
reg1_i[2] => Add1.IN62
reg1_i[3] => Add0.IN29
reg1_i[3] => opdata1_mult[3].DATAA
reg1_i[3] => Add6.IN29
reg1_i[3] => LessThan0.IN29
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => logicout.IN0
reg1_i[3] => logicout.IN0
reg1_i[3] => logicout.IN0
reg1_i[3] => ShiftLeft0.IN2
reg1_i[3] => ShiftRight0.IN2
reg1_i[3] => ShiftRight1.IN1
reg1_i[3] => Selector255.IN5
reg1_i[3] => div_opdata1_o.DATAB
reg1_i[3] => div_opdata1_o.DATAB
reg1_i[3] => lo_o.DATAB
reg1_i[3] => hi_o.DATAB
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => arithres.OUTPUTSELECT
reg1_i[3] => Add1.IN61
reg1_i[4] => Add0.IN28
reg1_i[4] => opdata1_mult[4].DATAA
reg1_i[4] => Add6.IN28
reg1_i[4] => LessThan0.IN28
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => logicout.IN0
reg1_i[4] => logicout.IN0
reg1_i[4] => logicout.IN0
reg1_i[4] => ShiftLeft0.IN1
reg1_i[4] => ShiftRight0.IN1
reg1_i[4] => ShiftRight1.IN0
reg1_i[4] => Selector254.IN5
reg1_i[4] => div_opdata1_o.DATAB
reg1_i[4] => div_opdata1_o.DATAB
reg1_i[4] => lo_o.DATAB
reg1_i[4] => hi_o.DATAB
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => arithres.OUTPUTSELECT
reg1_i[4] => Add1.IN60
reg1_i[5] => Add0.IN27
reg1_i[5] => opdata1_mult[5].DATAA
reg1_i[5] => Add6.IN27
reg1_i[5] => LessThan0.IN27
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => logicout.IN0
reg1_i[5] => logicout.IN0
reg1_i[5] => logicout.IN0
reg1_i[5] => Selector253.IN5
reg1_i[5] => div_opdata1_o.DATAB
reg1_i[5] => div_opdata1_o.DATAB
reg1_i[5] => lo_o.DATAB
reg1_i[5] => hi_o.DATAB
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => arithres.OUTPUTSELECT
reg1_i[5] => Add1.IN59
reg1_i[6] => Add0.IN26
reg1_i[6] => opdata1_mult[6].DATAA
reg1_i[6] => Add6.IN26
reg1_i[6] => LessThan0.IN26
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => logicout.IN0
reg1_i[6] => logicout.IN0
reg1_i[6] => logicout.IN0
reg1_i[6] => Selector252.IN5
reg1_i[6] => div_opdata1_o.DATAB
reg1_i[6] => div_opdata1_o.DATAB
reg1_i[6] => lo_o.DATAB
reg1_i[6] => hi_o.DATAB
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => arithres.OUTPUTSELECT
reg1_i[6] => Add1.IN58
reg1_i[7] => Add0.IN25
reg1_i[7] => opdata1_mult[7].DATAA
reg1_i[7] => Add6.IN25
reg1_i[7] => LessThan0.IN25
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => logicout.IN0
reg1_i[7] => logicout.IN0
reg1_i[7] => logicout.IN0
reg1_i[7] => Selector251.IN5
reg1_i[7] => div_opdata1_o.DATAB
reg1_i[7] => div_opdata1_o.DATAB
reg1_i[7] => lo_o.DATAB
reg1_i[7] => hi_o.DATAB
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => arithres.OUTPUTSELECT
reg1_i[7] => Add1.IN57
reg1_i[8] => Add0.IN24
reg1_i[8] => opdata1_mult[8].DATAA
reg1_i[8] => Add6.IN24
reg1_i[8] => LessThan0.IN24
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => logicout.IN0
reg1_i[8] => logicout.IN0
reg1_i[8] => logicout.IN0
reg1_i[8] => Selector250.IN5
reg1_i[8] => div_opdata1_o.DATAB
reg1_i[8] => div_opdata1_o.DATAB
reg1_i[8] => lo_o.DATAB
reg1_i[8] => hi_o.DATAB
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => arithres.OUTPUTSELECT
reg1_i[8] => Add1.IN56
reg1_i[9] => Add0.IN23
reg1_i[9] => opdata1_mult[9].DATAA
reg1_i[9] => Add6.IN23
reg1_i[9] => LessThan0.IN23
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => logicout.IN0
reg1_i[9] => logicout.IN0
reg1_i[9] => logicout.IN0
reg1_i[9] => Selector249.IN5
reg1_i[9] => div_opdata1_o.DATAB
reg1_i[9] => div_opdata1_o.DATAB
reg1_i[9] => lo_o.DATAB
reg1_i[9] => hi_o.DATAB
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => arithres.OUTPUTSELECT
reg1_i[9] => Add1.IN55
reg1_i[10] => Add0.IN22
reg1_i[10] => opdata1_mult[10].DATAA
reg1_i[10] => Add6.IN22
reg1_i[10] => LessThan0.IN22
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => logicout.IN0
reg1_i[10] => logicout.IN0
reg1_i[10] => logicout.IN0
reg1_i[10] => Selector248.IN5
reg1_i[10] => div_opdata1_o.DATAB
reg1_i[10] => div_opdata1_o.DATAB
reg1_i[10] => lo_o.DATAB
reg1_i[10] => hi_o.DATAB
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => arithres.OUTPUTSELECT
reg1_i[10] => Add1.IN54
reg1_i[11] => Add0.IN21
reg1_i[11] => opdata1_mult[11].DATAA
reg1_i[11] => Add6.IN21
reg1_i[11] => LessThan0.IN21
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => logicout.IN0
reg1_i[11] => logicout.IN0
reg1_i[11] => logicout.IN0
reg1_i[11] => Selector247.IN5
reg1_i[11] => div_opdata1_o.DATAB
reg1_i[11] => div_opdata1_o.DATAB
reg1_i[11] => lo_o.DATAB
reg1_i[11] => hi_o.DATAB
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => arithres.OUTPUTSELECT
reg1_i[11] => Add1.IN53
reg1_i[12] => Add0.IN20
reg1_i[12] => opdata1_mult[12].DATAA
reg1_i[12] => Add6.IN20
reg1_i[12] => LessThan0.IN20
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => logicout.IN0
reg1_i[12] => logicout.IN0
reg1_i[12] => logicout.IN0
reg1_i[12] => Selector246.IN5
reg1_i[12] => div_opdata1_o.DATAB
reg1_i[12] => div_opdata1_o.DATAB
reg1_i[12] => lo_o.DATAB
reg1_i[12] => hi_o.DATAB
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => arithres.OUTPUTSELECT
reg1_i[12] => Add1.IN52
reg1_i[13] => Add0.IN19
reg1_i[13] => opdata1_mult[13].DATAA
reg1_i[13] => Add6.IN19
reg1_i[13] => LessThan0.IN19
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => logicout.IN0
reg1_i[13] => logicout.IN0
reg1_i[13] => logicout.IN0
reg1_i[13] => Selector245.IN5
reg1_i[13] => div_opdata1_o.DATAB
reg1_i[13] => div_opdata1_o.DATAB
reg1_i[13] => lo_o.DATAB
reg1_i[13] => hi_o.DATAB
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => arithres.OUTPUTSELECT
reg1_i[13] => Add1.IN51
reg1_i[14] => Add0.IN18
reg1_i[14] => opdata1_mult[14].DATAA
reg1_i[14] => Add6.IN18
reg1_i[14] => LessThan0.IN18
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => logicout.IN0
reg1_i[14] => logicout.IN0
reg1_i[14] => logicout.IN0
reg1_i[14] => Selector244.IN5
reg1_i[14] => div_opdata1_o.DATAB
reg1_i[14] => div_opdata1_o.DATAB
reg1_i[14] => lo_o.DATAB
reg1_i[14] => hi_o.DATAB
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => arithres.OUTPUTSELECT
reg1_i[14] => Add1.IN50
reg1_i[15] => Add0.IN17
reg1_i[15] => opdata1_mult[15].DATAA
reg1_i[15] => Add6.IN17
reg1_i[15] => LessThan0.IN17
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => logicout.IN0
reg1_i[15] => logicout.IN0
reg1_i[15] => logicout.IN0
reg1_i[15] => Selector243.IN5
reg1_i[15] => div_opdata1_o.DATAB
reg1_i[15] => div_opdata1_o.DATAB
reg1_i[15] => lo_o.DATAB
reg1_i[15] => hi_o.DATAB
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => arithres.OUTPUTSELECT
reg1_i[15] => Add1.IN49
reg1_i[16] => Add0.IN16
reg1_i[16] => opdata1_mult[16].DATAA
reg1_i[16] => Add6.IN16
reg1_i[16] => LessThan0.IN16
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => logicout.IN0
reg1_i[16] => logicout.IN0
reg1_i[16] => logicout.IN0
reg1_i[16] => Selector242.IN5
reg1_i[16] => div_opdata1_o.DATAB
reg1_i[16] => div_opdata1_o.DATAB
reg1_i[16] => lo_o.DATAB
reg1_i[16] => hi_o.DATAB
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => arithres.OUTPUTSELECT
reg1_i[16] => Add1.IN48
reg1_i[17] => Add0.IN15
reg1_i[17] => opdata1_mult[17].DATAA
reg1_i[17] => Add6.IN15
reg1_i[17] => LessThan0.IN15
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => logicout.IN0
reg1_i[17] => logicout.IN0
reg1_i[17] => logicout.IN0
reg1_i[17] => Selector241.IN5
reg1_i[17] => div_opdata1_o.DATAB
reg1_i[17] => div_opdata1_o.DATAB
reg1_i[17] => lo_o.DATAB
reg1_i[17] => hi_o.DATAB
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => arithres.OUTPUTSELECT
reg1_i[17] => Add1.IN47
reg1_i[18] => Add0.IN14
reg1_i[18] => opdata1_mult[18].DATAA
reg1_i[18] => Add6.IN14
reg1_i[18] => LessThan0.IN14
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => logicout.IN0
reg1_i[18] => logicout.IN0
reg1_i[18] => logicout.IN0
reg1_i[18] => Selector240.IN5
reg1_i[18] => div_opdata1_o.DATAB
reg1_i[18] => div_opdata1_o.DATAB
reg1_i[18] => lo_o.DATAB
reg1_i[18] => hi_o.DATAB
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => arithres.OUTPUTSELECT
reg1_i[18] => Add1.IN46
reg1_i[19] => Add0.IN13
reg1_i[19] => opdata1_mult[19].DATAA
reg1_i[19] => Add6.IN13
reg1_i[19] => LessThan0.IN13
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => logicout.IN0
reg1_i[19] => logicout.IN0
reg1_i[19] => logicout.IN0
reg1_i[19] => Selector239.IN5
reg1_i[19] => div_opdata1_o.DATAB
reg1_i[19] => div_opdata1_o.DATAB
reg1_i[19] => lo_o.DATAB
reg1_i[19] => hi_o.DATAB
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => arithres.OUTPUTSELECT
reg1_i[19] => Add1.IN45
reg1_i[20] => Add0.IN12
reg1_i[20] => opdata1_mult[20].DATAA
reg1_i[20] => Add6.IN12
reg1_i[20] => LessThan0.IN12
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => logicout.IN0
reg1_i[20] => logicout.IN0
reg1_i[20] => logicout.IN0
reg1_i[20] => Selector238.IN5
reg1_i[20] => div_opdata1_o.DATAB
reg1_i[20] => div_opdata1_o.DATAB
reg1_i[20] => lo_o.DATAB
reg1_i[20] => hi_o.DATAB
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => arithres.OUTPUTSELECT
reg1_i[20] => Add1.IN44
reg1_i[21] => Add0.IN11
reg1_i[21] => opdata1_mult[21].DATAA
reg1_i[21] => Add6.IN11
reg1_i[21] => LessThan0.IN11
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => logicout.IN0
reg1_i[21] => logicout.IN0
reg1_i[21] => logicout.IN0
reg1_i[21] => Selector237.IN5
reg1_i[21] => div_opdata1_o.DATAB
reg1_i[21] => div_opdata1_o.DATAB
reg1_i[21] => lo_o.DATAB
reg1_i[21] => hi_o.DATAB
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => arithres.OUTPUTSELECT
reg1_i[21] => Add1.IN43
reg1_i[22] => Add0.IN10
reg1_i[22] => opdata1_mult[22].DATAA
reg1_i[22] => Add6.IN10
reg1_i[22] => LessThan0.IN10
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => logicout.IN0
reg1_i[22] => logicout.IN0
reg1_i[22] => logicout.IN0
reg1_i[22] => Selector236.IN5
reg1_i[22] => div_opdata1_o.DATAB
reg1_i[22] => div_opdata1_o.DATAB
reg1_i[22] => lo_o.DATAB
reg1_i[22] => hi_o.DATAB
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => arithres.OUTPUTSELECT
reg1_i[22] => Add1.IN42
reg1_i[23] => Add0.IN9
reg1_i[23] => opdata1_mult[23].DATAA
reg1_i[23] => Add6.IN9
reg1_i[23] => LessThan0.IN9
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => logicout.IN0
reg1_i[23] => logicout.IN0
reg1_i[23] => logicout.IN0
reg1_i[23] => Selector235.IN5
reg1_i[23] => div_opdata1_o.DATAB
reg1_i[23] => div_opdata1_o.DATAB
reg1_i[23] => lo_o.DATAB
reg1_i[23] => hi_o.DATAB
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => arithres.OUTPUTSELECT
reg1_i[23] => Add1.IN41
reg1_i[24] => Add0.IN8
reg1_i[24] => opdata1_mult[24].DATAA
reg1_i[24] => Add6.IN8
reg1_i[24] => LessThan0.IN8
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => logicout.IN0
reg1_i[24] => logicout.IN0
reg1_i[24] => logicout.IN0
reg1_i[24] => Selector234.IN5
reg1_i[24] => div_opdata1_o.DATAB
reg1_i[24] => div_opdata1_o.DATAB
reg1_i[24] => lo_o.DATAB
reg1_i[24] => hi_o.DATAB
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => arithres.OUTPUTSELECT
reg1_i[24] => Add1.IN40
reg1_i[25] => Add0.IN7
reg1_i[25] => opdata1_mult[25].DATAA
reg1_i[25] => Add6.IN7
reg1_i[25] => LessThan0.IN7
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => logicout.IN0
reg1_i[25] => logicout.IN0
reg1_i[25] => logicout.IN0
reg1_i[25] => Selector233.IN5
reg1_i[25] => div_opdata1_o.DATAB
reg1_i[25] => div_opdata1_o.DATAB
reg1_i[25] => lo_o.DATAB
reg1_i[25] => hi_o.DATAB
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => arithres.OUTPUTSELECT
reg1_i[25] => Add1.IN39
reg1_i[26] => Add0.IN6
reg1_i[26] => opdata1_mult[26].DATAA
reg1_i[26] => Add6.IN6
reg1_i[26] => LessThan0.IN6
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => logicout.IN0
reg1_i[26] => logicout.IN0
reg1_i[26] => logicout.IN0
reg1_i[26] => Selector232.IN5
reg1_i[26] => div_opdata1_o.DATAB
reg1_i[26] => div_opdata1_o.DATAB
reg1_i[26] => lo_o.DATAB
reg1_i[26] => hi_o.DATAB
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => arithres.OUTPUTSELECT
reg1_i[26] => Add1.IN38
reg1_i[27] => Add0.IN5
reg1_i[27] => opdata1_mult[27].DATAA
reg1_i[27] => Add6.IN5
reg1_i[27] => LessThan0.IN5
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => logicout.IN0
reg1_i[27] => logicout.IN0
reg1_i[27] => logicout.IN0
reg1_i[27] => Selector231.IN5
reg1_i[27] => div_opdata1_o.DATAB
reg1_i[27] => div_opdata1_o.DATAB
reg1_i[27] => lo_o.DATAB
reg1_i[27] => hi_o.DATAB
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => arithres.OUTPUTSELECT
reg1_i[27] => Add1.IN37
reg1_i[28] => Add0.IN4
reg1_i[28] => opdata1_mult[28].DATAA
reg1_i[28] => Add6.IN4
reg1_i[28] => LessThan0.IN4
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => logicout.IN0
reg1_i[28] => logicout.IN0
reg1_i[28] => logicout.IN0
reg1_i[28] => Selector230.IN5
reg1_i[28] => div_opdata1_o.DATAB
reg1_i[28] => div_opdata1_o.DATAB
reg1_i[28] => lo_o.DATAB
reg1_i[28] => hi_o.DATAB
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => arithres.OUTPUTSELECT
reg1_i[28] => Add1.IN36
reg1_i[29] => Add0.IN3
reg1_i[29] => opdata1_mult[29].DATAA
reg1_i[29] => Add6.IN3
reg1_i[29] => LessThan0.IN3
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => logicout.IN0
reg1_i[29] => logicout.IN0
reg1_i[29] => logicout.IN0
reg1_i[29] => Selector229.IN5
reg1_i[29] => div_opdata1_o.DATAB
reg1_i[29] => div_opdata1_o.DATAB
reg1_i[29] => lo_o.DATAB
reg1_i[29] => hi_o.DATAB
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => arithres.OUTPUTSELECT
reg1_i[29] => Add1.IN35
reg1_i[30] => Add0.IN2
reg1_i[30] => opdata1_mult[30].DATAA
reg1_i[30] => Add6.IN2
reg1_i[30] => LessThan0.IN2
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => logicout.IN0
reg1_i[30] => logicout.IN0
reg1_i[30] => logicout.IN0
reg1_i[30] => Selector228.IN5
reg1_i[30] => div_opdata1_o.DATAB
reg1_i[30] => div_opdata1_o.DATAB
reg1_i[30] => lo_o.DATAB
reg1_i[30] => hi_o.DATAB
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => arithres.OUTPUTSELECT
reg1_i[30] => Add1.IN34
reg1_i[31] => Add0.IN1
reg1_i[31] => opdata1_mult.IN1
reg1_i[31] => opdata1_mult[31].DATAA
reg1_i[31] => always1.IN0
reg1_i[31] => Add6.IN1
reg1_i[31] => overflow.IN1
reg1_i[31] => reg1_lt_reg2.IN0
reg1_i[31] => LessThan0.IN1
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => logicout.IN0
reg1_i[31] => logicout.IN0
reg1_i[31] => Selector227.IN5
reg1_i[31] => div_opdata1_o.DATAB
reg1_i[31] => div_opdata1_o.DATAB
reg1_i[31] => lo_o.DATAB
reg1_i[31] => hi_o.DATAB
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => arithres.OUTPUTSELECT
reg1_i[31] => overflow.IN1
reg1_i[31] => Add1.IN33
reg1_i[31] => reg1_lt_reg2.IN0
reg2_i[0] => opdata2_mult[0].DATAA
reg2_i[0] => reg2_i_mux[0].DATAA
reg2_i[0] => LessThan0.IN64
reg2_i[0] => logicout.IN1
reg2_i[0] => logicout.IN1
reg2_i[0] => logicout.IN1
reg2_i[0] => ShiftLeft0.IN37
reg2_i[0] => ShiftRight0.IN37
reg2_i[0] => ShiftRight1.IN37
reg2_i[0] => div_opdata2_o.DATAB
reg2_i[0] => div_opdata2_o.DATAB
reg2_i[0] => reg2_o[0].DATAIN
reg2_i[0] => Add5.IN64
reg2_i[1] => opdata2_mult[1].DATAA
reg2_i[1] => reg2_i_mux[1].DATAA
reg2_i[1] => LessThan0.IN63
reg2_i[1] => logicout.IN1
reg2_i[1] => logicout.IN1
reg2_i[1] => logicout.IN1
reg2_i[1] => ShiftLeft0.IN36
reg2_i[1] => ShiftRight0.IN36
reg2_i[1] => ShiftRight1.IN36
reg2_i[1] => div_opdata2_o.DATAB
reg2_i[1] => div_opdata2_o.DATAB
reg2_i[1] => reg2_o[1].DATAIN
reg2_i[1] => Add5.IN63
reg2_i[2] => opdata2_mult[2].DATAA
reg2_i[2] => reg2_i_mux[2].DATAA
reg2_i[2] => LessThan0.IN62
reg2_i[2] => logicout.IN1
reg2_i[2] => logicout.IN1
reg2_i[2] => logicout.IN1
reg2_i[2] => ShiftLeft0.IN35
reg2_i[2] => ShiftRight0.IN35
reg2_i[2] => ShiftRight1.IN35
reg2_i[2] => div_opdata2_o.DATAB
reg2_i[2] => div_opdata2_o.DATAB
reg2_i[2] => reg2_o[2].DATAIN
reg2_i[2] => Add5.IN62
reg2_i[3] => opdata2_mult[3].DATAA
reg2_i[3] => reg2_i_mux[3].DATAA
reg2_i[3] => LessThan0.IN61
reg2_i[3] => logicout.IN1
reg2_i[3] => logicout.IN1
reg2_i[3] => logicout.IN1
reg2_i[3] => ShiftLeft0.IN34
reg2_i[3] => ShiftRight0.IN34
reg2_i[3] => ShiftRight1.IN34
reg2_i[3] => div_opdata2_o.DATAB
reg2_i[3] => div_opdata2_o.DATAB
reg2_i[3] => reg2_o[3].DATAIN
reg2_i[3] => Add5.IN61
reg2_i[4] => opdata2_mult[4].DATAA
reg2_i[4] => reg2_i_mux[4].DATAA
reg2_i[4] => LessThan0.IN60
reg2_i[4] => logicout.IN1
reg2_i[4] => logicout.IN1
reg2_i[4] => logicout.IN1
reg2_i[4] => ShiftLeft0.IN33
reg2_i[4] => ShiftRight0.IN33
reg2_i[4] => ShiftRight1.IN33
reg2_i[4] => div_opdata2_o.DATAB
reg2_i[4] => div_opdata2_o.DATAB
reg2_i[4] => reg2_o[4].DATAIN
reg2_i[4] => Add5.IN60
reg2_i[5] => opdata2_mult[5].DATAA
reg2_i[5] => reg2_i_mux[5].DATAA
reg2_i[5] => LessThan0.IN59
reg2_i[5] => logicout.IN1
reg2_i[5] => logicout.IN1
reg2_i[5] => logicout.IN1
reg2_i[5] => ShiftLeft0.IN32
reg2_i[5] => ShiftRight0.IN32
reg2_i[5] => ShiftRight1.IN32
reg2_i[5] => div_opdata2_o.DATAB
reg2_i[5] => div_opdata2_o.DATAB
reg2_i[5] => reg2_o[5].DATAIN
reg2_i[5] => Add5.IN59
reg2_i[6] => opdata2_mult[6].DATAA
reg2_i[6] => reg2_i_mux[6].DATAA
reg2_i[6] => LessThan0.IN58
reg2_i[6] => logicout.IN1
reg2_i[6] => logicout.IN1
reg2_i[6] => logicout.IN1
reg2_i[6] => ShiftLeft0.IN31
reg2_i[6] => ShiftRight0.IN31
reg2_i[6] => ShiftRight1.IN31
reg2_i[6] => div_opdata2_o.DATAB
reg2_i[6] => div_opdata2_o.DATAB
reg2_i[6] => reg2_o[6].DATAIN
reg2_i[6] => Add5.IN58
reg2_i[7] => opdata2_mult[7].DATAA
reg2_i[7] => reg2_i_mux[7].DATAA
reg2_i[7] => LessThan0.IN57
reg2_i[7] => logicout.IN1
reg2_i[7] => logicout.IN1
reg2_i[7] => logicout.IN1
reg2_i[7] => ShiftLeft0.IN30
reg2_i[7] => ShiftRight0.IN30
reg2_i[7] => ShiftRight1.IN30
reg2_i[7] => div_opdata2_o.DATAB
reg2_i[7] => div_opdata2_o.DATAB
reg2_i[7] => reg2_o[7].DATAIN
reg2_i[7] => Add5.IN57
reg2_i[8] => opdata2_mult[8].DATAA
reg2_i[8] => reg2_i_mux[8].DATAA
reg2_i[8] => LessThan0.IN56
reg2_i[8] => logicout.IN1
reg2_i[8] => logicout.IN1
reg2_i[8] => logicout.IN1
reg2_i[8] => ShiftLeft0.IN29
reg2_i[8] => ShiftRight0.IN29
reg2_i[8] => ShiftRight1.IN29
reg2_i[8] => div_opdata2_o.DATAB
reg2_i[8] => div_opdata2_o.DATAB
reg2_i[8] => reg2_o[8].DATAIN
reg2_i[8] => Add5.IN56
reg2_i[9] => opdata2_mult[9].DATAA
reg2_i[9] => reg2_i_mux[9].DATAA
reg2_i[9] => LessThan0.IN55
reg2_i[9] => logicout.IN1
reg2_i[9] => logicout.IN1
reg2_i[9] => logicout.IN1
reg2_i[9] => ShiftLeft0.IN28
reg2_i[9] => ShiftRight0.IN28
reg2_i[9] => ShiftRight1.IN28
reg2_i[9] => div_opdata2_o.DATAB
reg2_i[9] => div_opdata2_o.DATAB
reg2_i[9] => reg2_o[9].DATAIN
reg2_i[9] => Add5.IN55
reg2_i[10] => opdata2_mult[10].DATAA
reg2_i[10] => reg2_i_mux[10].DATAA
reg2_i[10] => LessThan0.IN54
reg2_i[10] => logicout.IN1
reg2_i[10] => logicout.IN1
reg2_i[10] => logicout.IN1
reg2_i[10] => ShiftLeft0.IN27
reg2_i[10] => ShiftRight0.IN27
reg2_i[10] => ShiftRight1.IN27
reg2_i[10] => div_opdata2_o.DATAB
reg2_i[10] => div_opdata2_o.DATAB
reg2_i[10] => reg2_o[10].DATAIN
reg2_i[10] => Add5.IN54
reg2_i[11] => opdata2_mult[11].DATAA
reg2_i[11] => reg2_i_mux[11].DATAA
reg2_i[11] => LessThan0.IN53
reg2_i[11] => logicout.IN1
reg2_i[11] => logicout.IN1
reg2_i[11] => logicout.IN1
reg2_i[11] => ShiftLeft0.IN26
reg2_i[11] => ShiftRight0.IN26
reg2_i[11] => ShiftRight1.IN26
reg2_i[11] => div_opdata2_o.DATAB
reg2_i[11] => div_opdata2_o.DATAB
reg2_i[11] => reg2_o[11].DATAIN
reg2_i[11] => Add5.IN53
reg2_i[12] => opdata2_mult[12].DATAA
reg2_i[12] => reg2_i_mux[12].DATAA
reg2_i[12] => LessThan0.IN52
reg2_i[12] => logicout.IN1
reg2_i[12] => logicout.IN1
reg2_i[12] => logicout.IN1
reg2_i[12] => ShiftLeft0.IN25
reg2_i[12] => ShiftRight0.IN25
reg2_i[12] => ShiftRight1.IN25
reg2_i[12] => div_opdata2_o.DATAB
reg2_i[12] => div_opdata2_o.DATAB
reg2_i[12] => reg2_o[12].DATAIN
reg2_i[12] => Add5.IN52
reg2_i[13] => opdata2_mult[13].DATAA
reg2_i[13] => reg2_i_mux[13].DATAA
reg2_i[13] => LessThan0.IN51
reg2_i[13] => logicout.IN1
reg2_i[13] => logicout.IN1
reg2_i[13] => logicout.IN1
reg2_i[13] => ShiftLeft0.IN24
reg2_i[13] => ShiftRight0.IN24
reg2_i[13] => ShiftRight1.IN24
reg2_i[13] => div_opdata2_o.DATAB
reg2_i[13] => div_opdata2_o.DATAB
reg2_i[13] => reg2_o[13].DATAIN
reg2_i[13] => Add5.IN51
reg2_i[14] => opdata2_mult[14].DATAA
reg2_i[14] => reg2_i_mux[14].DATAA
reg2_i[14] => LessThan0.IN50
reg2_i[14] => logicout.IN1
reg2_i[14] => logicout.IN1
reg2_i[14] => logicout.IN1
reg2_i[14] => ShiftLeft0.IN23
reg2_i[14] => ShiftRight0.IN23
reg2_i[14] => ShiftRight1.IN23
reg2_i[14] => div_opdata2_o.DATAB
reg2_i[14] => div_opdata2_o.DATAB
reg2_i[14] => reg2_o[14].DATAIN
reg2_i[14] => Add5.IN50
reg2_i[15] => opdata2_mult[15].DATAA
reg2_i[15] => reg2_i_mux[15].DATAA
reg2_i[15] => LessThan0.IN49
reg2_i[15] => logicout.IN1
reg2_i[15] => logicout.IN1
reg2_i[15] => logicout.IN1
reg2_i[15] => ShiftLeft0.IN22
reg2_i[15] => ShiftRight0.IN22
reg2_i[15] => ShiftRight1.IN22
reg2_i[15] => div_opdata2_o.DATAB
reg2_i[15] => div_opdata2_o.DATAB
reg2_i[15] => reg2_o[15].DATAIN
reg2_i[15] => Add5.IN49
reg2_i[16] => opdata2_mult[16].DATAA
reg2_i[16] => reg2_i_mux[16].DATAA
reg2_i[16] => LessThan0.IN48
reg2_i[16] => logicout.IN1
reg2_i[16] => logicout.IN1
reg2_i[16] => logicout.IN1
reg2_i[16] => ShiftLeft0.IN21
reg2_i[16] => ShiftRight0.IN21
reg2_i[16] => ShiftRight1.IN21
reg2_i[16] => div_opdata2_o.DATAB
reg2_i[16] => div_opdata2_o.DATAB
reg2_i[16] => reg2_o[16].DATAIN
reg2_i[16] => Add5.IN48
reg2_i[17] => opdata2_mult[17].DATAA
reg2_i[17] => reg2_i_mux[17].DATAA
reg2_i[17] => LessThan0.IN47
reg2_i[17] => logicout.IN1
reg2_i[17] => logicout.IN1
reg2_i[17] => logicout.IN1
reg2_i[17] => ShiftLeft0.IN20
reg2_i[17] => ShiftRight0.IN20
reg2_i[17] => ShiftRight1.IN20
reg2_i[17] => div_opdata2_o.DATAB
reg2_i[17] => div_opdata2_o.DATAB
reg2_i[17] => reg2_o[17].DATAIN
reg2_i[17] => Add5.IN47
reg2_i[18] => opdata2_mult[18].DATAA
reg2_i[18] => reg2_i_mux[18].DATAA
reg2_i[18] => LessThan0.IN46
reg2_i[18] => logicout.IN1
reg2_i[18] => logicout.IN1
reg2_i[18] => logicout.IN1
reg2_i[18] => ShiftLeft0.IN19
reg2_i[18] => ShiftRight0.IN19
reg2_i[18] => ShiftRight1.IN19
reg2_i[18] => div_opdata2_o.DATAB
reg2_i[18] => div_opdata2_o.DATAB
reg2_i[18] => reg2_o[18].DATAIN
reg2_i[18] => Add5.IN46
reg2_i[19] => opdata2_mult[19].DATAA
reg2_i[19] => reg2_i_mux[19].DATAA
reg2_i[19] => LessThan0.IN45
reg2_i[19] => logicout.IN1
reg2_i[19] => logicout.IN1
reg2_i[19] => logicout.IN1
reg2_i[19] => ShiftLeft0.IN18
reg2_i[19] => ShiftRight0.IN18
reg2_i[19] => ShiftRight1.IN18
reg2_i[19] => div_opdata2_o.DATAB
reg2_i[19] => div_opdata2_o.DATAB
reg2_i[19] => reg2_o[19].DATAIN
reg2_i[19] => Add5.IN45
reg2_i[20] => opdata2_mult[20].DATAA
reg2_i[20] => reg2_i_mux[20].DATAA
reg2_i[20] => LessThan0.IN44
reg2_i[20] => logicout.IN1
reg2_i[20] => logicout.IN1
reg2_i[20] => logicout.IN1
reg2_i[20] => ShiftLeft0.IN17
reg2_i[20] => ShiftRight0.IN17
reg2_i[20] => ShiftRight1.IN17
reg2_i[20] => div_opdata2_o.DATAB
reg2_i[20] => div_opdata2_o.DATAB
reg2_i[20] => reg2_o[20].DATAIN
reg2_i[20] => Add5.IN44
reg2_i[21] => opdata2_mult[21].DATAA
reg2_i[21] => reg2_i_mux[21].DATAA
reg2_i[21] => LessThan0.IN43
reg2_i[21] => logicout.IN1
reg2_i[21] => logicout.IN1
reg2_i[21] => logicout.IN1
reg2_i[21] => ShiftLeft0.IN16
reg2_i[21] => ShiftRight0.IN16
reg2_i[21] => ShiftRight1.IN16
reg2_i[21] => div_opdata2_o.DATAB
reg2_i[21] => div_opdata2_o.DATAB
reg2_i[21] => reg2_o[21].DATAIN
reg2_i[21] => Add5.IN43
reg2_i[22] => opdata2_mult[22].DATAA
reg2_i[22] => reg2_i_mux[22].DATAA
reg2_i[22] => LessThan0.IN42
reg2_i[22] => logicout.IN1
reg2_i[22] => logicout.IN1
reg2_i[22] => logicout.IN1
reg2_i[22] => ShiftLeft0.IN15
reg2_i[22] => ShiftRight0.IN15
reg2_i[22] => ShiftRight1.IN15
reg2_i[22] => div_opdata2_o.DATAB
reg2_i[22] => div_opdata2_o.DATAB
reg2_i[22] => reg2_o[22].DATAIN
reg2_i[22] => Add5.IN42
reg2_i[23] => opdata2_mult[23].DATAA
reg2_i[23] => reg2_i_mux[23].DATAA
reg2_i[23] => LessThan0.IN41
reg2_i[23] => logicout.IN1
reg2_i[23] => logicout.IN1
reg2_i[23] => logicout.IN1
reg2_i[23] => ShiftLeft0.IN14
reg2_i[23] => ShiftRight0.IN14
reg2_i[23] => ShiftRight1.IN14
reg2_i[23] => div_opdata2_o.DATAB
reg2_i[23] => div_opdata2_o.DATAB
reg2_i[23] => reg2_o[23].DATAIN
reg2_i[23] => Add5.IN41
reg2_i[24] => opdata2_mult[24].DATAA
reg2_i[24] => reg2_i_mux[24].DATAA
reg2_i[24] => LessThan0.IN40
reg2_i[24] => logicout.IN1
reg2_i[24] => logicout.IN1
reg2_i[24] => logicout.IN1
reg2_i[24] => ShiftLeft0.IN13
reg2_i[24] => ShiftRight0.IN13
reg2_i[24] => ShiftRight1.IN13
reg2_i[24] => div_opdata2_o.DATAB
reg2_i[24] => div_opdata2_o.DATAB
reg2_i[24] => reg2_o[24].DATAIN
reg2_i[24] => Add5.IN40
reg2_i[25] => opdata2_mult[25].DATAA
reg2_i[25] => reg2_i_mux[25].DATAA
reg2_i[25] => LessThan0.IN39
reg2_i[25] => logicout.IN1
reg2_i[25] => logicout.IN1
reg2_i[25] => logicout.IN1
reg2_i[25] => ShiftLeft0.IN12
reg2_i[25] => ShiftRight0.IN12
reg2_i[25] => ShiftRight1.IN12
reg2_i[25] => div_opdata2_o.DATAB
reg2_i[25] => div_opdata2_o.DATAB
reg2_i[25] => reg2_o[25].DATAIN
reg2_i[25] => Add5.IN39
reg2_i[26] => opdata2_mult[26].DATAA
reg2_i[26] => reg2_i_mux[26].DATAA
reg2_i[26] => LessThan0.IN38
reg2_i[26] => logicout.IN1
reg2_i[26] => logicout.IN1
reg2_i[26] => logicout.IN1
reg2_i[26] => ShiftLeft0.IN11
reg2_i[26] => ShiftRight0.IN11
reg2_i[26] => ShiftRight1.IN11
reg2_i[26] => div_opdata2_o.DATAB
reg2_i[26] => div_opdata2_o.DATAB
reg2_i[26] => reg2_o[26].DATAIN
reg2_i[26] => Add5.IN38
reg2_i[27] => opdata2_mult[27].DATAA
reg2_i[27] => reg2_i_mux[27].DATAA
reg2_i[27] => LessThan0.IN37
reg2_i[27] => logicout.IN1
reg2_i[27] => logicout.IN1
reg2_i[27] => logicout.IN1
reg2_i[27] => ShiftLeft0.IN10
reg2_i[27] => ShiftRight0.IN10
reg2_i[27] => ShiftRight1.IN10
reg2_i[27] => div_opdata2_o.DATAB
reg2_i[27] => div_opdata2_o.DATAB
reg2_i[27] => reg2_o[27].DATAIN
reg2_i[27] => Add5.IN37
reg2_i[28] => opdata2_mult[28].DATAA
reg2_i[28] => reg2_i_mux[28].DATAA
reg2_i[28] => LessThan0.IN36
reg2_i[28] => logicout.IN1
reg2_i[28] => logicout.IN1
reg2_i[28] => logicout.IN1
reg2_i[28] => ShiftLeft0.IN9
reg2_i[28] => ShiftRight0.IN9
reg2_i[28] => ShiftRight1.IN9
reg2_i[28] => div_opdata2_o.DATAB
reg2_i[28] => div_opdata2_o.DATAB
reg2_i[28] => reg2_o[28].DATAIN
reg2_i[28] => Add5.IN36
reg2_i[29] => opdata2_mult[29].DATAA
reg2_i[29] => reg2_i_mux[29].DATAA
reg2_i[29] => LessThan0.IN35
reg2_i[29] => logicout.IN1
reg2_i[29] => logicout.IN1
reg2_i[29] => logicout.IN1
reg2_i[29] => ShiftLeft0.IN8
reg2_i[29] => ShiftRight0.IN8
reg2_i[29] => ShiftRight1.IN8
reg2_i[29] => div_opdata2_o.DATAB
reg2_i[29] => div_opdata2_o.DATAB
reg2_i[29] => reg2_o[29].DATAIN
reg2_i[29] => Add5.IN35
reg2_i[30] => opdata2_mult[30].DATAA
reg2_i[30] => reg2_i_mux[30].DATAA
reg2_i[30] => LessThan0.IN34
reg2_i[30] => logicout.IN1
reg2_i[30] => logicout.IN1
reg2_i[30] => logicout.IN1
reg2_i[30] => ShiftLeft0.IN7
reg2_i[30] => ShiftRight0.IN7
reg2_i[30] => ShiftRight1.IN7
reg2_i[30] => div_opdata2_o.DATAB
reg2_i[30] => div_opdata2_o.DATAB
reg2_i[30] => reg2_o[30].DATAIN
reg2_i[30] => Add5.IN34
reg2_i[31] => opdata2_mult.IN1
reg2_i[31] => opdata2_mult[31].DATAA
reg2_i[31] => always1.IN1
reg2_i[31] => reg2_i_mux[31].DATAA
reg2_i[31] => LessThan0.IN33
reg2_i[31] => logicout.IN1
reg2_i[31] => logicout.IN1
reg2_i[31] => ShiftLeft0.IN6
reg2_i[31] => ShiftRight0.IN6
reg2_i[31] => ShiftRight1.IN5
reg2_i[31] => ShiftRight1.IN6
reg2_i[31] => div_opdata2_o.DATAB
reg2_i[31] => div_opdata2_o.DATAB
reg2_i[31] => reg2_o[31].DATAIN
reg2_i[31] => Add5.IN33
reg2_i[31] => reg1_lt_reg2.IN1
reg2_i[31] => reg1_lt_reg2.IN1
wd_i[0] => wd_o[0].DATAIN
wd_i[1] => wd_o[1].DATAIN
wd_i[2] => wd_o[2].DATAIN
wd_i[3] => wd_o[3].DATAIN
wd_i[4] => wd_o[4].DATAIN
wreg_i => wreg_o.DATAA
inst_i[0] => Add0.IN64
inst_i[1] => Add0.IN63
inst_i[2] => Add0.IN62
inst_i[3] => Add0.IN61
inst_i[4] => Add0.IN60
inst_i[5] => Add0.IN59
inst_i[6] => Add0.IN58
inst_i[7] => Add0.IN57
inst_i[8] => Add0.IN56
inst_i[9] => Add0.IN55
inst_i[10] => Add0.IN54
inst_i[11] => Add0.IN53
inst_i[12] => Add0.IN52
inst_i[13] => Add0.IN51
inst_i[14] => Add0.IN50
inst_i[15] => Add0.IN33
inst_i[15] => Add0.IN34
inst_i[15] => Add0.IN35
inst_i[15] => Add0.IN36
inst_i[15] => Add0.IN37
inst_i[15] => Add0.IN38
inst_i[15] => Add0.IN39
inst_i[15] => Add0.IN40
inst_i[15] => Add0.IN41
inst_i[15] => Add0.IN42
inst_i[15] => Add0.IN43
inst_i[15] => Add0.IN44
inst_i[15] => Add0.IN45
inst_i[15] => Add0.IN46
inst_i[15] => Add0.IN47
inst_i[15] => Add0.IN48
inst_i[15] => Add0.IN49
inst_i[16] => ~NO_FANOUT~
inst_i[17] => ~NO_FANOUT~
inst_i[18] => ~NO_FANOUT~
inst_i[19] => ~NO_FANOUT~
inst_i[20] => ~NO_FANOUT~
inst_i[21] => ~NO_FANOUT~
inst_i[22] => ~NO_FANOUT~
inst_i[23] => ~NO_FANOUT~
inst_i[24] => ~NO_FANOUT~
inst_i[25] => ~NO_FANOUT~
inst_i[26] => ~NO_FANOUT~
inst_i[27] => ~NO_FANOUT~
inst_i[28] => ~NO_FANOUT~
inst_i[29] => ~NO_FANOUT~
inst_i[30] => ~NO_FANOUT~
inst_i[31] => ~NO_FANOUT~
wd_o[0] <= wd_i[0].DB_MAX_OUTPUT_PORT_TYPE
wd_o[1] <= wd_i[1].DB_MAX_OUTPUT_PORT_TYPE
wd_o[2] <= wd_i[2].DB_MAX_OUTPUT_PORT_TYPE
wd_o[3] <= wd_i[3].DB_MAX_OUTPUT_PORT_TYPE
wd_o[4] <= wd_i[4].DB_MAX_OUTPUT_PORT_TYPE
wreg_o <= wreg_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
hi_i[0] => HI.DATAA
hi_i[1] => HI.DATAA
hi_i[2] => HI.DATAA
hi_i[3] => HI.DATAA
hi_i[4] => HI.DATAA
hi_i[5] => HI.DATAA
hi_i[6] => HI.DATAA
hi_i[7] => HI.DATAA
hi_i[8] => HI.DATAA
hi_i[9] => HI.DATAA
hi_i[10] => HI.DATAA
hi_i[11] => HI.DATAA
hi_i[12] => HI.DATAA
hi_i[13] => HI.DATAA
hi_i[14] => HI.DATAA
hi_i[15] => HI.DATAA
hi_i[16] => HI.DATAA
hi_i[17] => HI.DATAA
hi_i[18] => HI.DATAA
hi_i[19] => HI.DATAA
hi_i[20] => HI.DATAA
hi_i[21] => HI.DATAA
hi_i[22] => HI.DATAA
hi_i[23] => HI.DATAA
hi_i[24] => HI.DATAA
hi_i[25] => HI.DATAA
hi_i[26] => HI.DATAA
hi_i[27] => HI.DATAA
hi_i[28] => HI.DATAA
hi_i[29] => HI.DATAA
hi_i[30] => HI.DATAA
hi_i[31] => HI.DATAA
lo_i[0] => LO.DATAA
lo_i[1] => LO.DATAA
lo_i[2] => LO.DATAA
lo_i[3] => LO.DATAA
lo_i[4] => LO.DATAA
lo_i[5] => LO.DATAA
lo_i[6] => LO.DATAA
lo_i[7] => LO.DATAA
lo_i[8] => LO.DATAA
lo_i[9] => LO.DATAA
lo_i[10] => LO.DATAA
lo_i[11] => LO.DATAA
lo_i[12] => LO.DATAA
lo_i[13] => LO.DATAA
lo_i[14] => LO.DATAA
lo_i[15] => LO.DATAA
lo_i[16] => LO.DATAA
lo_i[17] => LO.DATAA
lo_i[18] => LO.DATAA
lo_i[19] => LO.DATAA
lo_i[20] => LO.DATAA
lo_i[21] => LO.DATAA
lo_i[22] => LO.DATAA
lo_i[23] => LO.DATAA
lo_i[24] => LO.DATAA
lo_i[25] => LO.DATAA
lo_i[26] => LO.DATAA
lo_i[27] => LO.DATAA
lo_i[28] => LO.DATAA
lo_i[29] => LO.DATAA
lo_i[30] => LO.DATAA
lo_i[31] => LO.DATAA
hi_o[0] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[1] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[2] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[3] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[4] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[5] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[6] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[7] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[8] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[9] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[10] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[11] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[12] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[13] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[14] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[15] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[16] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[17] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[18] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[19] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[20] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[21] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[22] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[23] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[24] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[25] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[26] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[27] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[28] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[29] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[30] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[31] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[0] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[1] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[2] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[3] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[4] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[5] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[6] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[7] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[8] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[9] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[10] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[11] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[12] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[13] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[14] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[15] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[16] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[17] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[18] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[19] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[20] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[21] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[22] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[23] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[24] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[25] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[26] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[27] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[28] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[29] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[30] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[31] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
whilo_o <= whilo_o.DB_MAX_OUTPUT_PORT_TYPE
wb_hi_i[0] => HI.DATAB
wb_hi_i[1] => HI.DATAB
wb_hi_i[2] => HI.DATAB
wb_hi_i[3] => HI.DATAB
wb_hi_i[4] => HI.DATAB
wb_hi_i[5] => HI.DATAB
wb_hi_i[6] => HI.DATAB
wb_hi_i[7] => HI.DATAB
wb_hi_i[8] => HI.DATAB
wb_hi_i[9] => HI.DATAB
wb_hi_i[10] => HI.DATAB
wb_hi_i[11] => HI.DATAB
wb_hi_i[12] => HI.DATAB
wb_hi_i[13] => HI.DATAB
wb_hi_i[14] => HI.DATAB
wb_hi_i[15] => HI.DATAB
wb_hi_i[16] => HI.DATAB
wb_hi_i[17] => HI.DATAB
wb_hi_i[18] => HI.DATAB
wb_hi_i[19] => HI.DATAB
wb_hi_i[20] => HI.DATAB
wb_hi_i[21] => HI.DATAB
wb_hi_i[22] => HI.DATAB
wb_hi_i[23] => HI.DATAB
wb_hi_i[24] => HI.DATAB
wb_hi_i[25] => HI.DATAB
wb_hi_i[26] => HI.DATAB
wb_hi_i[27] => HI.DATAB
wb_hi_i[28] => HI.DATAB
wb_hi_i[29] => HI.DATAB
wb_hi_i[30] => HI.DATAB
wb_hi_i[31] => HI.DATAB
wb_lo_i[0] => LO.DATAB
wb_lo_i[1] => LO.DATAB
wb_lo_i[2] => LO.DATAB
wb_lo_i[3] => LO.DATAB
wb_lo_i[4] => LO.DATAB
wb_lo_i[5] => LO.DATAB
wb_lo_i[6] => LO.DATAB
wb_lo_i[7] => LO.DATAB
wb_lo_i[8] => LO.DATAB
wb_lo_i[9] => LO.DATAB
wb_lo_i[10] => LO.DATAB
wb_lo_i[11] => LO.DATAB
wb_lo_i[12] => LO.DATAB
wb_lo_i[13] => LO.DATAB
wb_lo_i[14] => LO.DATAB
wb_lo_i[15] => LO.DATAB
wb_lo_i[16] => LO.DATAB
wb_lo_i[17] => LO.DATAB
wb_lo_i[18] => LO.DATAB
wb_lo_i[19] => LO.DATAB
wb_lo_i[20] => LO.DATAB
wb_lo_i[21] => LO.DATAB
wb_lo_i[22] => LO.DATAB
wb_lo_i[23] => LO.DATAB
wb_lo_i[24] => LO.DATAB
wb_lo_i[25] => LO.DATAB
wb_lo_i[26] => LO.DATAB
wb_lo_i[27] => LO.DATAB
wb_lo_i[28] => LO.DATAB
wb_lo_i[29] => LO.DATAB
wb_lo_i[30] => LO.DATAB
wb_lo_i[31] => LO.DATAB
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => HI.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
wb_whilo_i => LO.OUTPUTSELECT
mem_hi_i[0] => HI.DATAB
mem_hi_i[1] => HI.DATAB
mem_hi_i[2] => HI.DATAB
mem_hi_i[3] => HI.DATAB
mem_hi_i[4] => HI.DATAB
mem_hi_i[5] => HI.DATAB
mem_hi_i[6] => HI.DATAB
mem_hi_i[7] => HI.DATAB
mem_hi_i[8] => HI.DATAB
mem_hi_i[9] => HI.DATAB
mem_hi_i[10] => HI.DATAB
mem_hi_i[11] => HI.DATAB
mem_hi_i[12] => HI.DATAB
mem_hi_i[13] => HI.DATAB
mem_hi_i[14] => HI.DATAB
mem_hi_i[15] => HI.DATAB
mem_hi_i[16] => HI.DATAB
mem_hi_i[17] => HI.DATAB
mem_hi_i[18] => HI.DATAB
mem_hi_i[19] => HI.DATAB
mem_hi_i[20] => HI.DATAB
mem_hi_i[21] => HI.DATAB
mem_hi_i[22] => HI.DATAB
mem_hi_i[23] => HI.DATAB
mem_hi_i[24] => HI.DATAB
mem_hi_i[25] => HI.DATAB
mem_hi_i[26] => HI.DATAB
mem_hi_i[27] => HI.DATAB
mem_hi_i[28] => HI.DATAB
mem_hi_i[29] => HI.DATAB
mem_hi_i[30] => HI.DATAB
mem_hi_i[31] => HI.DATAB
mem_lo_i[0] => LO.DATAB
mem_lo_i[1] => LO.DATAB
mem_lo_i[2] => LO.DATAB
mem_lo_i[3] => LO.DATAB
mem_lo_i[4] => LO.DATAB
mem_lo_i[5] => LO.DATAB
mem_lo_i[6] => LO.DATAB
mem_lo_i[7] => LO.DATAB
mem_lo_i[8] => LO.DATAB
mem_lo_i[9] => LO.DATAB
mem_lo_i[10] => LO.DATAB
mem_lo_i[11] => LO.DATAB
mem_lo_i[12] => LO.DATAB
mem_lo_i[13] => LO.DATAB
mem_lo_i[14] => LO.DATAB
mem_lo_i[15] => LO.DATAB
mem_lo_i[16] => LO.DATAB
mem_lo_i[17] => LO.DATAB
mem_lo_i[18] => LO.DATAB
mem_lo_i[19] => LO.DATAB
mem_lo_i[20] => LO.DATAB
mem_lo_i[21] => LO.DATAB
mem_lo_i[22] => LO.DATAB
mem_lo_i[23] => LO.DATAB
mem_lo_i[24] => LO.DATAB
mem_lo_i[25] => LO.DATAB
mem_lo_i[26] => LO.DATAB
mem_lo_i[27] => LO.DATAB
mem_lo_i[28] => LO.DATAB
mem_lo_i[29] => LO.DATAB
mem_lo_i[30] => LO.DATAB
mem_lo_i[31] => LO.DATAB
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => HI.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
mem_whilo_i => LO.OUTPUTSELECT
hilo_temp_i[0] => Add4.IN64
hilo_temp_i[1] => Add4.IN63
hilo_temp_i[2] => Add4.IN62
hilo_temp_i[3] => Add4.IN61
hilo_temp_i[4] => Add4.IN60
hilo_temp_i[5] => Add4.IN59
hilo_temp_i[6] => Add4.IN58
hilo_temp_i[7] => Add4.IN57
hilo_temp_i[8] => Add4.IN56
hilo_temp_i[9] => Add4.IN55
hilo_temp_i[10] => Add4.IN54
hilo_temp_i[11] => Add4.IN53
hilo_temp_i[12] => Add4.IN52
hilo_temp_i[13] => Add4.IN51
hilo_temp_i[14] => Add4.IN50
hilo_temp_i[15] => Add4.IN49
hilo_temp_i[16] => Add4.IN48
hilo_temp_i[17] => Add4.IN47
hilo_temp_i[18] => Add4.IN46
hilo_temp_i[19] => Add4.IN45
hilo_temp_i[20] => Add4.IN44
hilo_temp_i[21] => Add4.IN43
hilo_temp_i[22] => Add4.IN42
hilo_temp_i[23] => Add4.IN41
hilo_temp_i[24] => Add4.IN40
hilo_temp_i[25] => Add4.IN39
hilo_temp_i[26] => Add4.IN38
hilo_temp_i[27] => Add4.IN37
hilo_temp_i[28] => Add4.IN36
hilo_temp_i[29] => Add4.IN35
hilo_temp_i[30] => Add4.IN34
hilo_temp_i[31] => Add4.IN33
hilo_temp_i[32] => Add4.IN32
hilo_temp_i[33] => Add4.IN31
hilo_temp_i[34] => Add4.IN30
hilo_temp_i[35] => Add4.IN29
hilo_temp_i[36] => Add4.IN28
hilo_temp_i[37] => Add4.IN27
hilo_temp_i[38] => Add4.IN26
hilo_temp_i[39] => Add4.IN25
hilo_temp_i[40] => Add4.IN24
hilo_temp_i[41] => Add4.IN23
hilo_temp_i[42] => Add4.IN22
hilo_temp_i[43] => Add4.IN21
hilo_temp_i[44] => Add4.IN20
hilo_temp_i[45] => Add4.IN19
hilo_temp_i[46] => Add4.IN18
hilo_temp_i[47] => Add4.IN17
hilo_temp_i[48] => Add4.IN16
hilo_temp_i[49] => Add4.IN15
hilo_temp_i[50] => Add4.IN14
hilo_temp_i[51] => Add4.IN13
hilo_temp_i[52] => Add4.IN12
hilo_temp_i[53] => Add4.IN11
hilo_temp_i[54] => Add4.IN10
hilo_temp_i[55] => Add4.IN9
hilo_temp_i[56] => Add4.IN8
hilo_temp_i[57] => Add4.IN7
hilo_temp_i[58] => Add4.IN6
hilo_temp_i[59] => Add4.IN5
hilo_temp_i[60] => Add4.IN4
hilo_temp_i[61] => Add4.IN3
hilo_temp_i[62] => Add4.IN2
hilo_temp_i[63] => Add4.IN1
cnt_i[0] => Equal4.IN1
cnt_i[0] => Equal5.IN0
cnt_i[1] => Equal4.IN0
cnt_i[1] => Equal5.IN1
hilo_temp_o[0] <= hilo_temp_o[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[1] <= hilo_temp_o[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[2] <= hilo_temp_o[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[3] <= hilo_temp_o[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[4] <= hilo_temp_o[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[5] <= hilo_temp_o[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[6] <= hilo_temp_o[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[7] <= hilo_temp_o[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[8] <= hilo_temp_o[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[9] <= hilo_temp_o[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[10] <= hilo_temp_o[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[11] <= hilo_temp_o[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[12] <= hilo_temp_o[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[13] <= hilo_temp_o[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[14] <= hilo_temp_o[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[15] <= hilo_temp_o[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[16] <= hilo_temp_o[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[17] <= hilo_temp_o[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[18] <= hilo_temp_o[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[19] <= hilo_temp_o[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[20] <= hilo_temp_o[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[21] <= hilo_temp_o[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[22] <= hilo_temp_o[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[23] <= hilo_temp_o[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[24] <= hilo_temp_o[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[25] <= hilo_temp_o[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[26] <= hilo_temp_o[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[27] <= hilo_temp_o[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[28] <= hilo_temp_o[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[29] <= hilo_temp_o[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[30] <= hilo_temp_o[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[31] <= hilo_temp_o[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[32] <= hilo_temp_o[32]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[33] <= hilo_temp_o[33]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[34] <= hilo_temp_o[34]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[35] <= hilo_temp_o[35]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[36] <= hilo_temp_o[36]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[37] <= hilo_temp_o[37]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[38] <= hilo_temp_o[38]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[39] <= hilo_temp_o[39]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[40] <= hilo_temp_o[40]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[41] <= hilo_temp_o[41]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[42] <= hilo_temp_o[42]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[43] <= hilo_temp_o[43]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[44] <= hilo_temp_o[44]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[45] <= hilo_temp_o[45]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[46] <= hilo_temp_o[46]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[47] <= hilo_temp_o[47]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[48] <= hilo_temp_o[48]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[49] <= hilo_temp_o[49]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[50] <= hilo_temp_o[50]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[51] <= hilo_temp_o[51]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[52] <= hilo_temp_o[52]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[53] <= hilo_temp_o[53]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[54] <= hilo_temp_o[54]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[55] <= hilo_temp_o[55]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[56] <= hilo_temp_o[56]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[57] <= hilo_temp_o[57]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[58] <= hilo_temp_o[58]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[59] <= hilo_temp_o[59]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[60] <= hilo_temp_o[60]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[61] <= hilo_temp_o[61]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[62] <= hilo_temp_o[62]$latch.DB_MAX_OUTPUT_PORT_TYPE
hilo_temp_o[63] <= hilo_temp_o[63]$latch.DB_MAX_OUTPUT_PORT_TYPE
cnt_o[0] <= cnt_o[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
cnt_o[1] <= cnt_o[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
div_result_i[0] => lo_o.DATAB
div_result_i[1] => lo_o.DATAB
div_result_i[2] => lo_o.DATAB
div_result_i[3] => lo_o.DATAB
div_result_i[4] => lo_o.DATAB
div_result_i[5] => lo_o.DATAB
div_result_i[6] => lo_o.DATAB
div_result_i[7] => lo_o.DATAB
div_result_i[8] => lo_o.DATAB
div_result_i[9] => lo_o.DATAB
div_result_i[10] => lo_o.DATAB
div_result_i[11] => lo_o.DATAB
div_result_i[12] => lo_o.DATAB
div_result_i[13] => lo_o.DATAB
div_result_i[14] => lo_o.DATAB
div_result_i[15] => lo_o.DATAB
div_result_i[16] => lo_o.DATAB
div_result_i[17] => lo_o.DATAB
div_result_i[18] => lo_o.DATAB
div_result_i[19] => lo_o.DATAB
div_result_i[20] => lo_o.DATAB
div_result_i[21] => lo_o.DATAB
div_result_i[22] => lo_o.DATAB
div_result_i[23] => lo_o.DATAB
div_result_i[24] => lo_o.DATAB
div_result_i[25] => lo_o.DATAB
div_result_i[26] => lo_o.DATAB
div_result_i[27] => lo_o.DATAB
div_result_i[28] => lo_o.DATAB
div_result_i[29] => lo_o.DATAB
div_result_i[30] => lo_o.DATAB
div_result_i[31] => lo_o.DATAB
div_result_i[32] => hi_o.DATAB
div_result_i[33] => hi_o.DATAB
div_result_i[34] => hi_o.DATAB
div_result_i[35] => hi_o.DATAB
div_result_i[36] => hi_o.DATAB
div_result_i[37] => hi_o.DATAB
div_result_i[38] => hi_o.DATAB
div_result_i[39] => hi_o.DATAB
div_result_i[40] => hi_o.DATAB
div_result_i[41] => hi_o.DATAB
div_result_i[42] => hi_o.DATAB
div_result_i[43] => hi_o.DATAB
div_result_i[44] => hi_o.DATAB
div_result_i[45] => hi_o.DATAB
div_result_i[46] => hi_o.DATAB
div_result_i[47] => hi_o.DATAB
div_result_i[48] => hi_o.DATAB
div_result_i[49] => hi_o.DATAB
div_result_i[50] => hi_o.DATAB
div_result_i[51] => hi_o.DATAB
div_result_i[52] => hi_o.DATAB
div_result_i[53] => hi_o.DATAB
div_result_i[54] => hi_o.DATAB
div_result_i[55] => hi_o.DATAB
div_result_i[56] => hi_o.DATAB
div_result_i[57] => hi_o.DATAB
div_result_i[58] => hi_o.DATAB
div_result_i[59] => hi_o.DATAB
div_result_i[60] => hi_o.DATAB
div_result_i[61] => hi_o.DATAB
div_result_i[62] => hi_o.DATAB
div_result_i[63] => hi_o.DATAB
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata1_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => div_opdata2_o.OUTPUTSELECT
div_ready_i => Selector323.IN1
div_opdata1_o[0] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[1] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[2] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[3] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[4] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[5] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[6] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[7] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[8] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[9] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[10] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[11] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[12] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[13] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[14] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[15] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[16] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[17] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[18] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[19] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[20] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[21] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[22] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[23] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[24] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[25] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[26] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[27] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[28] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[29] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[30] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata1_o[31] <= div_opdata1_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[0] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[1] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[2] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[3] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[4] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[5] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[6] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[7] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[8] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[9] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[10] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[11] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[12] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[13] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[14] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[15] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[16] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[17] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[18] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[19] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[20] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[21] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[22] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[23] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[24] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[25] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[26] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[27] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[28] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[29] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[30] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_opdata2_o[31] <= div_opdata2_o.DB_MAX_OUTPUT_PORT_TYPE
div_start_o <= div_start_o.DB_MAX_OUTPUT_PORT_TYPE
signed_div_o <= signed_div_o.DB_MAX_OUTPUT_PORT_TYPE
stallreq <= stallreq.DB_MAX_OUTPUT_PORT_TYPE
aluop_o[0] <= aluop_i[0].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[1] <= aluop_i[1].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[2] <= aluop_i[2].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[3] <= aluop_i[3].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[4] <= aluop_i[4].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[5] <= aluop_i[5].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[6] <= aluop_i[6].DB_MAX_OUTPUT_PORT_TYPE
aluop_o[7] <= aluop_i[7].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
reg2_o[0] <= reg2_i[0].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[1] <= reg2_i[1].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[2] <= reg2_i[2].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[3] <= reg2_i[3].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[4] <= reg2_i[4].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[5] <= reg2_i[5].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[6] <= reg2_i[6].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[7] <= reg2_i[7].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[8] <= reg2_i[8].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[9] <= reg2_i[9].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[10] <= reg2_i[10].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[11] <= reg2_i[11].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[12] <= reg2_i[12].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[13] <= reg2_i[13].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[14] <= reg2_i[14].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[15] <= reg2_i[15].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[16] <= reg2_i[16].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[17] <= reg2_i[17].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[18] <= reg2_i[18].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[19] <= reg2_i[19].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[20] <= reg2_i[20].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[21] <= reg2_i[21].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[22] <= reg2_i[22].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[23] <= reg2_i[23].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[24] <= reg2_i[24].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[25] <= reg2_i[25].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[26] <= reg2_i[26].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[27] <= reg2_i[27].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[28] <= reg2_i[28].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[29] <= reg2_i[29].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[30] <= reg2_i[30].DB_MAX_OUTPUT_PORT_TYPE
reg2_o[31] <= reg2_i[31].DB_MAX_OUTPUT_PORT_TYPE
link_address_i[0] => Mux31.IN6
link_address_i[1] => Mux30.IN6
link_address_i[2] => Mux29.IN6
link_address_i[3] => Mux28.IN6
link_address_i[4] => Mux27.IN6
link_address_i[5] => Mux26.IN6
link_address_i[6] => Mux25.IN6
link_address_i[7] => Mux24.IN6
link_address_i[8] => Mux23.IN6
link_address_i[9] => Mux22.IN6
link_address_i[10] => Mux21.IN6
link_address_i[11] => Mux20.IN6
link_address_i[12] => Mux19.IN6
link_address_i[13] => Mux18.IN6
link_address_i[14] => Mux17.IN6
link_address_i[15] => Mux16.IN6
link_address_i[16] => Mux15.IN6
link_address_i[17] => Mux14.IN6
link_address_i[18] => Mux13.IN6
link_address_i[19] => Mux12.IN6
link_address_i[20] => Mux11.IN6
link_address_i[21] => Mux10.IN6
link_address_i[22] => Mux9.IN6
link_address_i[23] => Mux8.IN6
link_address_i[24] => Mux7.IN6
link_address_i[25] => Mux6.IN6
link_address_i[26] => Mux5.IN6
link_address_i[27] => Mux4.IN6
link_address_i[28] => Mux3.IN6
link_address_i[29] => Mux2.IN6
link_address_i[30] => Mux1.IN6
link_address_i[31] => Mux0.IN6
is_in_delayslot_i => ~NO_FANOUT~


|NJU_MIPS|sopc:cpu|cpu:mips0|ex_mem:ex_mem0
clk => cnt_o[0]~reg0.CLK
clk => cnt_o[1]~reg0.CLK
clk => hilo_o[0]~reg0.CLK
clk => hilo_o[1]~reg0.CLK
clk => hilo_o[2]~reg0.CLK
clk => hilo_o[3]~reg0.CLK
clk => hilo_o[4]~reg0.CLK
clk => hilo_o[5]~reg0.CLK
clk => hilo_o[6]~reg0.CLK
clk => hilo_o[7]~reg0.CLK
clk => hilo_o[8]~reg0.CLK
clk => hilo_o[9]~reg0.CLK
clk => hilo_o[10]~reg0.CLK
clk => hilo_o[11]~reg0.CLK
clk => hilo_o[12]~reg0.CLK
clk => hilo_o[13]~reg0.CLK
clk => hilo_o[14]~reg0.CLK
clk => hilo_o[15]~reg0.CLK
clk => hilo_o[16]~reg0.CLK
clk => hilo_o[17]~reg0.CLK
clk => hilo_o[18]~reg0.CLK
clk => hilo_o[19]~reg0.CLK
clk => hilo_o[20]~reg0.CLK
clk => hilo_o[21]~reg0.CLK
clk => hilo_o[22]~reg0.CLK
clk => hilo_o[23]~reg0.CLK
clk => hilo_o[24]~reg0.CLK
clk => hilo_o[25]~reg0.CLK
clk => hilo_o[26]~reg0.CLK
clk => hilo_o[27]~reg0.CLK
clk => hilo_o[28]~reg0.CLK
clk => hilo_o[29]~reg0.CLK
clk => hilo_o[30]~reg0.CLK
clk => hilo_o[31]~reg0.CLK
clk => hilo_o[32]~reg0.CLK
clk => hilo_o[33]~reg0.CLK
clk => hilo_o[34]~reg0.CLK
clk => hilo_o[35]~reg0.CLK
clk => hilo_o[36]~reg0.CLK
clk => hilo_o[37]~reg0.CLK
clk => hilo_o[38]~reg0.CLK
clk => hilo_o[39]~reg0.CLK
clk => hilo_o[40]~reg0.CLK
clk => hilo_o[41]~reg0.CLK
clk => hilo_o[42]~reg0.CLK
clk => hilo_o[43]~reg0.CLK
clk => hilo_o[44]~reg0.CLK
clk => hilo_o[45]~reg0.CLK
clk => hilo_o[46]~reg0.CLK
clk => hilo_o[47]~reg0.CLK
clk => hilo_o[48]~reg0.CLK
clk => hilo_o[49]~reg0.CLK
clk => hilo_o[50]~reg0.CLK
clk => hilo_o[51]~reg0.CLK
clk => hilo_o[52]~reg0.CLK
clk => hilo_o[53]~reg0.CLK
clk => hilo_o[54]~reg0.CLK
clk => hilo_o[55]~reg0.CLK
clk => hilo_o[56]~reg0.CLK
clk => hilo_o[57]~reg0.CLK
clk => hilo_o[58]~reg0.CLK
clk => hilo_o[59]~reg0.CLK
clk => hilo_o[60]~reg0.CLK
clk => hilo_o[61]~reg0.CLK
clk => hilo_o[62]~reg0.CLK
clk => hilo_o[63]~reg0.CLK
clk => mem_reg2[0]~reg0.CLK
clk => mem_reg2[1]~reg0.CLK
clk => mem_reg2[2]~reg0.CLK
clk => mem_reg2[3]~reg0.CLK
clk => mem_reg2[4]~reg0.CLK
clk => mem_reg2[5]~reg0.CLK
clk => mem_reg2[6]~reg0.CLK
clk => mem_reg2[7]~reg0.CLK
clk => mem_reg2[8]~reg0.CLK
clk => mem_reg2[9]~reg0.CLK
clk => mem_reg2[10]~reg0.CLK
clk => mem_reg2[11]~reg0.CLK
clk => mem_reg2[12]~reg0.CLK
clk => mem_reg2[13]~reg0.CLK
clk => mem_reg2[14]~reg0.CLK
clk => mem_reg2[15]~reg0.CLK
clk => mem_reg2[16]~reg0.CLK
clk => mem_reg2[17]~reg0.CLK
clk => mem_reg2[18]~reg0.CLK
clk => mem_reg2[19]~reg0.CLK
clk => mem_reg2[20]~reg0.CLK
clk => mem_reg2[21]~reg0.CLK
clk => mem_reg2[22]~reg0.CLK
clk => mem_reg2[23]~reg0.CLK
clk => mem_reg2[24]~reg0.CLK
clk => mem_reg2[25]~reg0.CLK
clk => mem_reg2[26]~reg0.CLK
clk => mem_reg2[27]~reg0.CLK
clk => mem_reg2[28]~reg0.CLK
clk => mem_reg2[29]~reg0.CLK
clk => mem_reg2[30]~reg0.CLK
clk => mem_reg2[31]~reg0.CLK
clk => mem_mem_addr[0]~reg0.CLK
clk => mem_mem_addr[1]~reg0.CLK
clk => mem_mem_addr[2]~reg0.CLK
clk => mem_mem_addr[3]~reg0.CLK
clk => mem_mem_addr[4]~reg0.CLK
clk => mem_mem_addr[5]~reg0.CLK
clk => mem_mem_addr[6]~reg0.CLK
clk => mem_mem_addr[7]~reg0.CLK
clk => mem_mem_addr[8]~reg0.CLK
clk => mem_mem_addr[9]~reg0.CLK
clk => mem_mem_addr[10]~reg0.CLK
clk => mem_mem_addr[11]~reg0.CLK
clk => mem_mem_addr[12]~reg0.CLK
clk => mem_mem_addr[13]~reg0.CLK
clk => mem_mem_addr[14]~reg0.CLK
clk => mem_mem_addr[15]~reg0.CLK
clk => mem_mem_addr[16]~reg0.CLK
clk => mem_mem_addr[17]~reg0.CLK
clk => mem_mem_addr[18]~reg0.CLK
clk => mem_mem_addr[19]~reg0.CLK
clk => mem_mem_addr[20]~reg0.CLK
clk => mem_mem_addr[21]~reg0.CLK
clk => mem_mem_addr[22]~reg0.CLK
clk => mem_mem_addr[23]~reg0.CLK
clk => mem_mem_addr[24]~reg0.CLK
clk => mem_mem_addr[25]~reg0.CLK
clk => mem_mem_addr[26]~reg0.CLK
clk => mem_mem_addr[27]~reg0.CLK
clk => mem_mem_addr[28]~reg0.CLK
clk => mem_mem_addr[29]~reg0.CLK
clk => mem_mem_addr[30]~reg0.CLK
clk => mem_mem_addr[31]~reg0.CLK
clk => mem_aluop[0]~reg0.CLK
clk => mem_aluop[1]~reg0.CLK
clk => mem_aluop[2]~reg0.CLK
clk => mem_aluop[3]~reg0.CLK
clk => mem_aluop[4]~reg0.CLK
clk => mem_aluop[5]~reg0.CLK
clk => mem_aluop[6]~reg0.CLK
clk => mem_aluop[7]~reg0.CLK
clk => mem_whilo~reg0.CLK
clk => mem_lo[0]~reg0.CLK
clk => mem_lo[1]~reg0.CLK
clk => mem_lo[2]~reg0.CLK
clk => mem_lo[3]~reg0.CLK
clk => mem_lo[4]~reg0.CLK
clk => mem_lo[5]~reg0.CLK
clk => mem_lo[6]~reg0.CLK
clk => mem_lo[7]~reg0.CLK
clk => mem_lo[8]~reg0.CLK
clk => mem_lo[9]~reg0.CLK
clk => mem_lo[10]~reg0.CLK
clk => mem_lo[11]~reg0.CLK
clk => mem_lo[12]~reg0.CLK
clk => mem_lo[13]~reg0.CLK
clk => mem_lo[14]~reg0.CLK
clk => mem_lo[15]~reg0.CLK
clk => mem_lo[16]~reg0.CLK
clk => mem_lo[17]~reg0.CLK
clk => mem_lo[18]~reg0.CLK
clk => mem_lo[19]~reg0.CLK
clk => mem_lo[20]~reg0.CLK
clk => mem_lo[21]~reg0.CLK
clk => mem_lo[22]~reg0.CLK
clk => mem_lo[23]~reg0.CLK
clk => mem_lo[24]~reg0.CLK
clk => mem_lo[25]~reg0.CLK
clk => mem_lo[26]~reg0.CLK
clk => mem_lo[27]~reg0.CLK
clk => mem_lo[28]~reg0.CLK
clk => mem_lo[29]~reg0.CLK
clk => mem_lo[30]~reg0.CLK
clk => mem_lo[31]~reg0.CLK
clk => mem_hi[0]~reg0.CLK
clk => mem_hi[1]~reg0.CLK
clk => mem_hi[2]~reg0.CLK
clk => mem_hi[3]~reg0.CLK
clk => mem_hi[4]~reg0.CLK
clk => mem_hi[5]~reg0.CLK
clk => mem_hi[6]~reg0.CLK
clk => mem_hi[7]~reg0.CLK
clk => mem_hi[8]~reg0.CLK
clk => mem_hi[9]~reg0.CLK
clk => mem_hi[10]~reg0.CLK
clk => mem_hi[11]~reg0.CLK
clk => mem_hi[12]~reg0.CLK
clk => mem_hi[13]~reg0.CLK
clk => mem_hi[14]~reg0.CLK
clk => mem_hi[15]~reg0.CLK
clk => mem_hi[16]~reg0.CLK
clk => mem_hi[17]~reg0.CLK
clk => mem_hi[18]~reg0.CLK
clk => mem_hi[19]~reg0.CLK
clk => mem_hi[20]~reg0.CLK
clk => mem_hi[21]~reg0.CLK
clk => mem_hi[22]~reg0.CLK
clk => mem_hi[23]~reg0.CLK
clk => mem_hi[24]~reg0.CLK
clk => mem_hi[25]~reg0.CLK
clk => mem_hi[26]~reg0.CLK
clk => mem_hi[27]~reg0.CLK
clk => mem_hi[28]~reg0.CLK
clk => mem_hi[29]~reg0.CLK
clk => mem_hi[30]~reg0.CLK
clk => mem_hi[31]~reg0.CLK
clk => mem_wdata[0]~reg0.CLK
clk => mem_wdata[1]~reg0.CLK
clk => mem_wdata[2]~reg0.CLK
clk => mem_wdata[3]~reg0.CLK
clk => mem_wdata[4]~reg0.CLK
clk => mem_wdata[5]~reg0.CLK
clk => mem_wdata[6]~reg0.CLK
clk => mem_wdata[7]~reg0.CLK
clk => mem_wdata[8]~reg0.CLK
clk => mem_wdata[9]~reg0.CLK
clk => mem_wdata[10]~reg0.CLK
clk => mem_wdata[11]~reg0.CLK
clk => mem_wdata[12]~reg0.CLK
clk => mem_wdata[13]~reg0.CLK
clk => mem_wdata[14]~reg0.CLK
clk => mem_wdata[15]~reg0.CLK
clk => mem_wdata[16]~reg0.CLK
clk => mem_wdata[17]~reg0.CLK
clk => mem_wdata[18]~reg0.CLK
clk => mem_wdata[19]~reg0.CLK
clk => mem_wdata[20]~reg0.CLK
clk => mem_wdata[21]~reg0.CLK
clk => mem_wdata[22]~reg0.CLK
clk => mem_wdata[23]~reg0.CLK
clk => mem_wdata[24]~reg0.CLK
clk => mem_wdata[25]~reg0.CLK
clk => mem_wdata[26]~reg0.CLK
clk => mem_wdata[27]~reg0.CLK
clk => mem_wdata[28]~reg0.CLK
clk => mem_wdata[29]~reg0.CLK
clk => mem_wdata[30]~reg0.CLK
clk => mem_wdata[31]~reg0.CLK
clk => mem_wreg~reg0.CLK
clk => mem_wd[0]~reg0.CLK
clk => mem_wd[1]~reg0.CLK
clk => mem_wd[2]~reg0.CLK
clk => mem_wd[3]~reg0.CLK
clk => mem_wd[4]~reg0.CLK
rst => mem_wd.OUTPUTSELECT
rst => mem_wd.OUTPUTSELECT
rst => mem_wd.OUTPUTSELECT
rst => mem_wd.OUTPUTSELECT
rst => mem_wd.OUTPUTSELECT
rst => mem_wreg.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_wdata.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_hi.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_lo.OUTPUTSELECT
rst => mem_whilo.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_aluop.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_mem_addr.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => mem_reg2.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => hilo_o.OUTPUTSELECT
rst => cnt_o.OUTPUTSELECT
rst => cnt_o.OUTPUTSELECT
ex_wd[0] => mem_wd.DATAB
ex_wd[1] => mem_wd.DATAB
ex_wd[2] => mem_wd.DATAB
ex_wd[3] => mem_wd.DATAB
ex_wd[4] => mem_wd.DATAB
ex_wreg => mem_wreg.DATAB
ex_wdata[0] => mem_wdata.DATAB
ex_wdata[1] => mem_wdata.DATAB
ex_wdata[2] => mem_wdata.DATAB
ex_wdata[3] => mem_wdata.DATAB
ex_wdata[4] => mem_wdata.DATAB
ex_wdata[5] => mem_wdata.DATAB
ex_wdata[6] => mem_wdata.DATAB
ex_wdata[7] => mem_wdata.DATAB
ex_wdata[8] => mem_wdata.DATAB
ex_wdata[9] => mem_wdata.DATAB
ex_wdata[10] => mem_wdata.DATAB
ex_wdata[11] => mem_wdata.DATAB
ex_wdata[12] => mem_wdata.DATAB
ex_wdata[13] => mem_wdata.DATAB
ex_wdata[14] => mem_wdata.DATAB
ex_wdata[15] => mem_wdata.DATAB
ex_wdata[16] => mem_wdata.DATAB
ex_wdata[17] => mem_wdata.DATAB
ex_wdata[18] => mem_wdata.DATAB
ex_wdata[19] => mem_wdata.DATAB
ex_wdata[20] => mem_wdata.DATAB
ex_wdata[21] => mem_wdata.DATAB
ex_wdata[22] => mem_wdata.DATAB
ex_wdata[23] => mem_wdata.DATAB
ex_wdata[24] => mem_wdata.DATAB
ex_wdata[25] => mem_wdata.DATAB
ex_wdata[26] => mem_wdata.DATAB
ex_wdata[27] => mem_wdata.DATAB
ex_wdata[28] => mem_wdata.DATAB
ex_wdata[29] => mem_wdata.DATAB
ex_wdata[30] => mem_wdata.DATAB
ex_wdata[31] => mem_wdata.DATAB
ex_hi[0] => mem_hi.DATAB
ex_hi[1] => mem_hi.DATAB
ex_hi[2] => mem_hi.DATAB
ex_hi[3] => mem_hi.DATAB
ex_hi[4] => mem_hi.DATAB
ex_hi[5] => mem_hi.DATAB
ex_hi[6] => mem_hi.DATAB
ex_hi[7] => mem_hi.DATAB
ex_hi[8] => mem_hi.DATAB
ex_hi[9] => mem_hi.DATAB
ex_hi[10] => mem_hi.DATAB
ex_hi[11] => mem_hi.DATAB
ex_hi[12] => mem_hi.DATAB
ex_hi[13] => mem_hi.DATAB
ex_hi[14] => mem_hi.DATAB
ex_hi[15] => mem_hi.DATAB
ex_hi[16] => mem_hi.DATAB
ex_hi[17] => mem_hi.DATAB
ex_hi[18] => mem_hi.DATAB
ex_hi[19] => mem_hi.DATAB
ex_hi[20] => mem_hi.DATAB
ex_hi[21] => mem_hi.DATAB
ex_hi[22] => mem_hi.DATAB
ex_hi[23] => mem_hi.DATAB
ex_hi[24] => mem_hi.DATAB
ex_hi[25] => mem_hi.DATAB
ex_hi[26] => mem_hi.DATAB
ex_hi[27] => mem_hi.DATAB
ex_hi[28] => mem_hi.DATAB
ex_hi[29] => mem_hi.DATAB
ex_hi[30] => mem_hi.DATAB
ex_hi[31] => mem_hi.DATAB
ex_lo[0] => mem_lo.DATAB
ex_lo[1] => mem_lo.DATAB
ex_lo[2] => mem_lo.DATAB
ex_lo[3] => mem_lo.DATAB
ex_lo[4] => mem_lo.DATAB
ex_lo[5] => mem_lo.DATAB
ex_lo[6] => mem_lo.DATAB
ex_lo[7] => mem_lo.DATAB
ex_lo[8] => mem_lo.DATAB
ex_lo[9] => mem_lo.DATAB
ex_lo[10] => mem_lo.DATAB
ex_lo[11] => mem_lo.DATAB
ex_lo[12] => mem_lo.DATAB
ex_lo[13] => mem_lo.DATAB
ex_lo[14] => mem_lo.DATAB
ex_lo[15] => mem_lo.DATAB
ex_lo[16] => mem_lo.DATAB
ex_lo[17] => mem_lo.DATAB
ex_lo[18] => mem_lo.DATAB
ex_lo[19] => mem_lo.DATAB
ex_lo[20] => mem_lo.DATAB
ex_lo[21] => mem_lo.DATAB
ex_lo[22] => mem_lo.DATAB
ex_lo[23] => mem_lo.DATAB
ex_lo[24] => mem_lo.DATAB
ex_lo[25] => mem_lo.DATAB
ex_lo[26] => mem_lo.DATAB
ex_lo[27] => mem_lo.DATAB
ex_lo[28] => mem_lo.DATAB
ex_lo[29] => mem_lo.DATAB
ex_lo[30] => mem_lo.DATAB
ex_lo[31] => mem_lo.DATAB
ex_whilo => mem_whilo.DATAB
ex_aluop[0] => mem_aluop.DATAB
ex_aluop[1] => mem_aluop.DATAB
ex_aluop[2] => mem_aluop.DATAB
ex_aluop[3] => mem_aluop.DATAB
ex_aluop[4] => mem_aluop.DATAB
ex_aluop[5] => mem_aluop.DATAB
ex_aluop[6] => mem_aluop.DATAB
ex_aluop[7] => mem_aluop.DATAB
ex_mem_addr[0] => mem_mem_addr.DATAB
ex_mem_addr[1] => mem_mem_addr.DATAB
ex_mem_addr[2] => mem_mem_addr.DATAB
ex_mem_addr[3] => mem_mem_addr.DATAB
ex_mem_addr[4] => mem_mem_addr.DATAB
ex_mem_addr[5] => mem_mem_addr.DATAB
ex_mem_addr[6] => mem_mem_addr.DATAB
ex_mem_addr[7] => mem_mem_addr.DATAB
ex_mem_addr[8] => mem_mem_addr.DATAB
ex_mem_addr[9] => mem_mem_addr.DATAB
ex_mem_addr[10] => mem_mem_addr.DATAB
ex_mem_addr[11] => mem_mem_addr.DATAB
ex_mem_addr[12] => mem_mem_addr.DATAB
ex_mem_addr[13] => mem_mem_addr.DATAB
ex_mem_addr[14] => mem_mem_addr.DATAB
ex_mem_addr[15] => mem_mem_addr.DATAB
ex_mem_addr[16] => mem_mem_addr.DATAB
ex_mem_addr[17] => mem_mem_addr.DATAB
ex_mem_addr[18] => mem_mem_addr.DATAB
ex_mem_addr[19] => mem_mem_addr.DATAB
ex_mem_addr[20] => mem_mem_addr.DATAB
ex_mem_addr[21] => mem_mem_addr.DATAB
ex_mem_addr[22] => mem_mem_addr.DATAB
ex_mem_addr[23] => mem_mem_addr.DATAB
ex_mem_addr[24] => mem_mem_addr.DATAB
ex_mem_addr[25] => mem_mem_addr.DATAB
ex_mem_addr[26] => mem_mem_addr.DATAB
ex_mem_addr[27] => mem_mem_addr.DATAB
ex_mem_addr[28] => mem_mem_addr.DATAB
ex_mem_addr[29] => mem_mem_addr.DATAB
ex_mem_addr[30] => mem_mem_addr.DATAB
ex_mem_addr[31] => mem_mem_addr.DATAB
ex_reg2[0] => mem_reg2.DATAB
ex_reg2[1] => mem_reg2.DATAB
ex_reg2[2] => mem_reg2.DATAB
ex_reg2[3] => mem_reg2.DATAB
ex_reg2[4] => mem_reg2.DATAB
ex_reg2[5] => mem_reg2.DATAB
ex_reg2[6] => mem_reg2.DATAB
ex_reg2[7] => mem_reg2.DATAB
ex_reg2[8] => mem_reg2.DATAB
ex_reg2[9] => mem_reg2.DATAB
ex_reg2[10] => mem_reg2.DATAB
ex_reg2[11] => mem_reg2.DATAB
ex_reg2[12] => mem_reg2.DATAB
ex_reg2[13] => mem_reg2.DATAB
ex_reg2[14] => mem_reg2.DATAB
ex_reg2[15] => mem_reg2.DATAB
ex_reg2[16] => mem_reg2.DATAB
ex_reg2[17] => mem_reg2.DATAB
ex_reg2[18] => mem_reg2.DATAB
ex_reg2[19] => mem_reg2.DATAB
ex_reg2[20] => mem_reg2.DATAB
ex_reg2[21] => mem_reg2.DATAB
ex_reg2[22] => mem_reg2.DATAB
ex_reg2[23] => mem_reg2.DATAB
ex_reg2[24] => mem_reg2.DATAB
ex_reg2[25] => mem_reg2.DATAB
ex_reg2[26] => mem_reg2.DATAB
ex_reg2[27] => mem_reg2.DATAB
ex_reg2[28] => mem_reg2.DATAB
ex_reg2[29] => mem_reg2.DATAB
ex_reg2[30] => mem_reg2.DATAB
ex_reg2[31] => mem_reg2.DATAB
stall[0] => ~NO_FANOUT~
stall[1] => ~NO_FANOUT~
stall[2] => ~NO_FANOUT~
stall[3] => always0.IN0
stall[3] => mem_wd.OUTPUTSELECT
stall[3] => mem_wd.OUTPUTSELECT
stall[3] => mem_wd.OUTPUTSELECT
stall[3] => mem_wd.OUTPUTSELECT
stall[3] => mem_wd.OUTPUTSELECT
stall[3] => mem_wreg.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_wdata.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_hi.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_lo.OUTPUTSELECT
stall[3] => mem_whilo.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_aluop.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_mem_addr.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => mem_reg2.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => hilo_o.OUTPUTSELECT
stall[3] => cnt_o.OUTPUTSELECT
stall[3] => cnt_o.OUTPUTSELECT
stall[4] => always0.IN1
stall[5] => ~NO_FANOUT~
hilo_i[0] => hilo_o.DATAA
hilo_i[0] => hilo_o.DATAB
hilo_i[1] => hilo_o.DATAA
hilo_i[1] => hilo_o.DATAB
hilo_i[2] => hilo_o.DATAA
hilo_i[2] => hilo_o.DATAB
hilo_i[3] => hilo_o.DATAA
hilo_i[3] => hilo_o.DATAB
hilo_i[4] => hilo_o.DATAA
hilo_i[4] => hilo_o.DATAB
hilo_i[5] => hilo_o.DATAA
hilo_i[5] => hilo_o.DATAB
hilo_i[6] => hilo_o.DATAA
hilo_i[6] => hilo_o.DATAB
hilo_i[7] => hilo_o.DATAA
hilo_i[7] => hilo_o.DATAB
hilo_i[8] => hilo_o.DATAA
hilo_i[8] => hilo_o.DATAB
hilo_i[9] => hilo_o.DATAA
hilo_i[9] => hilo_o.DATAB
hilo_i[10] => hilo_o.DATAA
hilo_i[10] => hilo_o.DATAB
hilo_i[11] => hilo_o.DATAA
hilo_i[11] => hilo_o.DATAB
hilo_i[12] => hilo_o.DATAA
hilo_i[12] => hilo_o.DATAB
hilo_i[13] => hilo_o.DATAA
hilo_i[13] => hilo_o.DATAB
hilo_i[14] => hilo_o.DATAA
hilo_i[14] => hilo_o.DATAB
hilo_i[15] => hilo_o.DATAA
hilo_i[15] => hilo_o.DATAB
hilo_i[16] => hilo_o.DATAA
hilo_i[16] => hilo_o.DATAB
hilo_i[17] => hilo_o.DATAA
hilo_i[17] => hilo_o.DATAB
hilo_i[18] => hilo_o.DATAA
hilo_i[18] => hilo_o.DATAB
hilo_i[19] => hilo_o.DATAA
hilo_i[19] => hilo_o.DATAB
hilo_i[20] => hilo_o.DATAA
hilo_i[20] => hilo_o.DATAB
hilo_i[21] => hilo_o.DATAA
hilo_i[21] => hilo_o.DATAB
hilo_i[22] => hilo_o.DATAA
hilo_i[22] => hilo_o.DATAB
hilo_i[23] => hilo_o.DATAA
hilo_i[23] => hilo_o.DATAB
hilo_i[24] => hilo_o.DATAA
hilo_i[24] => hilo_o.DATAB
hilo_i[25] => hilo_o.DATAA
hilo_i[25] => hilo_o.DATAB
hilo_i[26] => hilo_o.DATAA
hilo_i[26] => hilo_o.DATAB
hilo_i[27] => hilo_o.DATAA
hilo_i[27] => hilo_o.DATAB
hilo_i[28] => hilo_o.DATAA
hilo_i[28] => hilo_o.DATAB
hilo_i[29] => hilo_o.DATAA
hilo_i[29] => hilo_o.DATAB
hilo_i[30] => hilo_o.DATAA
hilo_i[30] => hilo_o.DATAB
hilo_i[31] => hilo_o.DATAA
hilo_i[31] => hilo_o.DATAB
hilo_i[32] => hilo_o.DATAA
hilo_i[32] => hilo_o.DATAB
hilo_i[33] => hilo_o.DATAA
hilo_i[33] => hilo_o.DATAB
hilo_i[34] => hilo_o.DATAA
hilo_i[34] => hilo_o.DATAB
hilo_i[35] => hilo_o.DATAA
hilo_i[35] => hilo_o.DATAB
hilo_i[36] => hilo_o.DATAA
hilo_i[36] => hilo_o.DATAB
hilo_i[37] => hilo_o.DATAA
hilo_i[37] => hilo_o.DATAB
hilo_i[38] => hilo_o.DATAA
hilo_i[38] => hilo_o.DATAB
hilo_i[39] => hilo_o.DATAA
hilo_i[39] => hilo_o.DATAB
hilo_i[40] => hilo_o.DATAA
hilo_i[40] => hilo_o.DATAB
hilo_i[41] => hilo_o.DATAA
hilo_i[41] => hilo_o.DATAB
hilo_i[42] => hilo_o.DATAA
hilo_i[42] => hilo_o.DATAB
hilo_i[43] => hilo_o.DATAA
hilo_i[43] => hilo_o.DATAB
hilo_i[44] => hilo_o.DATAA
hilo_i[44] => hilo_o.DATAB
hilo_i[45] => hilo_o.DATAA
hilo_i[45] => hilo_o.DATAB
hilo_i[46] => hilo_o.DATAA
hilo_i[46] => hilo_o.DATAB
hilo_i[47] => hilo_o.DATAA
hilo_i[47] => hilo_o.DATAB
hilo_i[48] => hilo_o.DATAA
hilo_i[48] => hilo_o.DATAB
hilo_i[49] => hilo_o.DATAA
hilo_i[49] => hilo_o.DATAB
hilo_i[50] => hilo_o.DATAA
hilo_i[50] => hilo_o.DATAB
hilo_i[51] => hilo_o.DATAA
hilo_i[51] => hilo_o.DATAB
hilo_i[52] => hilo_o.DATAA
hilo_i[52] => hilo_o.DATAB
hilo_i[53] => hilo_o.DATAA
hilo_i[53] => hilo_o.DATAB
hilo_i[54] => hilo_o.DATAA
hilo_i[54] => hilo_o.DATAB
hilo_i[55] => hilo_o.DATAA
hilo_i[55] => hilo_o.DATAB
hilo_i[56] => hilo_o.DATAA
hilo_i[56] => hilo_o.DATAB
hilo_i[57] => hilo_o.DATAA
hilo_i[57] => hilo_o.DATAB
hilo_i[58] => hilo_o.DATAA
hilo_i[58] => hilo_o.DATAB
hilo_i[59] => hilo_o.DATAA
hilo_i[59] => hilo_o.DATAB
hilo_i[60] => hilo_o.DATAA
hilo_i[60] => hilo_o.DATAB
hilo_i[61] => hilo_o.DATAA
hilo_i[61] => hilo_o.DATAB
hilo_i[62] => hilo_o.DATAA
hilo_i[62] => hilo_o.DATAB
hilo_i[63] => hilo_o.DATAA
hilo_i[63] => hilo_o.DATAB
cnt_i[0] => cnt_o.DATAA
cnt_i[0] => cnt_o.DATAB
cnt_i[1] => cnt_o.DATAA
cnt_i[1] => cnt_o.DATAB
mem_wd[0] <= mem_wd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[1] <= mem_wd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[2] <= mem_wd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[3] <= mem_wd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wd[4] <= mem_wd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wreg <= mem_wreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[0] <= mem_hi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[1] <= mem_hi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[2] <= mem_hi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[3] <= mem_hi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[4] <= mem_hi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[5] <= mem_hi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[6] <= mem_hi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[7] <= mem_hi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[8] <= mem_hi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[9] <= mem_hi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[10] <= mem_hi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[11] <= mem_hi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[12] <= mem_hi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[13] <= mem_hi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[14] <= mem_hi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[15] <= mem_hi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[16] <= mem_hi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[17] <= mem_hi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[18] <= mem_hi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[19] <= mem_hi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[20] <= mem_hi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[21] <= mem_hi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[22] <= mem_hi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[23] <= mem_hi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[24] <= mem_hi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[25] <= mem_hi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[26] <= mem_hi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[27] <= mem_hi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[28] <= mem_hi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[29] <= mem_hi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[30] <= mem_hi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_hi[31] <= mem_hi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[0] <= mem_lo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[1] <= mem_lo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[2] <= mem_lo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[3] <= mem_lo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[4] <= mem_lo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[5] <= mem_lo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[6] <= mem_lo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[7] <= mem_lo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[8] <= mem_lo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[9] <= mem_lo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[10] <= mem_lo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[11] <= mem_lo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[12] <= mem_lo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[13] <= mem_lo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[14] <= mem_lo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[15] <= mem_lo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[16] <= mem_lo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[17] <= mem_lo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[18] <= mem_lo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[19] <= mem_lo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[20] <= mem_lo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[21] <= mem_lo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[22] <= mem_lo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[23] <= mem_lo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[24] <= mem_lo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[25] <= mem_lo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[26] <= mem_lo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[27] <= mem_lo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[28] <= mem_lo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[29] <= mem_lo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[30] <= mem_lo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_lo[31] <= mem_lo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_whilo <= mem_whilo~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[0] <= hilo_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[1] <= hilo_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[2] <= hilo_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[3] <= hilo_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[4] <= hilo_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[5] <= hilo_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[6] <= hilo_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[7] <= hilo_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[8] <= hilo_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[9] <= hilo_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[10] <= hilo_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[11] <= hilo_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[12] <= hilo_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[13] <= hilo_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[14] <= hilo_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[15] <= hilo_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[16] <= hilo_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[17] <= hilo_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[18] <= hilo_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[19] <= hilo_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[20] <= hilo_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[21] <= hilo_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[22] <= hilo_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[23] <= hilo_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[24] <= hilo_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[25] <= hilo_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[26] <= hilo_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[27] <= hilo_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[28] <= hilo_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[29] <= hilo_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[30] <= hilo_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[31] <= hilo_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[32] <= hilo_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[33] <= hilo_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[34] <= hilo_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[35] <= hilo_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[36] <= hilo_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[37] <= hilo_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[38] <= hilo_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[39] <= hilo_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[40] <= hilo_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[41] <= hilo_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[42] <= hilo_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[43] <= hilo_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[44] <= hilo_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[45] <= hilo_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[46] <= hilo_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[47] <= hilo_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[48] <= hilo_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[49] <= hilo_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[50] <= hilo_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[51] <= hilo_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[52] <= hilo_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[53] <= hilo_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[54] <= hilo_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[55] <= hilo_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[56] <= hilo_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[57] <= hilo_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[58] <= hilo_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[59] <= hilo_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[60] <= hilo_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[61] <= hilo_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[62] <= hilo_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hilo_o[63] <= hilo_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_o[0] <= cnt_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_o[1] <= cnt_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[0] <= mem_aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[1] <= mem_aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[2] <= mem_aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[3] <= mem_aluop[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[4] <= mem_aluop[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[5] <= mem_aluop[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[6] <= mem_aluop[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_aluop[7] <= mem_aluop[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[0] <= mem_mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[1] <= mem_mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[2] <= mem_mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[3] <= mem_mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[4] <= mem_mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[5] <= mem_mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[6] <= mem_mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[7] <= mem_mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[8] <= mem_mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[9] <= mem_mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[10] <= mem_mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[11] <= mem_mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[12] <= mem_mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[13] <= mem_mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[14] <= mem_mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[15] <= mem_mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[16] <= mem_mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[17] <= mem_mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[18] <= mem_mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[19] <= mem_mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[20] <= mem_mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[21] <= mem_mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[22] <= mem_mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[23] <= mem_mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[24] <= mem_mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[25] <= mem_mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[26] <= mem_mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[27] <= mem_mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[28] <= mem_mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[29] <= mem_mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[30] <= mem_mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_addr[31] <= mem_mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[0] <= mem_reg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[1] <= mem_reg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[2] <= mem_reg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[3] <= mem_reg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[4] <= mem_reg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[5] <= mem_reg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[6] <= mem_reg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[7] <= mem_reg2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[8] <= mem_reg2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[9] <= mem_reg2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[10] <= mem_reg2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[11] <= mem_reg2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[12] <= mem_reg2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[13] <= mem_reg2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[14] <= mem_reg2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[15] <= mem_reg2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[16] <= mem_reg2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[17] <= mem_reg2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[18] <= mem_reg2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[19] <= mem_reg2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[20] <= mem_reg2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[21] <= mem_reg2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[22] <= mem_reg2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[23] <= mem_reg2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[24] <= mem_reg2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[25] <= mem_reg2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[26] <= mem_reg2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[27] <= mem_reg2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[28] <= mem_reg2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[29] <= mem_reg2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[30] <= mem_reg2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_reg2[31] <= mem_reg2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|mem:mem0
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wd_o.OUTPUTSELECT
rst => wreg_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => wdata_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => whilo_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_addr_o.OUTPUTSELECT
rst => mem_we.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_sel_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_data_o.OUTPUTSELECT
rst => mem_ce_o.OUTPUTSELECT
wd_i[0] => wd_o.DATAA
wd_i[1] => wd_o.DATAA
wd_i[2] => wd_o.DATAA
wd_i[3] => wd_o.DATAA
wd_i[4] => wd_o.DATAA
wreg_i => wreg_o.DATAA
wdata_i[0] => Selector83.IN14
wdata_i[1] => Selector82.IN14
wdata_i[2] => Selector81.IN14
wdata_i[3] => Selector80.IN14
wdata_i[4] => Selector79.IN14
wdata_i[5] => Selector78.IN14
wdata_i[6] => Selector77.IN14
wdata_i[7] => Selector76.IN14
wdata_i[8] => Selector75.IN14
wdata_i[9] => Selector74.IN14
wdata_i[10] => Selector73.IN14
wdata_i[11] => Selector72.IN14
wdata_i[12] => Selector71.IN14
wdata_i[13] => Selector70.IN14
wdata_i[14] => Selector69.IN14
wdata_i[15] => Selector68.IN14
wdata_i[16] => Selector67.IN12
wdata_i[17] => Selector66.IN12
wdata_i[18] => Selector65.IN12
wdata_i[19] => Selector64.IN12
wdata_i[20] => Selector63.IN12
wdata_i[21] => Selector62.IN12
wdata_i[22] => Selector61.IN12
wdata_i[23] => Selector60.IN12
wdata_i[24] => Selector59.IN12
wdata_i[25] => Selector58.IN12
wdata_i[26] => Selector57.IN12
wdata_i[27] => Selector56.IN12
wdata_i[28] => Selector55.IN12
wdata_i[29] => Selector54.IN12
wdata_i[30] => Selector53.IN12
wdata_i[31] => Selector52.IN12
hi_i[0] => hi_o.DATAA
hi_i[1] => hi_o.DATAA
hi_i[2] => hi_o.DATAA
hi_i[3] => hi_o.DATAA
hi_i[4] => hi_o.DATAA
hi_i[5] => hi_o.DATAA
hi_i[6] => hi_o.DATAA
hi_i[7] => hi_o.DATAA
hi_i[8] => hi_o.DATAA
hi_i[9] => hi_o.DATAA
hi_i[10] => hi_o.DATAA
hi_i[11] => hi_o.DATAA
hi_i[12] => hi_o.DATAA
hi_i[13] => hi_o.DATAA
hi_i[14] => hi_o.DATAA
hi_i[15] => hi_o.DATAA
hi_i[16] => hi_o.DATAA
hi_i[17] => hi_o.DATAA
hi_i[18] => hi_o.DATAA
hi_i[19] => hi_o.DATAA
hi_i[20] => hi_o.DATAA
hi_i[21] => hi_o.DATAA
hi_i[22] => hi_o.DATAA
hi_i[23] => hi_o.DATAA
hi_i[24] => hi_o.DATAA
hi_i[25] => hi_o.DATAA
hi_i[26] => hi_o.DATAA
hi_i[27] => hi_o.DATAA
hi_i[28] => hi_o.DATAA
hi_i[29] => hi_o.DATAA
hi_i[30] => hi_o.DATAA
hi_i[31] => hi_o.DATAA
lo_i[0] => lo_o.DATAA
lo_i[1] => lo_o.DATAA
lo_i[2] => lo_o.DATAA
lo_i[3] => lo_o.DATAA
lo_i[4] => lo_o.DATAA
lo_i[5] => lo_o.DATAA
lo_i[6] => lo_o.DATAA
lo_i[7] => lo_o.DATAA
lo_i[8] => lo_o.DATAA
lo_i[9] => lo_o.DATAA
lo_i[10] => lo_o.DATAA
lo_i[11] => lo_o.DATAA
lo_i[12] => lo_o.DATAA
lo_i[13] => lo_o.DATAA
lo_i[14] => lo_o.DATAA
lo_i[15] => lo_o.DATAA
lo_i[16] => lo_o.DATAA
lo_i[17] => lo_o.DATAA
lo_i[18] => lo_o.DATAA
lo_i[19] => lo_o.DATAA
lo_i[20] => lo_o.DATAA
lo_i[21] => lo_o.DATAA
lo_i[22] => lo_o.DATAA
lo_i[23] => lo_o.DATAA
lo_i[24] => lo_o.DATAA
lo_i[25] => lo_o.DATAA
lo_i[26] => lo_o.DATAA
lo_i[27] => lo_o.DATAA
lo_i[28] => lo_o.DATAA
lo_i[29] => lo_o.DATAA
lo_i[30] => lo_o.DATAA
lo_i[31] => lo_o.DATAA
whilo_i => whilo_o.DATAA
aluop_i[0] => Decoder1.IN7
aluop_i[1] => Decoder1.IN6
aluop_i[2] => Decoder1.IN5
aluop_i[3] => Decoder1.IN4
aluop_i[4] => Decoder1.IN3
aluop_i[5] => Decoder1.IN2
aluop_i[6] => Decoder1.IN1
aluop_i[7] => Decoder1.IN0
mem_addr_i[0] => Equal0.IN3
mem_addr_i[0] => Equal1.IN3
mem_addr_i[0] => Mux0.IN1
mem_addr_i[0] => Mux1.IN1
mem_addr_i[0] => Mux2.IN1
mem_addr_i[0] => Mux3.IN1
mem_addr_i[0] => Mux4.IN1
mem_addr_i[0] => Mux5.IN1
mem_addr_i[0] => Mux6.IN1
mem_addr_i[0] => Mux7.IN1
mem_addr_i[0] => Mux8.IN1
mem_addr_i[0] => Mux9.IN1
mem_addr_i[0] => Mux10.IN1
mem_addr_i[0] => Mux11.IN1
mem_addr_i[0] => Mux12.IN1
mem_addr_i[0] => Mux13.IN1
mem_addr_i[0] => Mux14.IN1
mem_addr_i[0] => Mux15.IN1
mem_addr_i[0] => Mux16.IN1
mem_addr_i[0] => Mux17.IN1
mem_addr_i[0] => Mux18.IN1
mem_addr_i[0] => Mux19.IN1
mem_addr_i[0] => Mux20.IN1
mem_addr_i[0] => Mux21.IN1
mem_addr_i[0] => Mux22.IN1
mem_addr_i[0] => Mux23.IN1
mem_addr_i[0] => Decoder0.IN1
mem_addr_i[0] => Mux24.IN1
mem_addr_i[0] => Mux25.IN1
mem_addr_i[0] => Mux26.IN1
mem_addr_i[0] => Mux27.IN1
mem_addr_i[0] => Mux28.IN1
mem_addr_i[0] => Mux29.IN1
mem_addr_i[0] => Mux30.IN1
mem_addr_i[0] => Mux31.IN1
mem_addr_i[0] => Mux32.IN1
mem_addr_i[0] => Mux33.IN1
mem_addr_i[0] => Mux34.IN1
mem_addr_i[0] => Mux35.IN1
mem_addr_i[0] => Mux36.IN1
mem_addr_i[0] => Mux37.IN1
mem_addr_i[0] => Mux38.IN1
mem_addr_i[0] => Mux39.IN1
mem_addr_i[0] => Mux40.IN4
mem_addr_i[0] => Mux41.IN4
mem_addr_i[0] => Mux42.IN4
mem_addr_i[0] => Mux43.IN4
mem_addr_i[0] => Mux44.IN4
mem_addr_i[0] => Mux45.IN4
mem_addr_i[0] => Mux46.IN4
mem_addr_i[0] => Mux47.IN4
mem_addr_i[0] => Mux48.IN3
mem_addr_i[0] => Mux49.IN3
mem_addr_i[0] => Mux50.IN3
mem_addr_i[0] => Mux51.IN3
mem_addr_i[0] => Mux52.IN3
mem_addr_i[0] => Mux53.IN3
mem_addr_i[0] => Mux54.IN3
mem_addr_i[0] => Mux55.IN3
mem_addr_i[0] => Mux56.IN2
mem_addr_i[0] => Mux57.IN2
mem_addr_i[0] => Mux58.IN2
mem_addr_i[0] => Mux59.IN2
mem_addr_i[0] => Mux60.IN2
mem_addr_i[0] => Mux61.IN2
mem_addr_i[0] => Mux62.IN2
mem_addr_i[0] => Mux63.IN2
mem_addr_i[0] => Mux64.IN1
mem_addr_i[0] => Mux65.IN1
mem_addr_i[0] => Mux66.IN1
mem_addr_i[0] => Mux67.IN1
mem_addr_i[0] => Mux68.IN1
mem_addr_i[0] => Mux69.IN1
mem_addr_i[0] => Mux70.IN1
mem_addr_i[0] => Mux71.IN1
mem_addr_i[0] => Mux72.IN2
mem_addr_i[0] => Mux73.IN2
mem_addr_i[0] => Mux74.IN2
mem_addr_i[0] => Mux75.IN2
mem_addr_i[0] => Mux76.IN2
mem_addr_i[0] => Mux77.IN2
mem_addr_i[0] => Mux78.IN2
mem_addr_i[0] => Mux79.IN2
mem_addr_i[0] => Mux80.IN3
mem_addr_i[0] => Mux81.IN3
mem_addr_i[0] => Mux82.IN3
mem_addr_i[0] => Mux83.IN3
mem_addr_i[0] => Mux84.IN3
mem_addr_i[0] => Mux85.IN3
mem_addr_i[0] => Mux86.IN3
mem_addr_i[0] => Mux87.IN3
mem_addr_i[0] => mem_addr_o.DATAB
mem_addr_i[1] => Equal0.IN2
mem_addr_i[1] => Equal1.IN2
mem_addr_i[1] => Mux0.IN0
mem_addr_i[1] => Mux1.IN0
mem_addr_i[1] => Mux2.IN0
mem_addr_i[1] => Mux3.IN0
mem_addr_i[1] => Mux4.IN0
mem_addr_i[1] => Mux5.IN0
mem_addr_i[1] => Mux6.IN0
mem_addr_i[1] => Mux7.IN0
mem_addr_i[1] => Mux8.IN0
mem_addr_i[1] => Mux9.IN0
mem_addr_i[1] => Mux10.IN0
mem_addr_i[1] => Mux11.IN0
mem_addr_i[1] => Mux12.IN0
mem_addr_i[1] => Mux13.IN0
mem_addr_i[1] => Mux14.IN0
mem_addr_i[1] => Mux15.IN0
mem_addr_i[1] => Mux16.IN0
mem_addr_i[1] => Mux17.IN0
mem_addr_i[1] => Mux18.IN0
mem_addr_i[1] => Mux19.IN0
mem_addr_i[1] => Mux20.IN0
mem_addr_i[1] => Mux21.IN0
mem_addr_i[1] => Mux22.IN0
mem_addr_i[1] => Mux23.IN0
mem_addr_i[1] => Decoder0.IN0
mem_addr_i[1] => Mux24.IN0
mem_addr_i[1] => Mux25.IN0
mem_addr_i[1] => Mux26.IN0
mem_addr_i[1] => Mux27.IN0
mem_addr_i[1] => Mux28.IN0
mem_addr_i[1] => Mux29.IN0
mem_addr_i[1] => Mux30.IN0
mem_addr_i[1] => Mux31.IN0
mem_addr_i[1] => Mux32.IN0
mem_addr_i[1] => Mux33.IN0
mem_addr_i[1] => Mux34.IN0
mem_addr_i[1] => Mux35.IN0
mem_addr_i[1] => Mux36.IN0
mem_addr_i[1] => Mux37.IN0
mem_addr_i[1] => Mux38.IN0
mem_addr_i[1] => Mux39.IN0
mem_addr_i[1] => Mux40.IN3
mem_addr_i[1] => Mux41.IN3
mem_addr_i[1] => Mux42.IN3
mem_addr_i[1] => Mux43.IN3
mem_addr_i[1] => Mux44.IN3
mem_addr_i[1] => Mux45.IN3
mem_addr_i[1] => Mux46.IN3
mem_addr_i[1] => Mux47.IN3
mem_addr_i[1] => Mux48.IN2
mem_addr_i[1] => Mux49.IN2
mem_addr_i[1] => Mux50.IN2
mem_addr_i[1] => Mux51.IN2
mem_addr_i[1] => Mux52.IN2
mem_addr_i[1] => Mux53.IN2
mem_addr_i[1] => Mux54.IN2
mem_addr_i[1] => Mux55.IN2
mem_addr_i[1] => Mux56.IN1
mem_addr_i[1] => Mux57.IN1
mem_addr_i[1] => Mux58.IN1
mem_addr_i[1] => Mux59.IN1
mem_addr_i[1] => Mux60.IN1
mem_addr_i[1] => Mux61.IN1
mem_addr_i[1] => Mux62.IN1
mem_addr_i[1] => Mux63.IN1
mem_addr_i[1] => Mux64.IN0
mem_addr_i[1] => Mux65.IN0
mem_addr_i[1] => Mux66.IN0
mem_addr_i[1] => Mux67.IN0
mem_addr_i[1] => Mux68.IN0
mem_addr_i[1] => Mux69.IN0
mem_addr_i[1] => Mux70.IN0
mem_addr_i[1] => Mux71.IN0
mem_addr_i[1] => Mux72.IN1
mem_addr_i[1] => Mux73.IN1
mem_addr_i[1] => Mux74.IN1
mem_addr_i[1] => Mux75.IN1
mem_addr_i[1] => Mux76.IN1
mem_addr_i[1] => Mux77.IN1
mem_addr_i[1] => Mux78.IN1
mem_addr_i[1] => Mux79.IN1
mem_addr_i[1] => Mux80.IN2
mem_addr_i[1] => Mux81.IN2
mem_addr_i[1] => Mux82.IN2
mem_addr_i[1] => Mux83.IN2
mem_addr_i[1] => Mux84.IN2
mem_addr_i[1] => Mux85.IN2
mem_addr_i[1] => Mux86.IN2
mem_addr_i[1] => Mux87.IN2
mem_addr_i[1] => mem_addr_o.DATAB
mem_addr_i[1] => Selector18.IN17
mem_addr_i[1] => Selector17.IN7
mem_addr_i[2] => mem_addr_o.DATAB
mem_addr_i[3] => mem_addr_o.DATAB
mem_addr_i[4] => mem_addr_o.DATAB
mem_addr_i[5] => mem_addr_o.DATAB
mem_addr_i[6] => mem_addr_o.DATAB
mem_addr_i[7] => mem_addr_o.DATAB
mem_addr_i[8] => mem_addr_o.DATAB
mem_addr_i[9] => mem_addr_o.DATAB
mem_addr_i[10] => mem_addr_o.DATAB
mem_addr_i[11] => mem_addr_o.DATAB
mem_addr_i[12] => mem_addr_o.DATAB
mem_addr_i[13] => mem_addr_o.DATAB
mem_addr_i[14] => mem_addr_o.DATAB
mem_addr_i[15] => mem_addr_o.DATAB
mem_addr_i[16] => mem_addr_o.DATAB
mem_addr_i[17] => mem_addr_o.DATAB
mem_addr_i[18] => mem_addr_o.DATAB
mem_addr_i[19] => mem_addr_o.DATAB
mem_addr_i[20] => mem_addr_o.DATAB
mem_addr_i[21] => mem_addr_o.DATAB
mem_addr_i[22] => mem_addr_o.DATAB
mem_addr_i[23] => mem_addr_o.DATAB
mem_addr_i[24] => mem_addr_o.DATAB
mem_addr_i[25] => mem_addr_o.DATAB
mem_addr_i[26] => mem_addr_o.DATAB
mem_addr_i[27] => mem_addr_o.DATAB
mem_addr_i[28] => mem_addr_o.DATAB
mem_addr_i[29] => mem_addr_o.DATAB
mem_addr_i[30] => mem_addr_o.DATAB
mem_addr_i[31] => mem_addr_o.DATAB
reg2_i[0] => wdata_o.DATAA
reg2_i[0] => Mux71.IN5
reg2_i[0] => Mux79.IN5
reg2_i[0] => Mux87.IN5
reg2_i[0] => mem_data_o.DATAB
reg2_i[0] => Selector27.IN11
reg2_i[0] => Selector35.IN9
reg2_i[0] => Selector43.IN9
reg2_i[0] => Selector51.IN7
reg2_i[1] => wdata_o.DATAA
reg2_i[1] => Mux70.IN5
reg2_i[1] => Mux78.IN5
reg2_i[1] => Mux86.IN5
reg2_i[1] => mem_data_o.DATAB
reg2_i[1] => Selector26.IN11
reg2_i[1] => Selector34.IN9
reg2_i[1] => Selector42.IN9
reg2_i[1] => Selector50.IN7
reg2_i[2] => wdata_o.DATAA
reg2_i[2] => Mux69.IN5
reg2_i[2] => Mux77.IN5
reg2_i[2] => Mux85.IN5
reg2_i[2] => mem_data_o.DATAB
reg2_i[2] => Selector25.IN11
reg2_i[2] => Selector33.IN9
reg2_i[2] => Selector41.IN9
reg2_i[2] => Selector49.IN7
reg2_i[3] => wdata_o.DATAA
reg2_i[3] => Mux68.IN5
reg2_i[3] => Mux76.IN5
reg2_i[3] => Mux84.IN5
reg2_i[3] => mem_data_o.DATAB
reg2_i[3] => Selector24.IN11
reg2_i[3] => Selector32.IN9
reg2_i[3] => Selector40.IN9
reg2_i[3] => Selector48.IN7
reg2_i[4] => wdata_o.DATAA
reg2_i[4] => Mux67.IN5
reg2_i[4] => Mux75.IN5
reg2_i[4] => Mux83.IN5
reg2_i[4] => mem_data_o.DATAB
reg2_i[4] => Selector23.IN11
reg2_i[4] => Selector31.IN9
reg2_i[4] => Selector39.IN9
reg2_i[4] => Selector47.IN7
reg2_i[5] => wdata_o.DATAA
reg2_i[5] => Mux66.IN5
reg2_i[5] => Mux74.IN5
reg2_i[5] => Mux82.IN5
reg2_i[5] => mem_data_o.DATAB
reg2_i[5] => Selector22.IN11
reg2_i[5] => Selector30.IN9
reg2_i[5] => Selector38.IN9
reg2_i[5] => Selector46.IN7
reg2_i[6] => wdata_o.DATAA
reg2_i[6] => Mux65.IN5
reg2_i[6] => Mux73.IN5
reg2_i[6] => Mux81.IN5
reg2_i[6] => mem_data_o.DATAB
reg2_i[6] => Selector21.IN11
reg2_i[6] => Selector29.IN9
reg2_i[6] => Selector37.IN9
reg2_i[6] => Selector45.IN7
reg2_i[7] => wdata_o.DATAA
reg2_i[7] => Mux64.IN5
reg2_i[7] => Mux72.IN5
reg2_i[7] => Mux80.IN5
reg2_i[7] => mem_data_o.DATAB
reg2_i[7] => Selector20.IN11
reg2_i[7] => Selector28.IN9
reg2_i[7] => Selector36.IN9
reg2_i[7] => Selector44.IN7
reg2_i[8] => Mux23.IN2
reg2_i[8] => Mux23.IN3
reg2_i[8] => Mux39.IN2
reg2_i[8] => Mux63.IN5
reg2_i[8] => Mux71.IN4
reg2_i[8] => Mux79.IN4
reg2_i[8] => Mux87.IN4
reg2_i[8] => Selector27.IN10
reg2_i[8] => Selector43.IN8
reg2_i[9] => Mux22.IN2
reg2_i[9] => Mux22.IN3
reg2_i[9] => Mux38.IN2
reg2_i[9] => Mux62.IN5
reg2_i[9] => Mux70.IN4
reg2_i[9] => Mux78.IN4
reg2_i[9] => Mux86.IN4
reg2_i[9] => Selector26.IN10
reg2_i[9] => Selector42.IN8
reg2_i[10] => Mux21.IN2
reg2_i[10] => Mux21.IN3
reg2_i[10] => Mux37.IN2
reg2_i[10] => Mux61.IN5
reg2_i[10] => Mux69.IN4
reg2_i[10] => Mux77.IN4
reg2_i[10] => Mux85.IN4
reg2_i[10] => Selector25.IN10
reg2_i[10] => Selector41.IN8
reg2_i[11] => Mux20.IN2
reg2_i[11] => Mux20.IN3
reg2_i[11] => Mux36.IN2
reg2_i[11] => Mux60.IN5
reg2_i[11] => Mux68.IN4
reg2_i[11] => Mux76.IN4
reg2_i[11] => Mux84.IN4
reg2_i[11] => Selector24.IN10
reg2_i[11] => Selector40.IN8
reg2_i[12] => Mux19.IN2
reg2_i[12] => Mux19.IN3
reg2_i[12] => Mux35.IN2
reg2_i[12] => Mux59.IN5
reg2_i[12] => Mux67.IN4
reg2_i[12] => Mux75.IN4
reg2_i[12] => Mux83.IN4
reg2_i[12] => Selector23.IN10
reg2_i[12] => Selector39.IN8
reg2_i[13] => Mux18.IN2
reg2_i[13] => Mux18.IN3
reg2_i[13] => Mux34.IN2
reg2_i[13] => Mux58.IN5
reg2_i[13] => Mux66.IN4
reg2_i[13] => Mux74.IN4
reg2_i[13] => Mux82.IN4
reg2_i[13] => Selector22.IN10
reg2_i[13] => Selector38.IN8
reg2_i[14] => Mux17.IN2
reg2_i[14] => Mux17.IN3
reg2_i[14] => Mux33.IN2
reg2_i[14] => Mux57.IN5
reg2_i[14] => Mux65.IN4
reg2_i[14] => Mux73.IN4
reg2_i[14] => Mux81.IN4
reg2_i[14] => Selector21.IN10
reg2_i[14] => Selector37.IN8
reg2_i[15] => Mux16.IN2
reg2_i[15] => Mux16.IN3
reg2_i[15] => Mux32.IN2
reg2_i[15] => Mux56.IN5
reg2_i[15] => Mux64.IN4
reg2_i[15] => Mux72.IN4
reg2_i[15] => Mux80.IN4
reg2_i[15] => Selector20.IN10
reg2_i[15] => Selector36.IN8
reg2_i[16] => Mux15.IN2
reg2_i[16] => Mux31.IN2
reg2_i[16] => Mux31.IN3
reg2_i[16] => Mux55.IN5
reg2_i[16] => Mux63.IN4
reg2_i[16] => Mux71.IN3
reg2_i[16] => Mux79.IN3
reg2_i[16] => Selector35.IN8
reg2_i[17] => Mux14.IN2
reg2_i[17] => Mux30.IN2
reg2_i[17] => Mux30.IN3
reg2_i[17] => Mux54.IN5
reg2_i[17] => Mux62.IN4
reg2_i[17] => Mux70.IN3
reg2_i[17] => Mux78.IN3
reg2_i[17] => Selector34.IN8
reg2_i[18] => Mux13.IN2
reg2_i[18] => Mux29.IN2
reg2_i[18] => Mux29.IN3
reg2_i[18] => Mux53.IN5
reg2_i[18] => Mux61.IN4
reg2_i[18] => Mux69.IN3
reg2_i[18] => Mux77.IN3
reg2_i[18] => Selector33.IN8
reg2_i[19] => Mux12.IN2
reg2_i[19] => Mux28.IN2
reg2_i[19] => Mux28.IN3
reg2_i[19] => Mux52.IN5
reg2_i[19] => Mux60.IN4
reg2_i[19] => Mux68.IN3
reg2_i[19] => Mux76.IN3
reg2_i[19] => Selector32.IN8
reg2_i[20] => Mux11.IN2
reg2_i[20] => Mux27.IN2
reg2_i[20] => Mux27.IN3
reg2_i[20] => Mux51.IN5
reg2_i[20] => Mux59.IN4
reg2_i[20] => Mux67.IN3
reg2_i[20] => Mux75.IN3
reg2_i[20] => Selector31.IN8
reg2_i[21] => Mux10.IN2
reg2_i[21] => Mux26.IN2
reg2_i[21] => Mux26.IN3
reg2_i[21] => Mux50.IN5
reg2_i[21] => Mux58.IN4
reg2_i[21] => Mux66.IN3
reg2_i[21] => Mux74.IN3
reg2_i[21] => Selector30.IN8
reg2_i[22] => Mux9.IN2
reg2_i[22] => Mux25.IN2
reg2_i[22] => Mux25.IN3
reg2_i[22] => Mux49.IN5
reg2_i[22] => Mux57.IN4
reg2_i[22] => Mux65.IN3
reg2_i[22] => Mux73.IN3
reg2_i[22] => Selector29.IN8
reg2_i[23] => Mux8.IN2
reg2_i[23] => Mux24.IN2
reg2_i[23] => Mux24.IN3
reg2_i[23] => Mux48.IN5
reg2_i[23] => Mux56.IN4
reg2_i[23] => Mux64.IN3
reg2_i[23] => Mux72.IN3
reg2_i[23] => Selector28.IN8
reg2_i[24] => wdata_o.DATAA
reg2_i[24] => Mux47.IN5
reg2_i[24] => Mux55.IN4
reg2_i[24] => Mux63.IN3
reg2_i[24] => Mux71.IN2
reg2_i[24] => Selector27.IN9
reg2_i[25] => wdata_o.DATAA
reg2_i[25] => Mux46.IN5
reg2_i[25] => Mux54.IN4
reg2_i[25] => Mux62.IN3
reg2_i[25] => Mux70.IN2
reg2_i[25] => Selector26.IN9
reg2_i[26] => wdata_o.DATAA
reg2_i[26] => Mux45.IN5
reg2_i[26] => Mux53.IN4
reg2_i[26] => Mux61.IN3
reg2_i[26] => Mux69.IN2
reg2_i[26] => Selector25.IN9
reg2_i[27] => wdata_o.DATAA
reg2_i[27] => Mux44.IN5
reg2_i[27] => Mux52.IN4
reg2_i[27] => Mux60.IN3
reg2_i[27] => Mux68.IN2
reg2_i[27] => Selector24.IN9
reg2_i[28] => wdata_o.DATAA
reg2_i[28] => Mux43.IN5
reg2_i[28] => Mux51.IN4
reg2_i[28] => Mux59.IN3
reg2_i[28] => Mux67.IN2
reg2_i[28] => Selector23.IN9
reg2_i[29] => wdata_o.DATAA
reg2_i[29] => Mux42.IN5
reg2_i[29] => Mux50.IN4
reg2_i[29] => Mux58.IN3
reg2_i[29] => Mux66.IN2
reg2_i[29] => Selector22.IN9
reg2_i[30] => wdata_o.DATAA
reg2_i[30] => Mux41.IN5
reg2_i[30] => Mux49.IN4
reg2_i[30] => Mux57.IN3
reg2_i[30] => Mux65.IN2
reg2_i[30] => Selector21.IN9
reg2_i[31] => wdata_o.DATAA
reg2_i[31] => Mux40.IN5
reg2_i[31] => Mux48.IN4
reg2_i[31] => Mux56.IN3
reg2_i[31] => Mux64.IN2
reg2_i[31] => Selector20.IN9
mem_data_i[0] => Selector15.IN5
mem_data_i[0] => Mux7.IN5
mem_data_i[0] => Mux15.IN5
mem_data_i[0] => Mux23.IN5
mem_data_i[0] => wdata_o.DATAB
mem_data_i[0] => Selector83.IN15
mem_data_i[1] => Selector14.IN5
mem_data_i[1] => Mux6.IN5
mem_data_i[1] => Mux14.IN5
mem_data_i[1] => Mux22.IN5
mem_data_i[1] => wdata_o.DATAB
mem_data_i[1] => Selector82.IN15
mem_data_i[2] => Selector13.IN5
mem_data_i[2] => Mux5.IN5
mem_data_i[2] => Mux13.IN5
mem_data_i[2] => Mux21.IN5
mem_data_i[2] => wdata_o.DATAB
mem_data_i[2] => Selector81.IN15
mem_data_i[3] => Selector12.IN5
mem_data_i[3] => Mux4.IN5
mem_data_i[3] => Mux12.IN5
mem_data_i[3] => Mux20.IN5
mem_data_i[3] => wdata_o.DATAB
mem_data_i[3] => Selector80.IN15
mem_data_i[4] => Selector11.IN5
mem_data_i[4] => Mux3.IN5
mem_data_i[4] => Mux11.IN5
mem_data_i[4] => Mux19.IN5
mem_data_i[4] => wdata_o.DATAB
mem_data_i[4] => Selector79.IN15
mem_data_i[5] => Selector10.IN5
mem_data_i[5] => Mux2.IN5
mem_data_i[5] => Mux10.IN5
mem_data_i[5] => Mux18.IN5
mem_data_i[5] => wdata_o.DATAB
mem_data_i[5] => Selector78.IN15
mem_data_i[6] => Selector9.IN5
mem_data_i[6] => Mux1.IN5
mem_data_i[6] => Mux9.IN5
mem_data_i[6] => Mux17.IN5
mem_data_i[6] => wdata_o.DATAB
mem_data_i[6] => Selector77.IN15
mem_data_i[7] => Selector8.IN5
mem_data_i[7] => Mux0.IN5
mem_data_i[7] => Mux8.IN5
mem_data_i[7] => Mux16.IN5
mem_data_i[7] => wdata_o.DATAB
mem_data_i[7] => Selector76.IN15
mem_data_i[8] => Selector7.IN5
mem_data_i[8] => Mux7.IN4
mem_data_i[8] => Mux15.IN4
mem_data_i[8] => Mux23.IN4
mem_data_i[8] => Mux39.IN5
mem_data_i[8] => Selector75.IN15
mem_data_i[9] => Selector6.IN5
mem_data_i[9] => Mux6.IN4
mem_data_i[9] => Mux14.IN4
mem_data_i[9] => Mux22.IN4
mem_data_i[9] => Mux38.IN5
mem_data_i[9] => Selector74.IN15
mem_data_i[10] => Selector5.IN5
mem_data_i[10] => Mux5.IN4
mem_data_i[10] => Mux13.IN4
mem_data_i[10] => Mux21.IN4
mem_data_i[10] => Mux37.IN5
mem_data_i[10] => Selector73.IN15
mem_data_i[11] => Selector4.IN5
mem_data_i[11] => Mux4.IN4
mem_data_i[11] => Mux12.IN4
mem_data_i[11] => Mux20.IN4
mem_data_i[11] => Mux36.IN5
mem_data_i[11] => Selector72.IN15
mem_data_i[12] => Selector3.IN5
mem_data_i[12] => Mux3.IN4
mem_data_i[12] => Mux11.IN4
mem_data_i[12] => Mux19.IN4
mem_data_i[12] => Mux35.IN5
mem_data_i[12] => Selector71.IN15
mem_data_i[13] => Selector2.IN5
mem_data_i[13] => Mux2.IN4
mem_data_i[13] => Mux10.IN4
mem_data_i[13] => Mux18.IN4
mem_data_i[13] => Mux34.IN5
mem_data_i[13] => Selector70.IN15
mem_data_i[14] => Selector1.IN5
mem_data_i[14] => Mux1.IN4
mem_data_i[14] => Mux9.IN4
mem_data_i[14] => Mux17.IN4
mem_data_i[14] => Mux33.IN5
mem_data_i[14] => Selector69.IN15
mem_data_i[15] => Selector0.IN5
mem_data_i[15] => Mux0.IN4
mem_data_i[15] => Mux8.IN4
mem_data_i[15] => Mux16.IN4
mem_data_i[15] => Mux32.IN5
mem_data_i[15] => Selector68.IN15
mem_data_i[16] => Selector15.IN4
mem_data_i[16] => Mux7.IN3
mem_data_i[16] => Mux15.IN3
mem_data_i[16] => Mux31.IN5
mem_data_i[16] => Mux39.IN4
mem_data_i[16] => Selector67.IN13
mem_data_i[17] => Selector14.IN4
mem_data_i[17] => Mux6.IN3
mem_data_i[17] => Mux14.IN3
mem_data_i[17] => Mux30.IN5
mem_data_i[17] => Mux38.IN4
mem_data_i[17] => Selector66.IN13
mem_data_i[18] => Selector13.IN4
mem_data_i[18] => Mux5.IN3
mem_data_i[18] => Mux13.IN3
mem_data_i[18] => Mux29.IN5
mem_data_i[18] => Mux37.IN4
mem_data_i[18] => Selector65.IN13
mem_data_i[19] => Selector12.IN4
mem_data_i[19] => Mux4.IN3
mem_data_i[19] => Mux12.IN3
mem_data_i[19] => Mux28.IN5
mem_data_i[19] => Mux36.IN4
mem_data_i[19] => Selector64.IN13
mem_data_i[20] => Selector11.IN4
mem_data_i[20] => Mux3.IN3
mem_data_i[20] => Mux11.IN3
mem_data_i[20] => Mux27.IN5
mem_data_i[20] => Mux35.IN4
mem_data_i[20] => Selector63.IN13
mem_data_i[21] => Selector10.IN4
mem_data_i[21] => Mux2.IN3
mem_data_i[21] => Mux10.IN3
mem_data_i[21] => Mux26.IN5
mem_data_i[21] => Mux34.IN4
mem_data_i[21] => Selector62.IN13
mem_data_i[22] => Selector9.IN4
mem_data_i[22] => Mux1.IN3
mem_data_i[22] => Mux9.IN3
mem_data_i[22] => Mux25.IN5
mem_data_i[22] => Mux33.IN4
mem_data_i[22] => Selector61.IN13
mem_data_i[23] => Selector8.IN4
mem_data_i[23] => Mux0.IN3
mem_data_i[23] => Mux8.IN3
mem_data_i[23] => Mux24.IN5
mem_data_i[23] => Mux32.IN4
mem_data_i[23] => Selector60.IN13
mem_data_i[24] => Selector7.IN4
mem_data_i[24] => Mux7.IN2
mem_data_i[24] => wdata_o.DATAB
mem_data_i[24] => Mux31.IN4
mem_data_i[24] => Mux39.IN3
mem_data_i[24] => Selector59.IN13
mem_data_i[25] => Selector6.IN4
mem_data_i[25] => Mux6.IN2
mem_data_i[25] => wdata_o.DATAB
mem_data_i[25] => Mux30.IN4
mem_data_i[25] => Mux38.IN3
mem_data_i[25] => Selector58.IN13
mem_data_i[26] => Selector5.IN4
mem_data_i[26] => Mux5.IN2
mem_data_i[26] => wdata_o.DATAB
mem_data_i[26] => Mux29.IN4
mem_data_i[26] => Mux37.IN3
mem_data_i[26] => Selector57.IN13
mem_data_i[27] => Selector4.IN4
mem_data_i[27] => Mux4.IN2
mem_data_i[27] => wdata_o.DATAB
mem_data_i[27] => Mux28.IN4
mem_data_i[27] => Mux36.IN3
mem_data_i[27] => Selector56.IN13
mem_data_i[28] => Selector3.IN4
mem_data_i[28] => Mux3.IN2
mem_data_i[28] => wdata_o.DATAB
mem_data_i[28] => Mux27.IN4
mem_data_i[28] => Mux35.IN3
mem_data_i[28] => Selector55.IN13
mem_data_i[29] => Selector2.IN4
mem_data_i[29] => Mux2.IN2
mem_data_i[29] => wdata_o.DATAB
mem_data_i[29] => Mux26.IN4
mem_data_i[29] => Mux34.IN3
mem_data_i[29] => Selector54.IN13
mem_data_i[30] => Selector1.IN4
mem_data_i[30] => Mux1.IN2
mem_data_i[30] => wdata_o.DATAB
mem_data_i[30] => Mux25.IN4
mem_data_i[30] => Mux33.IN3
mem_data_i[30] => Selector53.IN13
mem_data_i[31] => Selector0.IN4
mem_data_i[31] => Mux0.IN2
mem_data_i[31] => wdata_o.DATAB
mem_data_i[31] => Mux24.IN4
mem_data_i[31] => Mux32.IN3
mem_data_i[31] => Selector52.IN13
wd_o[0] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[1] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[2] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[3] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wd_o[4] <= wd_o.DB_MAX_OUTPUT_PORT_TYPE
wreg_o <= wreg_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[0] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[1] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[2] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[3] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[4] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[5] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[6] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[7] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[8] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[9] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[10] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[11] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[12] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[13] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[14] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[15] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[16] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[17] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[18] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[19] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[20] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[21] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[22] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[23] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[24] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[25] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[26] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[27] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[28] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[29] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[30] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
wdata_o[31] <= wdata_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[0] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[1] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[2] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[3] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[4] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[5] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[6] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[7] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[8] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[9] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[10] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[11] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[12] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[13] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[14] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[15] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[16] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[17] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[18] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[19] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[20] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[21] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[22] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[23] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[24] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[25] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[26] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[27] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[28] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[29] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[30] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
hi_o[31] <= hi_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[0] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[1] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[2] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[3] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[4] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[5] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[6] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[7] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[8] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[9] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[10] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[11] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[12] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[13] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[14] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[15] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[16] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[17] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[18] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[19] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[20] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[21] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[22] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[23] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[24] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[25] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[26] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[27] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[28] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[29] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[30] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
lo_o[31] <= lo_o.DB_MAX_OUTPUT_PORT_TYPE
whilo_o <= whilo_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[0] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[1] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[2] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[3] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[4] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[5] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[6] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[7] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[8] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[9] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[10] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[11] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[12] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[13] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[14] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[15] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[16] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[17] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[18] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[19] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[20] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[21] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[22] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[23] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[24] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[25] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[26] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[27] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[28] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[29] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[30] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_addr_o[31] <= mem_addr_o.DB_MAX_OUTPUT_PORT_TYPE
mem_we_o <= mem_we.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[0] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[1] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[2] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_sel_o[3] <= mem_sel_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[0] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[1] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[2] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[3] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[4] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[5] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[6] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[7] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[8] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[9] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[10] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[11] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[12] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[13] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[14] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[15] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[16] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[17] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[18] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[19] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[20] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[21] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[22] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[23] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[24] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[25] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[26] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[27] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[28] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[29] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[30] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_data_o[31] <= mem_data_o.DB_MAX_OUTPUT_PORT_TYPE
mem_ce_o <= mem_ce_o.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|mem_wb:mem_wb0
clk => wb_whilo~reg0.CLK
clk => wb_lo[0]~reg0.CLK
clk => wb_lo[1]~reg0.CLK
clk => wb_lo[2]~reg0.CLK
clk => wb_lo[3]~reg0.CLK
clk => wb_lo[4]~reg0.CLK
clk => wb_lo[5]~reg0.CLK
clk => wb_lo[6]~reg0.CLK
clk => wb_lo[7]~reg0.CLK
clk => wb_lo[8]~reg0.CLK
clk => wb_lo[9]~reg0.CLK
clk => wb_lo[10]~reg0.CLK
clk => wb_lo[11]~reg0.CLK
clk => wb_lo[12]~reg0.CLK
clk => wb_lo[13]~reg0.CLK
clk => wb_lo[14]~reg0.CLK
clk => wb_lo[15]~reg0.CLK
clk => wb_lo[16]~reg0.CLK
clk => wb_lo[17]~reg0.CLK
clk => wb_lo[18]~reg0.CLK
clk => wb_lo[19]~reg0.CLK
clk => wb_lo[20]~reg0.CLK
clk => wb_lo[21]~reg0.CLK
clk => wb_lo[22]~reg0.CLK
clk => wb_lo[23]~reg0.CLK
clk => wb_lo[24]~reg0.CLK
clk => wb_lo[25]~reg0.CLK
clk => wb_lo[26]~reg0.CLK
clk => wb_lo[27]~reg0.CLK
clk => wb_lo[28]~reg0.CLK
clk => wb_lo[29]~reg0.CLK
clk => wb_lo[30]~reg0.CLK
clk => wb_lo[31]~reg0.CLK
clk => wb_hi[0]~reg0.CLK
clk => wb_hi[1]~reg0.CLK
clk => wb_hi[2]~reg0.CLK
clk => wb_hi[3]~reg0.CLK
clk => wb_hi[4]~reg0.CLK
clk => wb_hi[5]~reg0.CLK
clk => wb_hi[6]~reg0.CLK
clk => wb_hi[7]~reg0.CLK
clk => wb_hi[8]~reg0.CLK
clk => wb_hi[9]~reg0.CLK
clk => wb_hi[10]~reg0.CLK
clk => wb_hi[11]~reg0.CLK
clk => wb_hi[12]~reg0.CLK
clk => wb_hi[13]~reg0.CLK
clk => wb_hi[14]~reg0.CLK
clk => wb_hi[15]~reg0.CLK
clk => wb_hi[16]~reg0.CLK
clk => wb_hi[17]~reg0.CLK
clk => wb_hi[18]~reg0.CLK
clk => wb_hi[19]~reg0.CLK
clk => wb_hi[20]~reg0.CLK
clk => wb_hi[21]~reg0.CLK
clk => wb_hi[22]~reg0.CLK
clk => wb_hi[23]~reg0.CLK
clk => wb_hi[24]~reg0.CLK
clk => wb_hi[25]~reg0.CLK
clk => wb_hi[26]~reg0.CLK
clk => wb_hi[27]~reg0.CLK
clk => wb_hi[28]~reg0.CLK
clk => wb_hi[29]~reg0.CLK
clk => wb_hi[30]~reg0.CLK
clk => wb_hi[31]~reg0.CLK
clk => wb_wdata[0]~reg0.CLK
clk => wb_wdata[1]~reg0.CLK
clk => wb_wdata[2]~reg0.CLK
clk => wb_wdata[3]~reg0.CLK
clk => wb_wdata[4]~reg0.CLK
clk => wb_wdata[5]~reg0.CLK
clk => wb_wdata[6]~reg0.CLK
clk => wb_wdata[7]~reg0.CLK
clk => wb_wdata[8]~reg0.CLK
clk => wb_wdata[9]~reg0.CLK
clk => wb_wdata[10]~reg0.CLK
clk => wb_wdata[11]~reg0.CLK
clk => wb_wdata[12]~reg0.CLK
clk => wb_wdata[13]~reg0.CLK
clk => wb_wdata[14]~reg0.CLK
clk => wb_wdata[15]~reg0.CLK
clk => wb_wdata[16]~reg0.CLK
clk => wb_wdata[17]~reg0.CLK
clk => wb_wdata[18]~reg0.CLK
clk => wb_wdata[19]~reg0.CLK
clk => wb_wdata[20]~reg0.CLK
clk => wb_wdata[21]~reg0.CLK
clk => wb_wdata[22]~reg0.CLK
clk => wb_wdata[23]~reg0.CLK
clk => wb_wdata[24]~reg0.CLK
clk => wb_wdata[25]~reg0.CLK
clk => wb_wdata[26]~reg0.CLK
clk => wb_wdata[27]~reg0.CLK
clk => wb_wdata[28]~reg0.CLK
clk => wb_wdata[29]~reg0.CLK
clk => wb_wdata[30]~reg0.CLK
clk => wb_wdata[31]~reg0.CLK
clk => wb_wreg~reg0.CLK
clk => wb_wd[0]~reg0.CLK
clk => wb_wd[1]~reg0.CLK
clk => wb_wd[2]~reg0.CLK
clk => wb_wd[3]~reg0.CLK
clk => wb_wd[4]~reg0.CLK
rst => wb_wd.OUTPUTSELECT
rst => wb_wd.OUTPUTSELECT
rst => wb_wd.OUTPUTSELECT
rst => wb_wd.OUTPUTSELECT
rst => wb_wd.OUTPUTSELECT
rst => wb_wreg.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_wdata.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_hi.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_lo.OUTPUTSELECT
rst => wb_whilo.OUTPUTSELECT
mem_wd[0] => wb_wd.DATAB
mem_wd[1] => wb_wd.DATAB
mem_wd[2] => wb_wd.DATAB
mem_wd[3] => wb_wd.DATAB
mem_wd[4] => wb_wd.DATAB
mem_wreg => wb_wreg.DATAB
mem_wdata[0] => wb_wdata.DATAB
mem_wdata[1] => wb_wdata.DATAB
mem_wdata[2] => wb_wdata.DATAB
mem_wdata[3] => wb_wdata.DATAB
mem_wdata[4] => wb_wdata.DATAB
mem_wdata[5] => wb_wdata.DATAB
mem_wdata[6] => wb_wdata.DATAB
mem_wdata[7] => wb_wdata.DATAB
mem_wdata[8] => wb_wdata.DATAB
mem_wdata[9] => wb_wdata.DATAB
mem_wdata[10] => wb_wdata.DATAB
mem_wdata[11] => wb_wdata.DATAB
mem_wdata[12] => wb_wdata.DATAB
mem_wdata[13] => wb_wdata.DATAB
mem_wdata[14] => wb_wdata.DATAB
mem_wdata[15] => wb_wdata.DATAB
mem_wdata[16] => wb_wdata.DATAB
mem_wdata[17] => wb_wdata.DATAB
mem_wdata[18] => wb_wdata.DATAB
mem_wdata[19] => wb_wdata.DATAB
mem_wdata[20] => wb_wdata.DATAB
mem_wdata[21] => wb_wdata.DATAB
mem_wdata[22] => wb_wdata.DATAB
mem_wdata[23] => wb_wdata.DATAB
mem_wdata[24] => wb_wdata.DATAB
mem_wdata[25] => wb_wdata.DATAB
mem_wdata[26] => wb_wdata.DATAB
mem_wdata[27] => wb_wdata.DATAB
mem_wdata[28] => wb_wdata.DATAB
mem_wdata[29] => wb_wdata.DATAB
mem_wdata[30] => wb_wdata.DATAB
mem_wdata[31] => wb_wdata.DATAB
mem_hi[0] => wb_hi.DATAB
mem_hi[1] => wb_hi.DATAB
mem_hi[2] => wb_hi.DATAB
mem_hi[3] => wb_hi.DATAB
mem_hi[4] => wb_hi.DATAB
mem_hi[5] => wb_hi.DATAB
mem_hi[6] => wb_hi.DATAB
mem_hi[7] => wb_hi.DATAB
mem_hi[8] => wb_hi.DATAB
mem_hi[9] => wb_hi.DATAB
mem_hi[10] => wb_hi.DATAB
mem_hi[11] => wb_hi.DATAB
mem_hi[12] => wb_hi.DATAB
mem_hi[13] => wb_hi.DATAB
mem_hi[14] => wb_hi.DATAB
mem_hi[15] => wb_hi.DATAB
mem_hi[16] => wb_hi.DATAB
mem_hi[17] => wb_hi.DATAB
mem_hi[18] => wb_hi.DATAB
mem_hi[19] => wb_hi.DATAB
mem_hi[20] => wb_hi.DATAB
mem_hi[21] => wb_hi.DATAB
mem_hi[22] => wb_hi.DATAB
mem_hi[23] => wb_hi.DATAB
mem_hi[24] => wb_hi.DATAB
mem_hi[25] => wb_hi.DATAB
mem_hi[26] => wb_hi.DATAB
mem_hi[27] => wb_hi.DATAB
mem_hi[28] => wb_hi.DATAB
mem_hi[29] => wb_hi.DATAB
mem_hi[30] => wb_hi.DATAB
mem_hi[31] => wb_hi.DATAB
mem_lo[0] => wb_lo.DATAB
mem_lo[1] => wb_lo.DATAB
mem_lo[2] => wb_lo.DATAB
mem_lo[3] => wb_lo.DATAB
mem_lo[4] => wb_lo.DATAB
mem_lo[5] => wb_lo.DATAB
mem_lo[6] => wb_lo.DATAB
mem_lo[7] => wb_lo.DATAB
mem_lo[8] => wb_lo.DATAB
mem_lo[9] => wb_lo.DATAB
mem_lo[10] => wb_lo.DATAB
mem_lo[11] => wb_lo.DATAB
mem_lo[12] => wb_lo.DATAB
mem_lo[13] => wb_lo.DATAB
mem_lo[14] => wb_lo.DATAB
mem_lo[15] => wb_lo.DATAB
mem_lo[16] => wb_lo.DATAB
mem_lo[17] => wb_lo.DATAB
mem_lo[18] => wb_lo.DATAB
mem_lo[19] => wb_lo.DATAB
mem_lo[20] => wb_lo.DATAB
mem_lo[21] => wb_lo.DATAB
mem_lo[22] => wb_lo.DATAB
mem_lo[23] => wb_lo.DATAB
mem_lo[24] => wb_lo.DATAB
mem_lo[25] => wb_lo.DATAB
mem_lo[26] => wb_lo.DATAB
mem_lo[27] => wb_lo.DATAB
mem_lo[28] => wb_lo.DATAB
mem_lo[29] => wb_lo.DATAB
mem_lo[30] => wb_lo.DATAB
mem_lo[31] => wb_lo.DATAB
mem_whilo => wb_whilo.DATAB
stall[0] => ~NO_FANOUT~
stall[1] => ~NO_FANOUT~
stall[2] => ~NO_FANOUT~
stall[3] => ~NO_FANOUT~
stall[4] => always0.IN0
stall[4] => wb_wd.OUTPUTSELECT
stall[4] => wb_wd.OUTPUTSELECT
stall[4] => wb_wd.OUTPUTSELECT
stall[4] => wb_wd.OUTPUTSELECT
stall[4] => wb_wd.OUTPUTSELECT
stall[4] => wb_wreg.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_wdata.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_hi.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_lo.OUTPUTSELECT
stall[4] => wb_whilo.OUTPUTSELECT
stall[5] => always0.IN1
wb_wd[0] <= wb_wd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[1] <= wb_wd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[2] <= wb_wd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[3] <= wb_wd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wd[4] <= wb_wd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wreg <= wb_wreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[0] <= wb_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[1] <= wb_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[2] <= wb_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[3] <= wb_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[4] <= wb_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[5] <= wb_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[6] <= wb_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[7] <= wb_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[8] <= wb_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[9] <= wb_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[10] <= wb_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[11] <= wb_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[12] <= wb_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[13] <= wb_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[14] <= wb_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[15] <= wb_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[16] <= wb_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[17] <= wb_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[18] <= wb_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[19] <= wb_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[20] <= wb_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[21] <= wb_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[22] <= wb_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[23] <= wb_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[24] <= wb_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[25] <= wb_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[26] <= wb_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[27] <= wb_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[28] <= wb_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[29] <= wb_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[30] <= wb_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_wdata[31] <= wb_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[0] <= wb_hi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[1] <= wb_hi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[2] <= wb_hi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[3] <= wb_hi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[4] <= wb_hi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[5] <= wb_hi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[6] <= wb_hi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[7] <= wb_hi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[8] <= wb_hi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[9] <= wb_hi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[10] <= wb_hi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[11] <= wb_hi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[12] <= wb_hi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[13] <= wb_hi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[14] <= wb_hi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[15] <= wb_hi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[16] <= wb_hi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[17] <= wb_hi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[18] <= wb_hi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[19] <= wb_hi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[20] <= wb_hi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[21] <= wb_hi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[22] <= wb_hi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[23] <= wb_hi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[24] <= wb_hi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[25] <= wb_hi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[26] <= wb_hi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[27] <= wb_hi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[28] <= wb_hi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[29] <= wb_hi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[30] <= wb_hi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_hi[31] <= wb_hi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[0] <= wb_lo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[1] <= wb_lo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[2] <= wb_lo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[3] <= wb_lo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[4] <= wb_lo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[5] <= wb_lo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[6] <= wb_lo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[7] <= wb_lo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[8] <= wb_lo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[9] <= wb_lo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[10] <= wb_lo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[11] <= wb_lo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[12] <= wb_lo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[13] <= wb_lo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[14] <= wb_lo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[15] <= wb_lo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[16] <= wb_lo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[17] <= wb_lo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[18] <= wb_lo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[19] <= wb_lo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[20] <= wb_lo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[21] <= wb_lo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[22] <= wb_lo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[23] <= wb_lo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[24] <= wb_lo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[25] <= wb_lo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[26] <= wb_lo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[27] <= wb_lo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[28] <= wb_lo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[29] <= wb_lo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[30] <= wb_lo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_lo[31] <= wb_lo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_whilo <= wb_whilo~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|hilo_reg:hilo_reg0
clk => lo_o[0]~reg0.CLK
clk => lo_o[1]~reg0.CLK
clk => lo_o[2]~reg0.CLK
clk => lo_o[3]~reg0.CLK
clk => lo_o[4]~reg0.CLK
clk => lo_o[5]~reg0.CLK
clk => lo_o[6]~reg0.CLK
clk => lo_o[7]~reg0.CLK
clk => lo_o[8]~reg0.CLK
clk => lo_o[9]~reg0.CLK
clk => lo_o[10]~reg0.CLK
clk => lo_o[11]~reg0.CLK
clk => lo_o[12]~reg0.CLK
clk => lo_o[13]~reg0.CLK
clk => lo_o[14]~reg0.CLK
clk => lo_o[15]~reg0.CLK
clk => lo_o[16]~reg0.CLK
clk => lo_o[17]~reg0.CLK
clk => lo_o[18]~reg0.CLK
clk => lo_o[19]~reg0.CLK
clk => lo_o[20]~reg0.CLK
clk => lo_o[21]~reg0.CLK
clk => lo_o[22]~reg0.CLK
clk => lo_o[23]~reg0.CLK
clk => lo_o[24]~reg0.CLK
clk => lo_o[25]~reg0.CLK
clk => lo_o[26]~reg0.CLK
clk => lo_o[27]~reg0.CLK
clk => lo_o[28]~reg0.CLK
clk => lo_o[29]~reg0.CLK
clk => lo_o[30]~reg0.CLK
clk => lo_o[31]~reg0.CLK
clk => hi_o[0]~reg0.CLK
clk => hi_o[1]~reg0.CLK
clk => hi_o[2]~reg0.CLK
clk => hi_o[3]~reg0.CLK
clk => hi_o[4]~reg0.CLK
clk => hi_o[5]~reg0.CLK
clk => hi_o[6]~reg0.CLK
clk => hi_o[7]~reg0.CLK
clk => hi_o[8]~reg0.CLK
clk => hi_o[9]~reg0.CLK
clk => hi_o[10]~reg0.CLK
clk => hi_o[11]~reg0.CLK
clk => hi_o[12]~reg0.CLK
clk => hi_o[13]~reg0.CLK
clk => hi_o[14]~reg0.CLK
clk => hi_o[15]~reg0.CLK
clk => hi_o[16]~reg0.CLK
clk => hi_o[17]~reg0.CLK
clk => hi_o[18]~reg0.CLK
clk => hi_o[19]~reg0.CLK
clk => hi_o[20]~reg0.CLK
clk => hi_o[21]~reg0.CLK
clk => hi_o[22]~reg0.CLK
clk => hi_o[23]~reg0.CLK
clk => hi_o[24]~reg0.CLK
clk => hi_o[25]~reg0.CLK
clk => hi_o[26]~reg0.CLK
clk => hi_o[27]~reg0.CLK
clk => hi_o[28]~reg0.CLK
clk => hi_o[29]~reg0.CLK
clk => hi_o[30]~reg0.CLK
clk => hi_o[31]~reg0.CLK
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => hi_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
rst => lo_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => hi_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
we => lo_o.OUTPUTSELECT
hi_i[0] => hi_o.DATAB
hi_i[1] => hi_o.DATAB
hi_i[2] => hi_o.DATAB
hi_i[3] => hi_o.DATAB
hi_i[4] => hi_o.DATAB
hi_i[5] => hi_o.DATAB
hi_i[6] => hi_o.DATAB
hi_i[7] => hi_o.DATAB
hi_i[8] => hi_o.DATAB
hi_i[9] => hi_o.DATAB
hi_i[10] => hi_o.DATAB
hi_i[11] => hi_o.DATAB
hi_i[12] => hi_o.DATAB
hi_i[13] => hi_o.DATAB
hi_i[14] => hi_o.DATAB
hi_i[15] => hi_o.DATAB
hi_i[16] => hi_o.DATAB
hi_i[17] => hi_o.DATAB
hi_i[18] => hi_o.DATAB
hi_i[19] => hi_o.DATAB
hi_i[20] => hi_o.DATAB
hi_i[21] => hi_o.DATAB
hi_i[22] => hi_o.DATAB
hi_i[23] => hi_o.DATAB
hi_i[24] => hi_o.DATAB
hi_i[25] => hi_o.DATAB
hi_i[26] => hi_o.DATAB
hi_i[27] => hi_o.DATAB
hi_i[28] => hi_o.DATAB
hi_i[29] => hi_o.DATAB
hi_i[30] => hi_o.DATAB
hi_i[31] => hi_o.DATAB
lo_i[0] => lo_o.DATAB
lo_i[1] => lo_o.DATAB
lo_i[2] => lo_o.DATAB
lo_i[3] => lo_o.DATAB
lo_i[4] => lo_o.DATAB
lo_i[5] => lo_o.DATAB
lo_i[6] => lo_o.DATAB
lo_i[7] => lo_o.DATAB
lo_i[8] => lo_o.DATAB
lo_i[9] => lo_o.DATAB
lo_i[10] => lo_o.DATAB
lo_i[11] => lo_o.DATAB
lo_i[12] => lo_o.DATAB
lo_i[13] => lo_o.DATAB
lo_i[14] => lo_o.DATAB
lo_i[15] => lo_o.DATAB
lo_i[16] => lo_o.DATAB
lo_i[17] => lo_o.DATAB
lo_i[18] => lo_o.DATAB
lo_i[19] => lo_o.DATAB
lo_i[20] => lo_o.DATAB
lo_i[21] => lo_o.DATAB
lo_i[22] => lo_o.DATAB
lo_i[23] => lo_o.DATAB
lo_i[24] => lo_o.DATAB
lo_i[25] => lo_o.DATAB
lo_i[26] => lo_o.DATAB
lo_i[27] => lo_o.DATAB
lo_i[28] => lo_o.DATAB
lo_i[29] => lo_o.DATAB
lo_i[30] => lo_o.DATAB
lo_i[31] => lo_o.DATAB
hi_o[0] <= hi_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[1] <= hi_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[2] <= hi_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[3] <= hi_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[4] <= hi_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[5] <= hi_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[6] <= hi_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[7] <= hi_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[8] <= hi_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[9] <= hi_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[10] <= hi_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[11] <= hi_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[12] <= hi_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[13] <= hi_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[14] <= hi_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[15] <= hi_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[16] <= hi_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[17] <= hi_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[18] <= hi_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[19] <= hi_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[20] <= hi_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[21] <= hi_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[22] <= hi_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[23] <= hi_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[24] <= hi_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[25] <= hi_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[26] <= hi_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[27] <= hi_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[28] <= hi_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[29] <= hi_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[30] <= hi_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hi_o[31] <= hi_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[0] <= lo_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[1] <= lo_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[2] <= lo_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[3] <= lo_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[4] <= lo_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[5] <= lo_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[6] <= lo_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[7] <= lo_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[8] <= lo_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[9] <= lo_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[10] <= lo_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[11] <= lo_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[12] <= lo_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[13] <= lo_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[14] <= lo_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[15] <= lo_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[16] <= lo_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[17] <= lo_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[18] <= lo_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[19] <= lo_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[20] <= lo_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[21] <= lo_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[22] <= lo_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[23] <= lo_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[24] <= lo_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[25] <= lo_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[26] <= lo_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[27] <= lo_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[28] <= lo_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[29] <= lo_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[30] <= lo_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lo_o[31] <= lo_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|cpu:mips0|ctrl:ctrl0
rst => stall.OUTPUTSELECT
rst => stall.OUTPUTSELECT
rst => stall.OUTPUTSELECT
rst => stall.OUTPUTSELECT
stallreq_id => stall.DATAA
stallreq_ex => stall.OUTPUTSELECT
stallreq_ex => stall.DATAA
stall[0] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[1] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[2] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[3] <= stall.DB_MAX_OUTPUT_PORT_TYPE
stall[4] <= <GND>
stall[5] <= <GND>


|NJU_MIPS|sopc:cpu|cpu:mips0|div:div0
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => dividend[32].CLK
clk => dividend[33].CLK
clk => dividend[34].CLK
clk => dividend[35].CLK
clk => dividend[36].CLK
clk => dividend[37].CLK
clk => dividend[38].CLK
clk => dividend[39].CLK
clk => dividend[40].CLK
clk => dividend[41].CLK
clk => dividend[42].CLK
clk => dividend[43].CLK
clk => dividend[44].CLK
clk => dividend[45].CLK
clk => dividend[46].CLK
clk => dividend[47].CLK
clk => dividend[48].CLK
clk => dividend[49].CLK
clk => dividend[50].CLK
clk => dividend[51].CLK
clk => dividend[52].CLK
clk => dividend[53].CLK
clk => dividend[54].CLK
clk => dividend[55].CLK
clk => dividend[56].CLK
clk => dividend[57].CLK
clk => dividend[58].CLK
clk => dividend[59].CLK
clk => dividend[60].CLK
clk => dividend[61].CLK
clk => dividend[62].CLK
clk => dividend[63].CLK
clk => dividend[64].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => result_o[0]~reg0.CLK
clk => result_o[1]~reg0.CLK
clk => result_o[2]~reg0.CLK
clk => result_o[3]~reg0.CLK
clk => result_o[4]~reg0.CLK
clk => result_o[5]~reg0.CLK
clk => result_o[6]~reg0.CLK
clk => result_o[7]~reg0.CLK
clk => result_o[8]~reg0.CLK
clk => result_o[9]~reg0.CLK
clk => result_o[10]~reg0.CLK
clk => result_o[11]~reg0.CLK
clk => result_o[12]~reg0.CLK
clk => result_o[13]~reg0.CLK
clk => result_o[14]~reg0.CLK
clk => result_o[15]~reg0.CLK
clk => result_o[16]~reg0.CLK
clk => result_o[17]~reg0.CLK
clk => result_o[18]~reg0.CLK
clk => result_o[19]~reg0.CLK
clk => result_o[20]~reg0.CLK
clk => result_o[21]~reg0.CLK
clk => result_o[22]~reg0.CLK
clk => result_o[23]~reg0.CLK
clk => result_o[24]~reg0.CLK
clk => result_o[25]~reg0.CLK
clk => result_o[26]~reg0.CLK
clk => result_o[27]~reg0.CLK
clk => result_o[28]~reg0.CLK
clk => result_o[29]~reg0.CLK
clk => result_o[30]~reg0.CLK
clk => result_o[31]~reg0.CLK
clk => result_o[32]~reg0.CLK
clk => result_o[33]~reg0.CLK
clk => result_o[34]~reg0.CLK
clk => result_o[35]~reg0.CLK
clk => result_o[36]~reg0.CLK
clk => result_o[37]~reg0.CLK
clk => result_o[38]~reg0.CLK
clk => result_o[39]~reg0.CLK
clk => result_o[40]~reg0.CLK
clk => result_o[41]~reg0.CLK
clk => result_o[42]~reg0.CLK
clk => result_o[43]~reg0.CLK
clk => result_o[44]~reg0.CLK
clk => result_o[45]~reg0.CLK
clk => result_o[46]~reg0.CLK
clk => result_o[47]~reg0.CLK
clk => result_o[48]~reg0.CLK
clk => result_o[49]~reg0.CLK
clk => result_o[50]~reg0.CLK
clk => result_o[51]~reg0.CLK
clk => result_o[52]~reg0.CLK
clk => result_o[53]~reg0.CLK
clk => result_o[54]~reg0.CLK
clk => result_o[55]~reg0.CLK
clk => result_o[56]~reg0.CLK
clk => result_o[57]~reg0.CLK
clk => result_o[58]~reg0.CLK
clk => result_o[59]~reg0.CLK
clk => result_o[60]~reg0.CLK
clk => result_o[61]~reg0.CLK
clk => result_o[62]~reg0.CLK
clk => result_o[63]~reg0.CLK
clk => ready_o~reg0.CLK
clk => state~5.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => ready_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => result_o.OUTPUTSELECT
rst => dividend[16].ENA
rst => dividend[15].ENA
rst => dividend[14].ENA
rst => dividend[13].ENA
rst => dividend[12].ENA
rst => dividend[11].ENA
rst => dividend[10].ENA
rst => dividend[9].ENA
rst => dividend[8].ENA
rst => dividend[7].ENA
rst => dividend[6].ENA
rst => dividend[5].ENA
rst => dividend[4].ENA
rst => dividend[3].ENA
rst => dividend[2].ENA
rst => dividend[1].ENA
rst => dividend[0].ENA
rst => divisor[31].ENA
rst => divisor[30].ENA
rst => divisor[29].ENA
rst => divisor[28].ENA
rst => divisor[27].ENA
rst => divisor[26].ENA
rst => divisor[25].ENA
rst => divisor[24].ENA
rst => divisor[23].ENA
rst => divisor[22].ENA
rst => divisor[21].ENA
rst => divisor[20].ENA
rst => divisor[19].ENA
rst => divisor[18].ENA
rst => divisor[17].ENA
rst => divisor[16].ENA
rst => divisor[15].ENA
rst => divisor[14].ENA
rst => divisor[13].ENA
rst => divisor[12].ENA
rst => divisor[11].ENA
rst => divisor[10].ENA
rst => divisor[9].ENA
rst => divisor[8].ENA
rst => divisor[7].ENA
rst => divisor[6].ENA
rst => divisor[5].ENA
rst => divisor[4].ENA
rst => divisor[3].ENA
rst => divisor[2].ENA
rst => divisor[1].ENA
rst => divisor[0].ENA
rst => dividend[17].ENA
rst => dividend[18].ENA
rst => dividend[19].ENA
rst => dividend[20].ENA
rst => dividend[21].ENA
rst => dividend[22].ENA
rst => dividend[23].ENA
rst => dividend[24].ENA
rst => dividend[25].ENA
rst => dividend[26].ENA
rst => dividend[27].ENA
rst => dividend[28].ENA
rst => dividend[29].ENA
rst => dividend[30].ENA
rst => dividend[31].ENA
rst => dividend[32].ENA
rst => dividend[33].ENA
rst => dividend[34].ENA
rst => dividend[35].ENA
rst => dividend[36].ENA
rst => dividend[37].ENA
rst => dividend[38].ENA
rst => dividend[39].ENA
rst => dividend[40].ENA
rst => dividend[41].ENA
rst => dividend[42].ENA
rst => dividend[43].ENA
rst => dividend[44].ENA
rst => dividend[45].ENA
rst => dividend[46].ENA
rst => dividend[47].ENA
rst => dividend[48].ENA
rst => dividend[49].ENA
rst => dividend[50].ENA
rst => dividend[51].ENA
rst => dividend[52].ENA
rst => dividend[53].ENA
rst => dividend[54].ENA
rst => dividend[55].ENA
rst => dividend[56].ENA
rst => dividend[57].ENA
rst => dividend[58].ENA
rst => dividend[59].ENA
rst => dividend[60].ENA
rst => dividend[61].ENA
rst => dividend[62].ENA
rst => dividend[63].ENA
rst => dividend[64].ENA
rst => cnt[0].ENA
rst => cnt[1].ENA
rst => cnt[2].ENA
rst => cnt[3].ENA
rst => cnt[4].ENA
rst => cnt[5].ENA
signed_div_i => always0.IN0
signed_div_i => always0.IN0
signed_div_i => always0.IN1
signed_div_i => always0.IN1
opdata1_i[0] => temp_op1.DATAA
opdata1_i[0] => Add1.IN64
opdata1_i[1] => temp_op1.DATAA
opdata1_i[1] => Add1.IN63
opdata1_i[2] => temp_op1.DATAA
opdata1_i[2] => Add1.IN62
opdata1_i[3] => temp_op1.DATAA
opdata1_i[3] => Add1.IN61
opdata1_i[4] => temp_op1.DATAA
opdata1_i[4] => Add1.IN60
opdata1_i[5] => temp_op1.DATAA
opdata1_i[5] => Add1.IN59
opdata1_i[6] => temp_op1.DATAA
opdata1_i[6] => Add1.IN58
opdata1_i[7] => temp_op1.DATAA
opdata1_i[7] => Add1.IN57
opdata1_i[8] => temp_op1.DATAA
opdata1_i[8] => Add1.IN56
opdata1_i[9] => temp_op1.DATAA
opdata1_i[9] => Add1.IN55
opdata1_i[10] => temp_op1.DATAA
opdata1_i[10] => Add1.IN54
opdata1_i[11] => temp_op1.DATAA
opdata1_i[11] => Add1.IN53
opdata1_i[12] => temp_op1.DATAA
opdata1_i[12] => Add1.IN52
opdata1_i[13] => temp_op1.DATAA
opdata1_i[13] => Add1.IN51
opdata1_i[14] => temp_op1.DATAA
opdata1_i[14] => Add1.IN50
opdata1_i[15] => temp_op1.DATAA
opdata1_i[15] => Add1.IN49
opdata1_i[16] => temp_op1.DATAA
opdata1_i[16] => Add1.IN48
opdata1_i[17] => temp_op1.DATAA
opdata1_i[17] => Add1.IN47
opdata1_i[18] => temp_op1.DATAA
opdata1_i[18] => Add1.IN46
opdata1_i[19] => temp_op1.DATAA
opdata1_i[19] => Add1.IN45
opdata1_i[20] => temp_op1.DATAA
opdata1_i[20] => Add1.IN44
opdata1_i[21] => temp_op1.DATAA
opdata1_i[21] => Add1.IN43
opdata1_i[22] => temp_op1.DATAA
opdata1_i[22] => Add1.IN42
opdata1_i[23] => temp_op1.DATAA
opdata1_i[23] => Add1.IN41
opdata1_i[24] => temp_op1.DATAA
opdata1_i[24] => Add1.IN40
opdata1_i[25] => temp_op1.DATAA
opdata1_i[25] => Add1.IN39
opdata1_i[26] => temp_op1.DATAA
opdata1_i[26] => Add1.IN38
opdata1_i[27] => temp_op1.DATAA
opdata1_i[27] => Add1.IN37
opdata1_i[28] => temp_op1.DATAA
opdata1_i[28] => Add1.IN36
opdata1_i[29] => temp_op1.DATAA
opdata1_i[29] => Add1.IN35
opdata1_i[30] => temp_op1.DATAA
opdata1_i[30] => Add1.IN34
opdata1_i[31] => always0.IN1
opdata1_i[31] => temp_op1.DATAA
opdata1_i[31] => always0.IN0
opdata1_i[31] => always0.IN1
opdata1_i[31] => Add1.IN33
opdata2_i[0] => temp_op2.DATAA
opdata2_i[0] => Equal0.IN31
opdata2_i[0] => Add2.IN64
opdata2_i[1] => temp_op2.DATAA
opdata2_i[1] => Equal0.IN30
opdata2_i[1] => Add2.IN63
opdata2_i[2] => temp_op2.DATAA
opdata2_i[2] => Equal0.IN29
opdata2_i[2] => Add2.IN62
opdata2_i[3] => temp_op2.DATAA
opdata2_i[3] => Equal0.IN28
opdata2_i[3] => Add2.IN61
opdata2_i[4] => temp_op2.DATAA
opdata2_i[4] => Equal0.IN27
opdata2_i[4] => Add2.IN60
opdata2_i[5] => temp_op2.DATAA
opdata2_i[5] => Equal0.IN26
opdata2_i[5] => Add2.IN59
opdata2_i[6] => temp_op2.DATAA
opdata2_i[6] => Equal0.IN25
opdata2_i[6] => Add2.IN58
opdata2_i[7] => temp_op2.DATAA
opdata2_i[7] => Equal0.IN24
opdata2_i[7] => Add2.IN57
opdata2_i[8] => temp_op2.DATAA
opdata2_i[8] => Equal0.IN23
opdata2_i[8] => Add2.IN56
opdata2_i[9] => temp_op2.DATAA
opdata2_i[9] => Equal0.IN22
opdata2_i[9] => Add2.IN55
opdata2_i[10] => temp_op2.DATAA
opdata2_i[10] => Equal0.IN21
opdata2_i[10] => Add2.IN54
opdata2_i[11] => temp_op2.DATAA
opdata2_i[11] => Equal0.IN20
opdata2_i[11] => Add2.IN53
opdata2_i[12] => temp_op2.DATAA
opdata2_i[12] => Equal0.IN19
opdata2_i[12] => Add2.IN52
opdata2_i[13] => temp_op2.DATAA
opdata2_i[13] => Equal0.IN18
opdata2_i[13] => Add2.IN51
opdata2_i[14] => temp_op2.DATAA
opdata2_i[14] => Equal0.IN17
opdata2_i[14] => Add2.IN50
opdata2_i[15] => temp_op2.DATAA
opdata2_i[15] => Equal0.IN16
opdata2_i[15] => Add2.IN49
opdata2_i[16] => temp_op2.DATAA
opdata2_i[16] => Equal0.IN15
opdata2_i[16] => Add2.IN48
opdata2_i[17] => temp_op2.DATAA
opdata2_i[17] => Equal0.IN14
opdata2_i[17] => Add2.IN47
opdata2_i[18] => temp_op2.DATAA
opdata2_i[18] => Equal0.IN13
opdata2_i[18] => Add2.IN46
opdata2_i[19] => temp_op2.DATAA
opdata2_i[19] => Equal0.IN12
opdata2_i[19] => Add2.IN45
opdata2_i[20] => temp_op2.DATAA
opdata2_i[20] => Equal0.IN11
opdata2_i[20] => Add2.IN44
opdata2_i[21] => temp_op2.DATAA
opdata2_i[21] => Equal0.IN10
opdata2_i[21] => Add2.IN43
opdata2_i[22] => temp_op2.DATAA
opdata2_i[22] => Equal0.IN9
opdata2_i[22] => Add2.IN42
opdata2_i[23] => temp_op2.DATAA
opdata2_i[23] => Equal0.IN8
opdata2_i[23] => Add2.IN41
opdata2_i[24] => temp_op2.DATAA
opdata2_i[24] => Equal0.IN7
opdata2_i[24] => Add2.IN40
opdata2_i[25] => temp_op2.DATAA
opdata2_i[25] => Equal0.IN6
opdata2_i[25] => Add2.IN39
opdata2_i[26] => temp_op2.DATAA
opdata2_i[26] => Equal0.IN5
opdata2_i[26] => Add2.IN38
opdata2_i[27] => temp_op2.DATAA
opdata2_i[27] => Equal0.IN4
opdata2_i[27] => Add2.IN37
opdata2_i[28] => temp_op2.DATAA
opdata2_i[28] => Equal0.IN3
opdata2_i[28] => Add2.IN36
opdata2_i[29] => temp_op2.DATAA
opdata2_i[29] => Equal0.IN2
opdata2_i[29] => Add2.IN35
opdata2_i[30] => temp_op2.DATAA
opdata2_i[30] => Equal0.IN1
opdata2_i[30] => Add2.IN34
opdata2_i[31] => always0.IN1
opdata2_i[31] => temp_op2.DATAA
opdata2_i[31] => always0.IN1
opdata2_i[31] => Equal0.IN0
opdata2_i[31] => Add2.IN33
start_i => always0.IN0
start_i => Selector75.IN2
start_i => state.OUTPUTSELECT
start_i => state.OUTPUTSELECT
start_i => state.OUTPUTSELECT
start_i => state.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
start_i => result_o.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => dividend.OUTPUTSELECT
annul_i => cnt.OUTPUTSELECT
annul_i => cnt.OUTPUTSELECT
annul_i => cnt.OUTPUTSELECT
annul_i => cnt.OUTPUTSELECT
annul_i => cnt.OUTPUTSELECT
annul_i => cnt.OUTPUTSELECT
annul_i => state.OUTPUTSELECT
annul_i => state.OUTPUTSELECT
annul_i => state.OUTPUTSELECT
annul_i => state.OUTPUTSELECT
annul_i => always0.IN1
result_o[0] <= result_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[8] <= result_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[9] <= result_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[10] <= result_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[11] <= result_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[12] <= result_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[13] <= result_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[14] <= result_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[15] <= result_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[16] <= result_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[17] <= result_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[18] <= result_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[19] <= result_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[20] <= result_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[21] <= result_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[22] <= result_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[23] <= result_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[24] <= result_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[25] <= result_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[26] <= result_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[27] <= result_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[28] <= result_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[29] <= result_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[30] <= result_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[31] <= result_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[32] <= result_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[33] <= result_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[34] <= result_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[35] <= result_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[36] <= result_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[37] <= result_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[38] <= result_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[39] <= result_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[40] <= result_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[41] <= result_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[42] <= result_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[43] <= result_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[44] <= result_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[45] <= result_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[46] <= result_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[47] <= result_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[48] <= result_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[49] <= result_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[50] <= result_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[51] <= result_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[52] <= result_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[53] <= result_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[54] <= result_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[55] <= result_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[56] <= result_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[57] <= result_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[58] <= result_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[59] <= result_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[60] <= result_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[61] <= result_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[62] <= result_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result_o[63] <= result_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready_o <= ready_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|inst_ram:inst_ram0
clk => inst_ram_mem.we_a.CLK
clk => inst_ram_mem.waddr_a[5].CLK
clk => inst_ram_mem.waddr_a[4].CLK
clk => inst_ram_mem.waddr_a[3].CLK
clk => inst_ram_mem.waddr_a[2].CLK
clk => inst_ram_mem.waddr_a[1].CLK
clk => inst_ram_mem.waddr_a[0].CLK
clk => inst_ram_mem.data_a[31].CLK
clk => inst_ram_mem.data_a[30].CLK
clk => inst_ram_mem.data_a[29].CLK
clk => inst_ram_mem.data_a[28].CLK
clk => inst_ram_mem.data_a[27].CLK
clk => inst_ram_mem.data_a[26].CLK
clk => inst_ram_mem.data_a[25].CLK
clk => inst_ram_mem.data_a[24].CLK
clk => inst_ram_mem.data_a[23].CLK
clk => inst_ram_mem.data_a[22].CLK
clk => inst_ram_mem.data_a[21].CLK
clk => inst_ram_mem.data_a[20].CLK
clk => inst_ram_mem.data_a[19].CLK
clk => inst_ram_mem.data_a[18].CLK
clk => inst_ram_mem.data_a[17].CLK
clk => inst_ram_mem.data_a[16].CLK
clk => inst_ram_mem.data_a[15].CLK
clk => inst_ram_mem.data_a[14].CLK
clk => inst_ram_mem.data_a[13].CLK
clk => inst_ram_mem.data_a[12].CLK
clk => inst_ram_mem.data_a[11].CLK
clk => inst_ram_mem.data_a[10].CLK
clk => inst_ram_mem.data_a[9].CLK
clk => inst_ram_mem.data_a[8].CLK
clk => inst_ram_mem.data_a[7].CLK
clk => inst_ram_mem.data_a[6].CLK
clk => inst_ram_mem.data_a[5].CLK
clk => inst_ram_mem.data_a[4].CLK
clk => inst_ram_mem.data_a[3].CLK
clk => inst_ram_mem.data_a[2].CLK
clk => inst_ram_mem.data_a[1].CLK
clk => inst_ram_mem.data_a[0].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => data_o[24]~reg0.CLK
clk => data_o[25]~reg0.CLK
clk => data_o[26]~reg0.CLK
clk => data_o[27]~reg0.CLK
clk => data_o[28]~reg0.CLK
clk => data_o[29]~reg0.CLK
clk => data_o[30]~reg0.CLK
clk => data_o[31]~reg0.CLK
clk => inst[0]~reg0.CLK
clk => inst[1]~reg0.CLK
clk => inst[2]~reg0.CLK
clk => inst[3]~reg0.CLK
clk => inst[4]~reg0.CLK
clk => inst[5]~reg0.CLK
clk => inst[6]~reg0.CLK
clk => inst[7]~reg0.CLK
clk => inst[8]~reg0.CLK
clk => inst[9]~reg0.CLK
clk => inst[10]~reg0.CLK
clk => inst[11]~reg0.CLK
clk => inst[12]~reg0.CLK
clk => inst[13]~reg0.CLK
clk => inst[14]~reg0.CLK
clk => inst[15]~reg0.CLK
clk => inst[16]~reg0.CLK
clk => inst[17]~reg0.CLK
clk => inst[18]~reg0.CLK
clk => inst[19]~reg0.CLK
clk => inst[20]~reg0.CLK
clk => inst[21]~reg0.CLK
clk => inst[22]~reg0.CLK
clk => inst[23]~reg0.CLK
clk => inst[24]~reg0.CLK
clk => inst[25]~reg0.CLK
clk => inst[26]~reg0.CLK
clk => inst[27]~reg0.CLK
clk => inst[28]~reg0.CLK
clk => inst[29]~reg0.CLK
clk => inst[30]~reg0.CLK
clk => inst[31]~reg0.CLK
clk => inst_ram_mem.CLK0
ce => inst_ram_mem.OUTPUTSELECT
ce => data_o[0]~reg0.ENA
ce => data_o[1]~reg0.ENA
ce => data_o[2]~reg0.ENA
ce => data_o[3]~reg0.ENA
ce => data_o[4]~reg0.ENA
ce => data_o[5]~reg0.ENA
ce => data_o[6]~reg0.ENA
ce => data_o[7]~reg0.ENA
ce => data_o[8]~reg0.ENA
ce => data_o[9]~reg0.ENA
ce => data_o[10]~reg0.ENA
ce => data_o[11]~reg0.ENA
ce => data_o[12]~reg0.ENA
ce => data_o[13]~reg0.ENA
ce => data_o[14]~reg0.ENA
ce => data_o[15]~reg0.ENA
ce => data_o[16]~reg0.ENA
ce => data_o[17]~reg0.ENA
ce => data_o[18]~reg0.ENA
ce => data_o[19]~reg0.ENA
ce => data_o[20]~reg0.ENA
ce => data_o[21]~reg0.ENA
ce => data_o[22]~reg0.ENA
ce => data_o[23]~reg0.ENA
ce => data_o[24]~reg0.ENA
ce => data_o[25]~reg0.ENA
ce => data_o[26]~reg0.ENA
ce => data_o[27]~reg0.ENA
ce => data_o[28]~reg0.ENA
ce => data_o[29]~reg0.ENA
ce => data_o[30]~reg0.ENA
ce => data_o[31]~reg0.ENA
rom_ce => inst[0]~reg0.ENA
rom_ce => inst[1]~reg0.ENA
rom_ce => inst[2]~reg0.ENA
rom_ce => inst[3]~reg0.ENA
rom_ce => inst[4]~reg0.ENA
rom_ce => inst[5]~reg0.ENA
rom_ce => inst[6]~reg0.ENA
rom_ce => inst[7]~reg0.ENA
rom_ce => inst[8]~reg0.ENA
rom_ce => inst[9]~reg0.ENA
rom_ce => inst[10]~reg0.ENA
rom_ce => inst[11]~reg0.ENA
rom_ce => inst[12]~reg0.ENA
rom_ce => inst[13]~reg0.ENA
rom_ce => inst[14]~reg0.ENA
rom_ce => inst[15]~reg0.ENA
rom_ce => inst[16]~reg0.ENA
rom_ce => inst[17]~reg0.ENA
rom_ce => inst[18]~reg0.ENA
rom_ce => inst[19]~reg0.ENA
rom_ce => inst[20]~reg0.ENA
rom_ce => inst[21]~reg0.ENA
rom_ce => inst[22]~reg0.ENA
rom_ce => inst[23]~reg0.ENA
rom_ce => inst[24]~reg0.ENA
rom_ce => inst[25]~reg0.ENA
rom_ce => inst[26]~reg0.ENA
rom_ce => inst[27]~reg0.ENA
rom_ce => inst[28]~reg0.ENA
rom_ce => inst[29]~reg0.ENA
rom_ce => inst[30]~reg0.ENA
rom_ce => inst[31]~reg0.ENA
inst_addr[0] => ~NO_FANOUT~
inst_addr[1] => ~NO_FANOUT~
inst_addr[2] => inst_ram_mem.RADDR
inst_addr[3] => inst_ram_mem.RADDR1
inst_addr[4] => inst_ram_mem.RADDR2
inst_addr[5] => inst_ram_mem.RADDR3
inst_addr[6] => inst_ram_mem.RADDR4
inst_addr[7] => inst_ram_mem.RADDR5
inst_addr[8] => ~NO_FANOUT~
inst_addr[9] => ~NO_FANOUT~
inst_addr[10] => ~NO_FANOUT~
inst_addr[11] => ~NO_FANOUT~
inst_addr[12] => ~NO_FANOUT~
inst_addr[13] => ~NO_FANOUT~
inst_addr[14] => ~NO_FANOUT~
inst_addr[15] => ~NO_FANOUT~
inst_addr[16] => ~NO_FANOUT~
inst_addr[17] => ~NO_FANOUT~
inst_addr[18] => ~NO_FANOUT~
inst_addr[19] => ~NO_FANOUT~
inst_addr[20] => ~NO_FANOUT~
inst_addr[21] => ~NO_FANOUT~
inst_addr[22] => ~NO_FANOUT~
inst_addr[23] => ~NO_FANOUT~
inst_addr[24] => ~NO_FANOUT~
inst_addr[25] => ~NO_FANOUT~
inst_addr[26] => ~NO_FANOUT~
inst_addr[27] => ~NO_FANOUT~
inst_addr[28] => ~NO_FANOUT~
inst_addr[29] => ~NO_FANOUT~
inst_addr[30] => ~NO_FANOUT~
inst_addr[31] => ~NO_FANOUT~
inst[0] <= inst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => inst_ram_mem.DATAB
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => inst_ram_mem.waddr_a[0].DATAIN
addr[2] => inst_ram_mem.WADDR
addr[2] => inst_ram_mem.PORTBRADDR
addr[3] => inst_ram_mem.waddr_a[1].DATAIN
addr[3] => inst_ram_mem.WADDR1
addr[3] => inst_ram_mem.PORTBRADDR1
addr[4] => inst_ram_mem.waddr_a[2].DATAIN
addr[4] => inst_ram_mem.WADDR2
addr[4] => inst_ram_mem.PORTBRADDR2
addr[5] => inst_ram_mem.waddr_a[3].DATAIN
addr[5] => inst_ram_mem.WADDR3
addr[5] => inst_ram_mem.PORTBRADDR3
addr[6] => inst_ram_mem.waddr_a[4].DATAIN
addr[6] => inst_ram_mem.WADDR4
addr[6] => inst_ram_mem.PORTBRADDR4
addr[7] => inst_ram_mem.waddr_a[5].DATAIN
addr[7] => inst_ram_mem.WADDR5
addr[7] => inst_ram_mem.PORTBRADDR5
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
data_i[0] => inst_ram_mem.data_a[0].DATAIN
data_i[0] => inst_ram_mem.DATAIN
data_i[1] => inst_ram_mem.data_a[1].DATAIN
data_i[1] => inst_ram_mem.DATAIN1
data_i[2] => inst_ram_mem.data_a[2].DATAIN
data_i[2] => inst_ram_mem.DATAIN2
data_i[3] => inst_ram_mem.data_a[3].DATAIN
data_i[3] => inst_ram_mem.DATAIN3
data_i[4] => inst_ram_mem.data_a[4].DATAIN
data_i[4] => inst_ram_mem.DATAIN4
data_i[5] => inst_ram_mem.data_a[5].DATAIN
data_i[5] => inst_ram_mem.DATAIN5
data_i[6] => inst_ram_mem.data_a[6].DATAIN
data_i[6] => inst_ram_mem.DATAIN6
data_i[7] => inst_ram_mem.data_a[7].DATAIN
data_i[7] => inst_ram_mem.DATAIN7
data_i[8] => inst_ram_mem.data_a[8].DATAIN
data_i[8] => inst_ram_mem.DATAIN8
data_i[9] => inst_ram_mem.data_a[9].DATAIN
data_i[9] => inst_ram_mem.DATAIN9
data_i[10] => inst_ram_mem.data_a[10].DATAIN
data_i[10] => inst_ram_mem.DATAIN10
data_i[11] => inst_ram_mem.data_a[11].DATAIN
data_i[11] => inst_ram_mem.DATAIN11
data_i[12] => inst_ram_mem.data_a[12].DATAIN
data_i[12] => inst_ram_mem.DATAIN12
data_i[13] => inst_ram_mem.data_a[13].DATAIN
data_i[13] => inst_ram_mem.DATAIN13
data_i[14] => inst_ram_mem.data_a[14].DATAIN
data_i[14] => inst_ram_mem.DATAIN14
data_i[15] => inst_ram_mem.data_a[15].DATAIN
data_i[15] => inst_ram_mem.DATAIN15
data_i[16] => inst_ram_mem.data_a[16].DATAIN
data_i[16] => inst_ram_mem.DATAIN16
data_i[17] => inst_ram_mem.data_a[17].DATAIN
data_i[17] => inst_ram_mem.DATAIN17
data_i[18] => inst_ram_mem.data_a[18].DATAIN
data_i[18] => inst_ram_mem.DATAIN18
data_i[19] => inst_ram_mem.data_a[19].DATAIN
data_i[19] => inst_ram_mem.DATAIN19
data_i[20] => inst_ram_mem.data_a[20].DATAIN
data_i[20] => inst_ram_mem.DATAIN20
data_i[21] => inst_ram_mem.data_a[21].DATAIN
data_i[21] => inst_ram_mem.DATAIN21
data_i[22] => inst_ram_mem.data_a[22].DATAIN
data_i[22] => inst_ram_mem.DATAIN22
data_i[23] => inst_ram_mem.data_a[23].DATAIN
data_i[23] => inst_ram_mem.DATAIN23
data_i[24] => inst_ram_mem.data_a[24].DATAIN
data_i[24] => inst_ram_mem.DATAIN24
data_i[25] => inst_ram_mem.data_a[25].DATAIN
data_i[25] => inst_ram_mem.DATAIN25
data_i[26] => inst_ram_mem.data_a[26].DATAIN
data_i[26] => inst_ram_mem.DATAIN26
data_i[27] => inst_ram_mem.data_a[27].DATAIN
data_i[27] => inst_ram_mem.DATAIN27
data_i[28] => inst_ram_mem.data_a[28].DATAIN
data_i[28] => inst_ram_mem.DATAIN28
data_i[29] => inst_ram_mem.data_a[29].DATAIN
data_i[29] => inst_ram_mem.DATAIN29
data_i[30] => inst_ram_mem.data_a[30].DATAIN
data_i[30] => inst_ram_mem.DATAIN30
data_i[31] => inst_ram_mem.data_a[31].DATAIN
data_i[31] => inst_ram_mem.DATAIN31
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|inst_rom:inst_rom0
clk => clk.IN1
ce => data_o[0]~reg0.ENA
ce => inst[0]~reg0.ENA
ce => data_o[1]~reg0.ENA
ce => data_o[2]~reg0.ENA
ce => data_o[3]~reg0.ENA
ce => data_o[4]~reg0.ENA
ce => data_o[5]~reg0.ENA
ce => data_o[6]~reg0.ENA
ce => data_o[7]~reg0.ENA
ce => data_o[8]~reg0.ENA
ce => data_o[9]~reg0.ENA
ce => data_o[10]~reg0.ENA
ce => data_o[11]~reg0.ENA
ce => data_o[12]~reg0.ENA
ce => data_o[13]~reg0.ENA
ce => data_o[14]~reg0.ENA
ce => data_o[15]~reg0.ENA
ce => data_o[16]~reg0.ENA
ce => data_o[17]~reg0.ENA
ce => data_o[18]~reg0.ENA
ce => data_o[19]~reg0.ENA
ce => data_o[20]~reg0.ENA
ce => data_o[21]~reg0.ENA
ce => data_o[22]~reg0.ENA
ce => data_o[23]~reg0.ENA
ce => data_o[24]~reg0.ENA
ce => data_o[25]~reg0.ENA
ce => data_o[26]~reg0.ENA
ce => data_o[27]~reg0.ENA
ce => data_o[28]~reg0.ENA
ce => data_o[29]~reg0.ENA
ce => data_o[30]~reg0.ENA
ce => data_o[31]~reg0.ENA
ce => inst[1]~reg0.ENA
ce => inst[2]~reg0.ENA
ce => inst[3]~reg0.ENA
ce => inst[4]~reg0.ENA
ce => inst[5]~reg0.ENA
ce => inst[6]~reg0.ENA
ce => inst[7]~reg0.ENA
ce => inst[8]~reg0.ENA
ce => inst[9]~reg0.ENA
ce => inst[10]~reg0.ENA
ce => inst[11]~reg0.ENA
ce => inst[12]~reg0.ENA
ce => inst[13]~reg0.ENA
ce => inst[14]~reg0.ENA
ce => inst[15]~reg0.ENA
ce => inst[16]~reg0.ENA
ce => inst[17]~reg0.ENA
ce => inst[18]~reg0.ENA
ce => inst[19]~reg0.ENA
ce => inst[20]~reg0.ENA
ce => inst[21]~reg0.ENA
ce => inst[22]~reg0.ENA
ce => inst[23]~reg0.ENA
ce => inst[24]~reg0.ENA
ce => inst[25]~reg0.ENA
ce => inst[26]~reg0.ENA
ce => inst[27]~reg0.ENA
ce => inst[28]~reg0.ENA
ce => inst[29]~reg0.ENA
ce => inst[30]~reg0.ENA
ce => inst[31]~reg0.ENA
sel[0] => Equal0.IN3
sel[1] => Equal0.IN2
sel[2] => Equal0.IN1
sel[3] => Equal0.IN0
inst_addr[0] => ~NO_FANOUT~
inst_addr[1] => ~NO_FANOUT~
inst_addr[2] => inst_addr[2].IN1
inst_addr[3] => inst_addr[3].IN1
inst_addr[4] => inst_addr[4].IN1
inst_addr[5] => inst_addr[5].IN1
inst_addr[6] => inst_addr[6].IN1
inst_addr[7] => inst_addr[7].IN1
inst_addr[8] => inst_addr[8].IN1
inst_addr[9] => inst_addr[9].IN1
inst_addr[10] => inst_addr[10].IN1
inst_addr[11] => inst_addr[11].IN1
inst_addr[12] => inst_addr[12].IN1
inst_addr[13] => inst_addr[13].IN1
inst_addr[14] => inst_addr[14].IN1
inst_addr[15] => ~NO_FANOUT~
inst_addr[16] => ~NO_FANOUT~
inst_addr[17] => ~NO_FANOUT~
inst_addr[18] => ~NO_FANOUT~
inst_addr[19] => ~NO_FANOUT~
inst_addr[20] => ~NO_FANOUT~
inst_addr[21] => ~NO_FANOUT~
inst_addr[22] => ~NO_FANOUT~
inst_addr[23] => ~NO_FANOUT~
inst_addr[24] => ~NO_FANOUT~
inst_addr[25] => ~NO_FANOUT~
inst_addr[26] => ~NO_FANOUT~
inst_addr[27] => ~NO_FANOUT~
inst_addr[28] => ~NO_FANOUT~
inst_addr[29] => ~NO_FANOUT~
inst_addr[30] => ~NO_FANOUT~
inst_addr[31] => ~NO_FANOUT~
inst[0] <= inst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|inst_rom:inst_rom0|inst_rom_ip:ROM
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|inst_rom:inst_rom0|inst_rom_ip:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2c92:auto_generated.data_a[0]
data_a[1] => altsyncram_2c92:auto_generated.data_a[1]
data_a[2] => altsyncram_2c92:auto_generated.data_a[2]
data_a[3] => altsyncram_2c92:auto_generated.data_a[3]
data_a[4] => altsyncram_2c92:auto_generated.data_a[4]
data_a[5] => altsyncram_2c92:auto_generated.data_a[5]
data_a[6] => altsyncram_2c92:auto_generated.data_a[6]
data_a[7] => altsyncram_2c92:auto_generated.data_a[7]
data_a[8] => altsyncram_2c92:auto_generated.data_a[8]
data_a[9] => altsyncram_2c92:auto_generated.data_a[9]
data_a[10] => altsyncram_2c92:auto_generated.data_a[10]
data_a[11] => altsyncram_2c92:auto_generated.data_a[11]
data_a[12] => altsyncram_2c92:auto_generated.data_a[12]
data_a[13] => altsyncram_2c92:auto_generated.data_a[13]
data_a[14] => altsyncram_2c92:auto_generated.data_a[14]
data_a[15] => altsyncram_2c92:auto_generated.data_a[15]
data_a[16] => altsyncram_2c92:auto_generated.data_a[16]
data_a[17] => altsyncram_2c92:auto_generated.data_a[17]
data_a[18] => altsyncram_2c92:auto_generated.data_a[18]
data_a[19] => altsyncram_2c92:auto_generated.data_a[19]
data_a[20] => altsyncram_2c92:auto_generated.data_a[20]
data_a[21] => altsyncram_2c92:auto_generated.data_a[21]
data_a[22] => altsyncram_2c92:auto_generated.data_a[22]
data_a[23] => altsyncram_2c92:auto_generated.data_a[23]
data_a[24] => altsyncram_2c92:auto_generated.data_a[24]
data_a[25] => altsyncram_2c92:auto_generated.data_a[25]
data_a[26] => altsyncram_2c92:auto_generated.data_a[26]
data_a[27] => altsyncram_2c92:auto_generated.data_a[27]
data_a[28] => altsyncram_2c92:auto_generated.data_a[28]
data_a[29] => altsyncram_2c92:auto_generated.data_a[29]
data_a[30] => altsyncram_2c92:auto_generated.data_a[30]
data_a[31] => altsyncram_2c92:auto_generated.data_a[31]
data_b[0] => altsyncram_2c92:auto_generated.data_b[0]
data_b[1] => altsyncram_2c92:auto_generated.data_b[1]
data_b[2] => altsyncram_2c92:auto_generated.data_b[2]
data_b[3] => altsyncram_2c92:auto_generated.data_b[3]
data_b[4] => altsyncram_2c92:auto_generated.data_b[4]
data_b[5] => altsyncram_2c92:auto_generated.data_b[5]
data_b[6] => altsyncram_2c92:auto_generated.data_b[6]
data_b[7] => altsyncram_2c92:auto_generated.data_b[7]
data_b[8] => altsyncram_2c92:auto_generated.data_b[8]
data_b[9] => altsyncram_2c92:auto_generated.data_b[9]
data_b[10] => altsyncram_2c92:auto_generated.data_b[10]
data_b[11] => altsyncram_2c92:auto_generated.data_b[11]
data_b[12] => altsyncram_2c92:auto_generated.data_b[12]
data_b[13] => altsyncram_2c92:auto_generated.data_b[13]
data_b[14] => altsyncram_2c92:auto_generated.data_b[14]
data_b[15] => altsyncram_2c92:auto_generated.data_b[15]
data_b[16] => altsyncram_2c92:auto_generated.data_b[16]
data_b[17] => altsyncram_2c92:auto_generated.data_b[17]
data_b[18] => altsyncram_2c92:auto_generated.data_b[18]
data_b[19] => altsyncram_2c92:auto_generated.data_b[19]
data_b[20] => altsyncram_2c92:auto_generated.data_b[20]
data_b[21] => altsyncram_2c92:auto_generated.data_b[21]
data_b[22] => altsyncram_2c92:auto_generated.data_b[22]
data_b[23] => altsyncram_2c92:auto_generated.data_b[23]
data_b[24] => altsyncram_2c92:auto_generated.data_b[24]
data_b[25] => altsyncram_2c92:auto_generated.data_b[25]
data_b[26] => altsyncram_2c92:auto_generated.data_b[26]
data_b[27] => altsyncram_2c92:auto_generated.data_b[27]
data_b[28] => altsyncram_2c92:auto_generated.data_b[28]
data_b[29] => altsyncram_2c92:auto_generated.data_b[29]
data_b[30] => altsyncram_2c92:auto_generated.data_b[30]
data_b[31] => altsyncram_2c92:auto_generated.data_b[31]
address_a[0] => altsyncram_2c92:auto_generated.address_a[0]
address_a[1] => altsyncram_2c92:auto_generated.address_a[1]
address_a[2] => altsyncram_2c92:auto_generated.address_a[2]
address_a[3] => altsyncram_2c92:auto_generated.address_a[3]
address_a[4] => altsyncram_2c92:auto_generated.address_a[4]
address_a[5] => altsyncram_2c92:auto_generated.address_a[5]
address_a[6] => altsyncram_2c92:auto_generated.address_a[6]
address_a[7] => altsyncram_2c92:auto_generated.address_a[7]
address_a[8] => altsyncram_2c92:auto_generated.address_a[8]
address_a[9] => altsyncram_2c92:auto_generated.address_a[9]
address_a[10] => altsyncram_2c92:auto_generated.address_a[10]
address_a[11] => altsyncram_2c92:auto_generated.address_a[11]
address_b[0] => altsyncram_2c92:auto_generated.address_b[0]
address_b[1] => altsyncram_2c92:auto_generated.address_b[1]
address_b[2] => altsyncram_2c92:auto_generated.address_b[2]
address_b[3] => altsyncram_2c92:auto_generated.address_b[3]
address_b[4] => altsyncram_2c92:auto_generated.address_b[4]
address_b[5] => altsyncram_2c92:auto_generated.address_b[5]
address_b[6] => altsyncram_2c92:auto_generated.address_b[6]
address_b[7] => altsyncram_2c92:auto_generated.address_b[7]
address_b[8] => altsyncram_2c92:auto_generated.address_b[8]
address_b[9] => altsyncram_2c92:auto_generated.address_b[9]
address_b[10] => altsyncram_2c92:auto_generated.address_b[10]
address_b[11] => altsyncram_2c92:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2c92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2c92:auto_generated.q_a[0]
q_a[1] <= altsyncram_2c92:auto_generated.q_a[1]
q_a[2] <= altsyncram_2c92:auto_generated.q_a[2]
q_a[3] <= altsyncram_2c92:auto_generated.q_a[3]
q_a[4] <= altsyncram_2c92:auto_generated.q_a[4]
q_a[5] <= altsyncram_2c92:auto_generated.q_a[5]
q_a[6] <= altsyncram_2c92:auto_generated.q_a[6]
q_a[7] <= altsyncram_2c92:auto_generated.q_a[7]
q_a[8] <= altsyncram_2c92:auto_generated.q_a[8]
q_a[9] <= altsyncram_2c92:auto_generated.q_a[9]
q_a[10] <= altsyncram_2c92:auto_generated.q_a[10]
q_a[11] <= altsyncram_2c92:auto_generated.q_a[11]
q_a[12] <= altsyncram_2c92:auto_generated.q_a[12]
q_a[13] <= altsyncram_2c92:auto_generated.q_a[13]
q_a[14] <= altsyncram_2c92:auto_generated.q_a[14]
q_a[15] <= altsyncram_2c92:auto_generated.q_a[15]
q_a[16] <= altsyncram_2c92:auto_generated.q_a[16]
q_a[17] <= altsyncram_2c92:auto_generated.q_a[17]
q_a[18] <= altsyncram_2c92:auto_generated.q_a[18]
q_a[19] <= altsyncram_2c92:auto_generated.q_a[19]
q_a[20] <= altsyncram_2c92:auto_generated.q_a[20]
q_a[21] <= altsyncram_2c92:auto_generated.q_a[21]
q_a[22] <= altsyncram_2c92:auto_generated.q_a[22]
q_a[23] <= altsyncram_2c92:auto_generated.q_a[23]
q_a[24] <= altsyncram_2c92:auto_generated.q_a[24]
q_a[25] <= altsyncram_2c92:auto_generated.q_a[25]
q_a[26] <= altsyncram_2c92:auto_generated.q_a[26]
q_a[27] <= altsyncram_2c92:auto_generated.q_a[27]
q_a[28] <= altsyncram_2c92:auto_generated.q_a[28]
q_a[29] <= altsyncram_2c92:auto_generated.q_a[29]
q_a[30] <= altsyncram_2c92:auto_generated.q_a[30]
q_a[31] <= altsyncram_2c92:auto_generated.q_a[31]
q_b[0] <= altsyncram_2c92:auto_generated.q_b[0]
q_b[1] <= altsyncram_2c92:auto_generated.q_b[1]
q_b[2] <= altsyncram_2c92:auto_generated.q_b[2]
q_b[3] <= altsyncram_2c92:auto_generated.q_b[3]
q_b[4] <= altsyncram_2c92:auto_generated.q_b[4]
q_b[5] <= altsyncram_2c92:auto_generated.q_b[5]
q_b[6] <= altsyncram_2c92:auto_generated.q_b[6]
q_b[7] <= altsyncram_2c92:auto_generated.q_b[7]
q_b[8] <= altsyncram_2c92:auto_generated.q_b[8]
q_b[9] <= altsyncram_2c92:auto_generated.q_b[9]
q_b[10] <= altsyncram_2c92:auto_generated.q_b[10]
q_b[11] <= altsyncram_2c92:auto_generated.q_b[11]
q_b[12] <= altsyncram_2c92:auto_generated.q_b[12]
q_b[13] <= altsyncram_2c92:auto_generated.q_b[13]
q_b[14] <= altsyncram_2c92:auto_generated.q_b[14]
q_b[15] <= altsyncram_2c92:auto_generated.q_b[15]
q_b[16] <= altsyncram_2c92:auto_generated.q_b[16]
q_b[17] <= altsyncram_2c92:auto_generated.q_b[17]
q_b[18] <= altsyncram_2c92:auto_generated.q_b[18]
q_b[19] <= altsyncram_2c92:auto_generated.q_b[19]
q_b[20] <= altsyncram_2c92:auto_generated.q_b[20]
q_b[21] <= altsyncram_2c92:auto_generated.q_b[21]
q_b[22] <= altsyncram_2c92:auto_generated.q_b[22]
q_b[23] <= altsyncram_2c92:auto_generated.q_b[23]
q_b[24] <= altsyncram_2c92:auto_generated.q_b[24]
q_b[25] <= altsyncram_2c92:auto_generated.q_b[25]
q_b[26] <= altsyncram_2c92:auto_generated.q_b[26]
q_b[27] <= altsyncram_2c92:auto_generated.q_b[27]
q_b[28] <= altsyncram_2c92:auto_generated.q_b[28]
q_b[29] <= altsyncram_2c92:auto_generated.q_b[29]
q_b[30] <= altsyncram_2c92:auto_generated.q_b[30]
q_b[31] <= altsyncram_2c92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|inst_rom:inst_rom0|inst_rom_ip:ROM|altsyncram:altsyncram_component|altsyncram_2c92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT


|NJU_MIPS|sopc:cpu|data_ram:data_ram0
clk => clk.IN4
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => data_o[0]~reg0.ENA
ce => data_o[1]~reg0.ENA
ce => data_o[2]~reg0.ENA
ce => data_o[3]~reg0.ENA
ce => data_o[4]~reg0.ENA
ce => data_o[5]~reg0.ENA
ce => data_o[6]~reg0.ENA
ce => data_o[7]~reg0.ENA
ce => data_o[8]~reg0.ENA
ce => data_o[9]~reg0.ENA
ce => data_o[10]~reg0.ENA
ce => data_o[11]~reg0.ENA
ce => data_o[12]~reg0.ENA
ce => data_o[13]~reg0.ENA
ce => data_o[14]~reg0.ENA
ce => data_o[15]~reg0.ENA
ce => data_o[16]~reg0.ENA
ce => data_o[17]~reg0.ENA
ce => data_o[18]~reg0.ENA
ce => data_o[19]~reg0.ENA
ce => data_o[20]~reg0.ENA
ce => data_o[21]~reg0.ENA
ce => data_o[22]~reg0.ENA
ce => data_o[23]~reg0.ENA
ce => data_o[24]~reg0.ENA
ce => data_o[25]~reg0.ENA
ce => data_o[26]~reg0.ENA
ce => data_o[27]~reg0.ENA
ce => data_o[28]~reg0.ENA
ce => data_o[29]~reg0.ENA
ce => data_o[30]~reg0.ENA
ce => data_o[31]~reg0.ENA
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN8
addr[3] => addr[3].IN8
addr[4] => addr[4].IN8
addr[5] => addr[5].IN8
addr[6] => addr[6].IN8
addr[7] => addr[7].IN8
addr[8] => addr[8].IN8
addr[9] => addr[9].IN8
addr[10] => addr[10].IN8
addr[11] => addr[11].IN8
addr[12] => addr[12].IN8
addr[13] => addr[13].IN8
addr[14] => addr[14].IN8
addr[15] => addr[15].IN8
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
sel[0] => comb.IN1
sel[1] => comb.IN1
sel[2] => comb.IN1
sel[3] => comb.IN1
data_i[0] => data_i[0].IN1
data_i[1] => data_i[1].IN1
data_i[2] => data_i[2].IN1
data_i[3] => data_i[3].IN1
data_i[4] => data_i[4].IN1
data_i[5] => data_i[5].IN1
data_i[6] => data_i[6].IN1
data_i[7] => data_i[7].IN1
data_i[8] => data_i[8].IN1
data_i[9] => data_i[9].IN1
data_i[10] => data_i[10].IN1
data_i[11] => data_i[11].IN1
data_i[12] => data_i[12].IN1
data_i[13] => data_i[13].IN1
data_i[14] => data_i[14].IN1
data_i[15] => data_i[15].IN1
data_i[16] => data_i[16].IN1
data_i[17] => data_i[17].IN1
data_i[18] => data_i[18].IN1
data_i[19] => data_i[19].IN1
data_i[20] => data_i[20].IN1
data_i[21] => data_i[21].IN1
data_i[22] => data_i[22].IN1
data_i[23] => data_i[23].IN1
data_i[24] => data_i[24].IN1
data_i[25] => data_i[25].IN1
data_i[26] => data_i[26].IN1
data_i[27] => data_i[27].IN1
data_i[28] => data_i[28].IN1
data_i[29] => data_i[29].IN1
data_i[30] => data_i[30].IN1
data_i[31] => data_i[31].IN1
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_qvt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qvt1:auto_generated.data_a[0]
data_a[1] => altsyncram_qvt1:auto_generated.data_a[1]
data_a[2] => altsyncram_qvt1:auto_generated.data_a[2]
data_a[3] => altsyncram_qvt1:auto_generated.data_a[3]
data_a[4] => altsyncram_qvt1:auto_generated.data_a[4]
data_a[5] => altsyncram_qvt1:auto_generated.data_a[5]
data_a[6] => altsyncram_qvt1:auto_generated.data_a[6]
data_a[7] => altsyncram_qvt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_qvt1:auto_generated.address_a[0]
address_a[1] => altsyncram_qvt1:auto_generated.address_a[1]
address_a[2] => altsyncram_qvt1:auto_generated.address_a[2]
address_a[3] => altsyncram_qvt1:auto_generated.address_a[3]
address_a[4] => altsyncram_qvt1:auto_generated.address_a[4]
address_a[5] => altsyncram_qvt1:auto_generated.address_a[5]
address_a[6] => altsyncram_qvt1:auto_generated.address_a[6]
address_a[7] => altsyncram_qvt1:auto_generated.address_a[7]
address_a[8] => altsyncram_qvt1:auto_generated.address_a[8]
address_a[9] => altsyncram_qvt1:auto_generated.address_a[9]
address_a[10] => altsyncram_qvt1:auto_generated.address_a[10]
address_a[11] => altsyncram_qvt1:auto_generated.address_a[11]
address_a[12] => altsyncram_qvt1:auto_generated.address_a[12]
address_a[13] => altsyncram_qvt1:auto_generated.address_a[13]
address_b[0] => altsyncram_qvt1:auto_generated.address_b[0]
address_b[1] => altsyncram_qvt1:auto_generated.address_b[1]
address_b[2] => altsyncram_qvt1:auto_generated.address_b[2]
address_b[3] => altsyncram_qvt1:auto_generated.address_b[3]
address_b[4] => altsyncram_qvt1:auto_generated.address_b[4]
address_b[5] => altsyncram_qvt1:auto_generated.address_b[5]
address_b[6] => altsyncram_qvt1:auto_generated.address_b[6]
address_b[7] => altsyncram_qvt1:auto_generated.address_b[7]
address_b[8] => altsyncram_qvt1:auto_generated.address_b[8]
address_b[9] => altsyncram_qvt1:auto_generated.address_b[9]
address_b[10] => altsyncram_qvt1:auto_generated.address_b[10]
address_b[11] => altsyncram_qvt1:auto_generated.address_b[11]
address_b[12] => altsyncram_qvt1:auto_generated.address_b[12]
address_b[13] => altsyncram_qvt1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qvt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_qvt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qvt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qvt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qvt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qvt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qvt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qvt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qvt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_lfb:mux3.result[0]
q_b[1] <= mux_lfb:mux3.result[1]
q_b[2] <= mux_lfb:mux3.result[2]
q_b[3] <= mux_lfb:mux3.result[3]
q_b[4] <= mux_lfb:mux3.result[4]
q_b[5] <= mux_lfb:mux3.result[5]
q_b[6] <= mux_lfb:mux3.result[6]
q_b[7] <= mux_lfb:mux3.result[7]
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram0|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|mux_lfb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_qvt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qvt1:auto_generated.data_a[0]
data_a[1] => altsyncram_qvt1:auto_generated.data_a[1]
data_a[2] => altsyncram_qvt1:auto_generated.data_a[2]
data_a[3] => altsyncram_qvt1:auto_generated.data_a[3]
data_a[4] => altsyncram_qvt1:auto_generated.data_a[4]
data_a[5] => altsyncram_qvt1:auto_generated.data_a[5]
data_a[6] => altsyncram_qvt1:auto_generated.data_a[6]
data_a[7] => altsyncram_qvt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_qvt1:auto_generated.address_a[0]
address_a[1] => altsyncram_qvt1:auto_generated.address_a[1]
address_a[2] => altsyncram_qvt1:auto_generated.address_a[2]
address_a[3] => altsyncram_qvt1:auto_generated.address_a[3]
address_a[4] => altsyncram_qvt1:auto_generated.address_a[4]
address_a[5] => altsyncram_qvt1:auto_generated.address_a[5]
address_a[6] => altsyncram_qvt1:auto_generated.address_a[6]
address_a[7] => altsyncram_qvt1:auto_generated.address_a[7]
address_a[8] => altsyncram_qvt1:auto_generated.address_a[8]
address_a[9] => altsyncram_qvt1:auto_generated.address_a[9]
address_a[10] => altsyncram_qvt1:auto_generated.address_a[10]
address_a[11] => altsyncram_qvt1:auto_generated.address_a[11]
address_a[12] => altsyncram_qvt1:auto_generated.address_a[12]
address_a[13] => altsyncram_qvt1:auto_generated.address_a[13]
address_b[0] => altsyncram_qvt1:auto_generated.address_b[0]
address_b[1] => altsyncram_qvt1:auto_generated.address_b[1]
address_b[2] => altsyncram_qvt1:auto_generated.address_b[2]
address_b[3] => altsyncram_qvt1:auto_generated.address_b[3]
address_b[4] => altsyncram_qvt1:auto_generated.address_b[4]
address_b[5] => altsyncram_qvt1:auto_generated.address_b[5]
address_b[6] => altsyncram_qvt1:auto_generated.address_b[6]
address_b[7] => altsyncram_qvt1:auto_generated.address_b[7]
address_b[8] => altsyncram_qvt1:auto_generated.address_b[8]
address_b[9] => altsyncram_qvt1:auto_generated.address_b[9]
address_b[10] => altsyncram_qvt1:auto_generated.address_b[10]
address_b[11] => altsyncram_qvt1:auto_generated.address_b[11]
address_b[12] => altsyncram_qvt1:auto_generated.address_b[12]
address_b[13] => altsyncram_qvt1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qvt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_qvt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qvt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qvt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qvt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qvt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qvt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qvt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qvt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_lfb:mux3.result[0]
q_b[1] <= mux_lfb:mux3.result[1]
q_b[2] <= mux_lfb:mux3.result[2]
q_b[3] <= mux_lfb:mux3.result[3]
q_b[4] <= mux_lfb:mux3.result[4]
q_b[5] <= mux_lfb:mux3.result[5]
q_b[6] <= mux_lfb:mux3.result[6]
q_b[7] <= mux_lfb:mux3.result[7]
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram1|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|mux_lfb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_qvt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qvt1:auto_generated.data_a[0]
data_a[1] => altsyncram_qvt1:auto_generated.data_a[1]
data_a[2] => altsyncram_qvt1:auto_generated.data_a[2]
data_a[3] => altsyncram_qvt1:auto_generated.data_a[3]
data_a[4] => altsyncram_qvt1:auto_generated.data_a[4]
data_a[5] => altsyncram_qvt1:auto_generated.data_a[5]
data_a[6] => altsyncram_qvt1:auto_generated.data_a[6]
data_a[7] => altsyncram_qvt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_qvt1:auto_generated.address_a[0]
address_a[1] => altsyncram_qvt1:auto_generated.address_a[1]
address_a[2] => altsyncram_qvt1:auto_generated.address_a[2]
address_a[3] => altsyncram_qvt1:auto_generated.address_a[3]
address_a[4] => altsyncram_qvt1:auto_generated.address_a[4]
address_a[5] => altsyncram_qvt1:auto_generated.address_a[5]
address_a[6] => altsyncram_qvt1:auto_generated.address_a[6]
address_a[7] => altsyncram_qvt1:auto_generated.address_a[7]
address_a[8] => altsyncram_qvt1:auto_generated.address_a[8]
address_a[9] => altsyncram_qvt1:auto_generated.address_a[9]
address_a[10] => altsyncram_qvt1:auto_generated.address_a[10]
address_a[11] => altsyncram_qvt1:auto_generated.address_a[11]
address_a[12] => altsyncram_qvt1:auto_generated.address_a[12]
address_a[13] => altsyncram_qvt1:auto_generated.address_a[13]
address_b[0] => altsyncram_qvt1:auto_generated.address_b[0]
address_b[1] => altsyncram_qvt1:auto_generated.address_b[1]
address_b[2] => altsyncram_qvt1:auto_generated.address_b[2]
address_b[3] => altsyncram_qvt1:auto_generated.address_b[3]
address_b[4] => altsyncram_qvt1:auto_generated.address_b[4]
address_b[5] => altsyncram_qvt1:auto_generated.address_b[5]
address_b[6] => altsyncram_qvt1:auto_generated.address_b[6]
address_b[7] => altsyncram_qvt1:auto_generated.address_b[7]
address_b[8] => altsyncram_qvt1:auto_generated.address_b[8]
address_b[9] => altsyncram_qvt1:auto_generated.address_b[9]
address_b[10] => altsyncram_qvt1:auto_generated.address_b[10]
address_b[11] => altsyncram_qvt1:auto_generated.address_b[11]
address_b[12] => altsyncram_qvt1:auto_generated.address_b[12]
address_b[13] => altsyncram_qvt1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qvt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_qvt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qvt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qvt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qvt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qvt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qvt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qvt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qvt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_lfb:mux3.result[0]
q_b[1] <= mux_lfb:mux3.result[1]
q_b[2] <= mux_lfb:mux3.result[2]
q_b[3] <= mux_lfb:mux3.result[3]
q_b[4] <= mux_lfb:mux3.result[4]
q_b[5] <= mux_lfb:mux3.result[5]
q_b[6] <= mux_lfb:mux3.result[6]
q_b[7] <= mux_lfb:mux3.result[7]
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram2|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|mux_lfb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_qvt1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qvt1:auto_generated.data_a[0]
data_a[1] => altsyncram_qvt1:auto_generated.data_a[1]
data_a[2] => altsyncram_qvt1:auto_generated.data_a[2]
data_a[3] => altsyncram_qvt1:auto_generated.data_a[3]
data_a[4] => altsyncram_qvt1:auto_generated.data_a[4]
data_a[5] => altsyncram_qvt1:auto_generated.data_a[5]
data_a[6] => altsyncram_qvt1:auto_generated.data_a[6]
data_a[7] => altsyncram_qvt1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_qvt1:auto_generated.address_a[0]
address_a[1] => altsyncram_qvt1:auto_generated.address_a[1]
address_a[2] => altsyncram_qvt1:auto_generated.address_a[2]
address_a[3] => altsyncram_qvt1:auto_generated.address_a[3]
address_a[4] => altsyncram_qvt1:auto_generated.address_a[4]
address_a[5] => altsyncram_qvt1:auto_generated.address_a[5]
address_a[6] => altsyncram_qvt1:auto_generated.address_a[6]
address_a[7] => altsyncram_qvt1:auto_generated.address_a[7]
address_a[8] => altsyncram_qvt1:auto_generated.address_a[8]
address_a[9] => altsyncram_qvt1:auto_generated.address_a[9]
address_a[10] => altsyncram_qvt1:auto_generated.address_a[10]
address_a[11] => altsyncram_qvt1:auto_generated.address_a[11]
address_a[12] => altsyncram_qvt1:auto_generated.address_a[12]
address_a[13] => altsyncram_qvt1:auto_generated.address_a[13]
address_b[0] => altsyncram_qvt1:auto_generated.address_b[0]
address_b[1] => altsyncram_qvt1:auto_generated.address_b[1]
address_b[2] => altsyncram_qvt1:auto_generated.address_b[2]
address_b[3] => altsyncram_qvt1:auto_generated.address_b[3]
address_b[4] => altsyncram_qvt1:auto_generated.address_b[4]
address_b[5] => altsyncram_qvt1:auto_generated.address_b[5]
address_b[6] => altsyncram_qvt1:auto_generated.address_b[6]
address_b[7] => altsyncram_qvt1:auto_generated.address_b[7]
address_b[8] => altsyncram_qvt1:auto_generated.address_b[8]
address_b[9] => altsyncram_qvt1:auto_generated.address_b[9]
address_b[10] => altsyncram_qvt1:auto_generated.address_b[10]
address_b[11] => altsyncram_qvt1:auto_generated.address_b[11]
address_b[12] => altsyncram_qvt1:auto_generated.address_b[12]
address_b[13] => altsyncram_qvt1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qvt1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_qvt1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qvt1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qvt1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qvt1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qvt1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qvt1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qvt1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qvt1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_lfb:mux3.result[0]
q_b[1] <= mux_lfb:mux3.result[1]
q_b[2] <= mux_lfb:mux3.result[2]
q_b[3] <= mux_lfb:mux3.result[3]
q_b[4] <= mux_lfb:mux3.result[4]
q_b[5] <= mux_lfb:mux3.result[5]
q_b[6] <= mux_lfb:mux3.result[6]
q_b[7] <= mux_lfb:mux3.result[7]
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|data_ram:data_ram0|data_ram_ip:ram3|altsyncram:altsyncram_component|altsyncram_qvt1:auto_generated|mux_lfb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|NJU_MIPS|sopc:cpu|video_ram:video_ram0
clk => clk.IN8
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => comb.IN0
ce => data_o[0]~reg0.ENA
ce => data_o[1]~reg0.ENA
ce => data_o[2]~reg0.ENA
ce => data_o[3]~reg0.ENA
ce => data_o[4]~reg0.ENA
ce => data_o[5]~reg0.ENA
ce => data_o[6]~reg0.ENA
ce => data_o[7]~reg0.ENA
ce => data_o[8]~reg0.ENA
ce => data_o[9]~reg0.ENA
ce => data_o[10]~reg0.ENA
ce => data_o[11]~reg0.ENA
ce => data_o[12]~reg0.ENA
ce => data_o[13]~reg0.ENA
ce => data_o[14]~reg0.ENA
ce => data_o[15]~reg0.ENA
ce => data_o[16]~reg0.ENA
ce => data_o[17]~reg0.ENA
ce => data_o[18]~reg0.ENA
ce => data_o[19]~reg0.ENA
ce => data_o[20]~reg0.ENA
ce => data_o[21]~reg0.ENA
ce => data_o[22]~reg0.ENA
ce => data_o[23]~reg0.ENA
ce => data_o[24]~reg0.ENA
ce => data_o[25]~reg0.ENA
ce => data_o[26]~reg0.ENA
ce => data_o[27]~reg0.ENA
ce => data_o[28]~reg0.ENA
ce => data_o[29]~reg0.ENA
ce => data_o[30]~reg0.ENA
ce => data_o[31]~reg0.ENA
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => comb.IN1
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
we => data_o.OUTPUTSELECT
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN12
addr[3] => addr[3].IN12
addr[4] => addr[4].IN12
addr[5] => addr[5].IN12
addr[6] => addr[6].IN12
addr[7] => addr[7].IN12
addr[8] => addr[8].IN12
addr[9] => addr[9].IN12
addr[10] => addr[10].IN12
addr[11] => addr[11].IN12
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
sel[0] => comb.IN1
sel[0] => comb.IN1
sel[1] => comb.IN1
sel[1] => comb.IN1
sel[2] => comb.IN1
sel[2] => comb.IN1
sel[3] => comb.IN1
sel[3] => comb.IN1
data_i[0] => data_i[0].IN2
data_i[1] => data_i[1].IN2
data_i[2] => data_i[2].IN2
data_i[3] => data_i[3].IN2
data_i[4] => data_i[4].IN2
data_i[5] => data_i[5].IN2
data_i[6] => data_i[6].IN2
data_i[7] => data_i[7].IN2
data_i[8] => data_i[8].IN2
data_i[9] => data_i[9].IN2
data_i[10] => data_i[10].IN2
data_i[11] => data_i[11].IN2
data_i[12] => data_i[12].IN2
data_i[13] => data_i[13].IN2
data_i[14] => data_i[14].IN2
data_i[15] => data_i[15].IN2
data_i[16] => data_i[16].IN2
data_i[17] => data_i[17].IN2
data_i[18] => data_i[18].IN2
data_i[19] => data_i[19].IN2
data_i[20] => data_i[20].IN2
data_i[21] => data_i[21].IN2
data_i[22] => data_i[22].IN2
data_i[23] => data_i[23].IN2
data_i[24] => data_i[24].IN2
data_i[25] => data_i[25].IN2
data_i[26] => data_i[26].IN2
data_i[27] => data_i[27].IN2
data_i[28] => data_i[28].IN2
data_i[29] => data_i[29].IN2
data_i[30] => data_i[30].IN2
data_i[31] => data_i[31].IN2
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rdaddress[0] => Mux0.IN1
vga_rdaddress[0] => Mux1.IN1
vga_rdaddress[0] => Mux2.IN1
vga_rdaddress[0] => Mux3.IN1
vga_rdaddress[0] => Mux4.IN1
vga_rdaddress[0] => Mux5.IN1
vga_rdaddress[0] => Mux6.IN1
vga_rdaddress[0] => Mux7.IN1
vga_rdaddress[1] => Mux0.IN0
vga_rdaddress[1] => Mux1.IN0
vga_rdaddress[1] => Mux2.IN0
vga_rdaddress[1] => Mux3.IN0
vga_rdaddress[1] => Mux4.IN0
vga_rdaddress[1] => Mux5.IN0
vga_rdaddress[1] => Mux6.IN0
vga_rdaddress[1] => Mux7.IN0
vga_rdaddress[2] => vga_rdaddress[2].IN4
vga_rdaddress[3] => vga_rdaddress[3].IN4
vga_rdaddress[4] => vga_rdaddress[4].IN4
vga_rdaddress[5] => vga_rdaddress[5].IN4
vga_rdaddress[6] => vga_rdaddress[6].IN4
vga_rdaddress[7] => vga_rdaddress[7].IN4
vga_rdaddress[8] => vga_rdaddress[8].IN4
vga_rdaddress[9] => vga_rdaddress[9].IN4
vga_rdaddress[10] => vga_rdaddress[10].IN4
vga_rdaddress[11] => vga_rdaddress[11].IN4
vga_q[0] <= vga_q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[1] <= vga_q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[2] <= vga_q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[3] <= vga_q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[4] <= vga_q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[5] <= vga_q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[6] <= vga_q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_q[7] <= vga_q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip0:ram0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip0:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_dfo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_dfo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dfo2:auto_generated.data_a[0]
data_a[1] => altsyncram_dfo2:auto_generated.data_a[1]
data_a[2] => altsyncram_dfo2:auto_generated.data_a[2]
data_a[3] => altsyncram_dfo2:auto_generated.data_a[3]
data_a[4] => altsyncram_dfo2:auto_generated.data_a[4]
data_a[5] => altsyncram_dfo2:auto_generated.data_a[5]
data_a[6] => altsyncram_dfo2:auto_generated.data_a[6]
data_a[7] => altsyncram_dfo2:auto_generated.data_a[7]
data_b[0] => altsyncram_dfo2:auto_generated.data_b[0]
data_b[1] => altsyncram_dfo2:auto_generated.data_b[1]
data_b[2] => altsyncram_dfo2:auto_generated.data_b[2]
data_b[3] => altsyncram_dfo2:auto_generated.data_b[3]
data_b[4] => altsyncram_dfo2:auto_generated.data_b[4]
data_b[5] => altsyncram_dfo2:auto_generated.data_b[5]
data_b[6] => altsyncram_dfo2:auto_generated.data_b[6]
data_b[7] => altsyncram_dfo2:auto_generated.data_b[7]
address_a[0] => altsyncram_dfo2:auto_generated.address_a[0]
address_a[1] => altsyncram_dfo2:auto_generated.address_a[1]
address_a[2] => altsyncram_dfo2:auto_generated.address_a[2]
address_a[3] => altsyncram_dfo2:auto_generated.address_a[3]
address_a[4] => altsyncram_dfo2:auto_generated.address_a[4]
address_a[5] => altsyncram_dfo2:auto_generated.address_a[5]
address_a[6] => altsyncram_dfo2:auto_generated.address_a[6]
address_a[7] => altsyncram_dfo2:auto_generated.address_a[7]
address_a[8] => altsyncram_dfo2:auto_generated.address_a[8]
address_a[9] => altsyncram_dfo2:auto_generated.address_a[9]
address_b[0] => altsyncram_dfo2:auto_generated.address_b[0]
address_b[1] => altsyncram_dfo2:auto_generated.address_b[1]
address_b[2] => altsyncram_dfo2:auto_generated.address_b[2]
address_b[3] => altsyncram_dfo2:auto_generated.address_b[3]
address_b[4] => altsyncram_dfo2:auto_generated.address_b[4]
address_b[5] => altsyncram_dfo2:auto_generated.address_b[5]
address_b[6] => altsyncram_dfo2:auto_generated.address_b[6]
address_b[7] => altsyncram_dfo2:auto_generated.address_b[7]
address_b[8] => altsyncram_dfo2:auto_generated.address_b[8]
address_b[9] => altsyncram_dfo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dfo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dfo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_dfo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_dfo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_dfo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_dfo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_dfo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_dfo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_dfo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_dfo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_dfo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_dfo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_dfo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_dfo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_dfo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_dfo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_dfo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip0:ram0|altsyncram:altsyncram_component|altsyncram_dfo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip1:ram1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip1:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_efo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_efo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efo2:auto_generated.data_a[0]
data_a[1] => altsyncram_efo2:auto_generated.data_a[1]
data_a[2] => altsyncram_efo2:auto_generated.data_a[2]
data_a[3] => altsyncram_efo2:auto_generated.data_a[3]
data_a[4] => altsyncram_efo2:auto_generated.data_a[4]
data_a[5] => altsyncram_efo2:auto_generated.data_a[5]
data_a[6] => altsyncram_efo2:auto_generated.data_a[6]
data_a[7] => altsyncram_efo2:auto_generated.data_a[7]
data_b[0] => altsyncram_efo2:auto_generated.data_b[0]
data_b[1] => altsyncram_efo2:auto_generated.data_b[1]
data_b[2] => altsyncram_efo2:auto_generated.data_b[2]
data_b[3] => altsyncram_efo2:auto_generated.data_b[3]
data_b[4] => altsyncram_efo2:auto_generated.data_b[4]
data_b[5] => altsyncram_efo2:auto_generated.data_b[5]
data_b[6] => altsyncram_efo2:auto_generated.data_b[6]
data_b[7] => altsyncram_efo2:auto_generated.data_b[7]
address_a[0] => altsyncram_efo2:auto_generated.address_a[0]
address_a[1] => altsyncram_efo2:auto_generated.address_a[1]
address_a[2] => altsyncram_efo2:auto_generated.address_a[2]
address_a[3] => altsyncram_efo2:auto_generated.address_a[3]
address_a[4] => altsyncram_efo2:auto_generated.address_a[4]
address_a[5] => altsyncram_efo2:auto_generated.address_a[5]
address_a[6] => altsyncram_efo2:auto_generated.address_a[6]
address_a[7] => altsyncram_efo2:auto_generated.address_a[7]
address_a[8] => altsyncram_efo2:auto_generated.address_a[8]
address_a[9] => altsyncram_efo2:auto_generated.address_a[9]
address_b[0] => altsyncram_efo2:auto_generated.address_b[0]
address_b[1] => altsyncram_efo2:auto_generated.address_b[1]
address_b[2] => altsyncram_efo2:auto_generated.address_b[2]
address_b[3] => altsyncram_efo2:auto_generated.address_b[3]
address_b[4] => altsyncram_efo2:auto_generated.address_b[4]
address_b[5] => altsyncram_efo2:auto_generated.address_b[5]
address_b[6] => altsyncram_efo2:auto_generated.address_b[6]
address_b[7] => altsyncram_efo2:auto_generated.address_b[7]
address_b[8] => altsyncram_efo2:auto_generated.address_b[8]
address_b[9] => altsyncram_efo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_efo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_efo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_efo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_efo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_efo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_efo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_efo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_efo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_efo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_efo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_efo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_efo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_efo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_efo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_efo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip1:ram1|altsyncram:altsyncram_component|altsyncram_efo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip2:ram2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip2:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_ffo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ffo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ffo2:auto_generated.data_a[0]
data_a[1] => altsyncram_ffo2:auto_generated.data_a[1]
data_a[2] => altsyncram_ffo2:auto_generated.data_a[2]
data_a[3] => altsyncram_ffo2:auto_generated.data_a[3]
data_a[4] => altsyncram_ffo2:auto_generated.data_a[4]
data_a[5] => altsyncram_ffo2:auto_generated.data_a[5]
data_a[6] => altsyncram_ffo2:auto_generated.data_a[6]
data_a[7] => altsyncram_ffo2:auto_generated.data_a[7]
data_b[0] => altsyncram_ffo2:auto_generated.data_b[0]
data_b[1] => altsyncram_ffo2:auto_generated.data_b[1]
data_b[2] => altsyncram_ffo2:auto_generated.data_b[2]
data_b[3] => altsyncram_ffo2:auto_generated.data_b[3]
data_b[4] => altsyncram_ffo2:auto_generated.data_b[4]
data_b[5] => altsyncram_ffo2:auto_generated.data_b[5]
data_b[6] => altsyncram_ffo2:auto_generated.data_b[6]
data_b[7] => altsyncram_ffo2:auto_generated.data_b[7]
address_a[0] => altsyncram_ffo2:auto_generated.address_a[0]
address_a[1] => altsyncram_ffo2:auto_generated.address_a[1]
address_a[2] => altsyncram_ffo2:auto_generated.address_a[2]
address_a[3] => altsyncram_ffo2:auto_generated.address_a[3]
address_a[4] => altsyncram_ffo2:auto_generated.address_a[4]
address_a[5] => altsyncram_ffo2:auto_generated.address_a[5]
address_a[6] => altsyncram_ffo2:auto_generated.address_a[6]
address_a[7] => altsyncram_ffo2:auto_generated.address_a[7]
address_a[8] => altsyncram_ffo2:auto_generated.address_a[8]
address_a[9] => altsyncram_ffo2:auto_generated.address_a[9]
address_b[0] => altsyncram_ffo2:auto_generated.address_b[0]
address_b[1] => altsyncram_ffo2:auto_generated.address_b[1]
address_b[2] => altsyncram_ffo2:auto_generated.address_b[2]
address_b[3] => altsyncram_ffo2:auto_generated.address_b[3]
address_b[4] => altsyncram_ffo2:auto_generated.address_b[4]
address_b[5] => altsyncram_ffo2:auto_generated.address_b[5]
address_b[6] => altsyncram_ffo2:auto_generated.address_b[6]
address_b[7] => altsyncram_ffo2:auto_generated.address_b[7]
address_b[8] => altsyncram_ffo2:auto_generated.address_b[8]
address_b[9] => altsyncram_ffo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ffo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ffo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ffo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ffo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ffo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ffo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ffo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ffo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ffo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_ffo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ffo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ffo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ffo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ffo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ffo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ffo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ffo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip2:ram2|altsyncram:altsyncram_component|altsyncram_ffo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip3:ram3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip3:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_gfo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_gfo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gfo2:auto_generated.data_a[0]
data_a[1] => altsyncram_gfo2:auto_generated.data_a[1]
data_a[2] => altsyncram_gfo2:auto_generated.data_a[2]
data_a[3] => altsyncram_gfo2:auto_generated.data_a[3]
data_a[4] => altsyncram_gfo2:auto_generated.data_a[4]
data_a[5] => altsyncram_gfo2:auto_generated.data_a[5]
data_a[6] => altsyncram_gfo2:auto_generated.data_a[6]
data_a[7] => altsyncram_gfo2:auto_generated.data_a[7]
data_b[0] => altsyncram_gfo2:auto_generated.data_b[0]
data_b[1] => altsyncram_gfo2:auto_generated.data_b[1]
data_b[2] => altsyncram_gfo2:auto_generated.data_b[2]
data_b[3] => altsyncram_gfo2:auto_generated.data_b[3]
data_b[4] => altsyncram_gfo2:auto_generated.data_b[4]
data_b[5] => altsyncram_gfo2:auto_generated.data_b[5]
data_b[6] => altsyncram_gfo2:auto_generated.data_b[6]
data_b[7] => altsyncram_gfo2:auto_generated.data_b[7]
address_a[0] => altsyncram_gfo2:auto_generated.address_a[0]
address_a[1] => altsyncram_gfo2:auto_generated.address_a[1]
address_a[2] => altsyncram_gfo2:auto_generated.address_a[2]
address_a[3] => altsyncram_gfo2:auto_generated.address_a[3]
address_a[4] => altsyncram_gfo2:auto_generated.address_a[4]
address_a[5] => altsyncram_gfo2:auto_generated.address_a[5]
address_a[6] => altsyncram_gfo2:auto_generated.address_a[6]
address_a[7] => altsyncram_gfo2:auto_generated.address_a[7]
address_a[8] => altsyncram_gfo2:auto_generated.address_a[8]
address_a[9] => altsyncram_gfo2:auto_generated.address_a[9]
address_b[0] => altsyncram_gfo2:auto_generated.address_b[0]
address_b[1] => altsyncram_gfo2:auto_generated.address_b[1]
address_b[2] => altsyncram_gfo2:auto_generated.address_b[2]
address_b[3] => altsyncram_gfo2:auto_generated.address_b[3]
address_b[4] => altsyncram_gfo2:auto_generated.address_b[4]
address_b[5] => altsyncram_gfo2:auto_generated.address_b[5]
address_b[6] => altsyncram_gfo2:auto_generated.address_b[6]
address_b[7] => altsyncram_gfo2:auto_generated.address_b[7]
address_b[8] => altsyncram_gfo2:auto_generated.address_b[8]
address_b[9] => altsyncram_gfo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gfo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gfo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_gfo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_gfo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_gfo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_gfo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_gfo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_gfo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_gfo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_gfo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_gfo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_gfo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_gfo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_gfo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_gfo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_gfo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_gfo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip3:ram3|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip0:rambk0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip0:rambk0|altsyncram:altsyncram_component
wren_a => altsyncram_dfo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_dfo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dfo2:auto_generated.data_a[0]
data_a[1] => altsyncram_dfo2:auto_generated.data_a[1]
data_a[2] => altsyncram_dfo2:auto_generated.data_a[2]
data_a[3] => altsyncram_dfo2:auto_generated.data_a[3]
data_a[4] => altsyncram_dfo2:auto_generated.data_a[4]
data_a[5] => altsyncram_dfo2:auto_generated.data_a[5]
data_a[6] => altsyncram_dfo2:auto_generated.data_a[6]
data_a[7] => altsyncram_dfo2:auto_generated.data_a[7]
data_b[0] => altsyncram_dfo2:auto_generated.data_b[0]
data_b[1] => altsyncram_dfo2:auto_generated.data_b[1]
data_b[2] => altsyncram_dfo2:auto_generated.data_b[2]
data_b[3] => altsyncram_dfo2:auto_generated.data_b[3]
data_b[4] => altsyncram_dfo2:auto_generated.data_b[4]
data_b[5] => altsyncram_dfo2:auto_generated.data_b[5]
data_b[6] => altsyncram_dfo2:auto_generated.data_b[6]
data_b[7] => altsyncram_dfo2:auto_generated.data_b[7]
address_a[0] => altsyncram_dfo2:auto_generated.address_a[0]
address_a[1] => altsyncram_dfo2:auto_generated.address_a[1]
address_a[2] => altsyncram_dfo2:auto_generated.address_a[2]
address_a[3] => altsyncram_dfo2:auto_generated.address_a[3]
address_a[4] => altsyncram_dfo2:auto_generated.address_a[4]
address_a[5] => altsyncram_dfo2:auto_generated.address_a[5]
address_a[6] => altsyncram_dfo2:auto_generated.address_a[6]
address_a[7] => altsyncram_dfo2:auto_generated.address_a[7]
address_a[8] => altsyncram_dfo2:auto_generated.address_a[8]
address_a[9] => altsyncram_dfo2:auto_generated.address_a[9]
address_b[0] => altsyncram_dfo2:auto_generated.address_b[0]
address_b[1] => altsyncram_dfo2:auto_generated.address_b[1]
address_b[2] => altsyncram_dfo2:auto_generated.address_b[2]
address_b[3] => altsyncram_dfo2:auto_generated.address_b[3]
address_b[4] => altsyncram_dfo2:auto_generated.address_b[4]
address_b[5] => altsyncram_dfo2:auto_generated.address_b[5]
address_b[6] => altsyncram_dfo2:auto_generated.address_b[6]
address_b[7] => altsyncram_dfo2:auto_generated.address_b[7]
address_b[8] => altsyncram_dfo2:auto_generated.address_b[8]
address_b[9] => altsyncram_dfo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dfo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dfo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_dfo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_dfo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_dfo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_dfo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_dfo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_dfo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_dfo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_dfo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_dfo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_dfo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_dfo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_dfo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_dfo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_dfo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_dfo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip0:rambk0|altsyncram:altsyncram_component|altsyncram_dfo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip1:rambk1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip1:rambk1|altsyncram:altsyncram_component
wren_a => altsyncram_efo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_efo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efo2:auto_generated.data_a[0]
data_a[1] => altsyncram_efo2:auto_generated.data_a[1]
data_a[2] => altsyncram_efo2:auto_generated.data_a[2]
data_a[3] => altsyncram_efo2:auto_generated.data_a[3]
data_a[4] => altsyncram_efo2:auto_generated.data_a[4]
data_a[5] => altsyncram_efo2:auto_generated.data_a[5]
data_a[6] => altsyncram_efo2:auto_generated.data_a[6]
data_a[7] => altsyncram_efo2:auto_generated.data_a[7]
data_b[0] => altsyncram_efo2:auto_generated.data_b[0]
data_b[1] => altsyncram_efo2:auto_generated.data_b[1]
data_b[2] => altsyncram_efo2:auto_generated.data_b[2]
data_b[3] => altsyncram_efo2:auto_generated.data_b[3]
data_b[4] => altsyncram_efo2:auto_generated.data_b[4]
data_b[5] => altsyncram_efo2:auto_generated.data_b[5]
data_b[6] => altsyncram_efo2:auto_generated.data_b[6]
data_b[7] => altsyncram_efo2:auto_generated.data_b[7]
address_a[0] => altsyncram_efo2:auto_generated.address_a[0]
address_a[1] => altsyncram_efo2:auto_generated.address_a[1]
address_a[2] => altsyncram_efo2:auto_generated.address_a[2]
address_a[3] => altsyncram_efo2:auto_generated.address_a[3]
address_a[4] => altsyncram_efo2:auto_generated.address_a[4]
address_a[5] => altsyncram_efo2:auto_generated.address_a[5]
address_a[6] => altsyncram_efo2:auto_generated.address_a[6]
address_a[7] => altsyncram_efo2:auto_generated.address_a[7]
address_a[8] => altsyncram_efo2:auto_generated.address_a[8]
address_a[9] => altsyncram_efo2:auto_generated.address_a[9]
address_b[0] => altsyncram_efo2:auto_generated.address_b[0]
address_b[1] => altsyncram_efo2:auto_generated.address_b[1]
address_b[2] => altsyncram_efo2:auto_generated.address_b[2]
address_b[3] => altsyncram_efo2:auto_generated.address_b[3]
address_b[4] => altsyncram_efo2:auto_generated.address_b[4]
address_b[5] => altsyncram_efo2:auto_generated.address_b[5]
address_b[6] => altsyncram_efo2:auto_generated.address_b[6]
address_b[7] => altsyncram_efo2:auto_generated.address_b[7]
address_b[8] => altsyncram_efo2:auto_generated.address_b[8]
address_b[9] => altsyncram_efo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_efo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_efo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_efo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_efo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_efo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_efo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_efo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_efo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_efo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_efo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_efo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_efo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_efo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_efo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_efo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip1:rambk1|altsyncram:altsyncram_component|altsyncram_efo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip2:rambk2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip2:rambk2|altsyncram:altsyncram_component
wren_a => altsyncram_ffo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ffo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ffo2:auto_generated.data_a[0]
data_a[1] => altsyncram_ffo2:auto_generated.data_a[1]
data_a[2] => altsyncram_ffo2:auto_generated.data_a[2]
data_a[3] => altsyncram_ffo2:auto_generated.data_a[3]
data_a[4] => altsyncram_ffo2:auto_generated.data_a[4]
data_a[5] => altsyncram_ffo2:auto_generated.data_a[5]
data_a[6] => altsyncram_ffo2:auto_generated.data_a[6]
data_a[7] => altsyncram_ffo2:auto_generated.data_a[7]
data_b[0] => altsyncram_ffo2:auto_generated.data_b[0]
data_b[1] => altsyncram_ffo2:auto_generated.data_b[1]
data_b[2] => altsyncram_ffo2:auto_generated.data_b[2]
data_b[3] => altsyncram_ffo2:auto_generated.data_b[3]
data_b[4] => altsyncram_ffo2:auto_generated.data_b[4]
data_b[5] => altsyncram_ffo2:auto_generated.data_b[5]
data_b[6] => altsyncram_ffo2:auto_generated.data_b[6]
data_b[7] => altsyncram_ffo2:auto_generated.data_b[7]
address_a[0] => altsyncram_ffo2:auto_generated.address_a[0]
address_a[1] => altsyncram_ffo2:auto_generated.address_a[1]
address_a[2] => altsyncram_ffo2:auto_generated.address_a[2]
address_a[3] => altsyncram_ffo2:auto_generated.address_a[3]
address_a[4] => altsyncram_ffo2:auto_generated.address_a[4]
address_a[5] => altsyncram_ffo2:auto_generated.address_a[5]
address_a[6] => altsyncram_ffo2:auto_generated.address_a[6]
address_a[7] => altsyncram_ffo2:auto_generated.address_a[7]
address_a[8] => altsyncram_ffo2:auto_generated.address_a[8]
address_a[9] => altsyncram_ffo2:auto_generated.address_a[9]
address_b[0] => altsyncram_ffo2:auto_generated.address_b[0]
address_b[1] => altsyncram_ffo2:auto_generated.address_b[1]
address_b[2] => altsyncram_ffo2:auto_generated.address_b[2]
address_b[3] => altsyncram_ffo2:auto_generated.address_b[3]
address_b[4] => altsyncram_ffo2:auto_generated.address_b[4]
address_b[5] => altsyncram_ffo2:auto_generated.address_b[5]
address_b[6] => altsyncram_ffo2:auto_generated.address_b[6]
address_b[7] => altsyncram_ffo2:auto_generated.address_b[7]
address_b[8] => altsyncram_ffo2:auto_generated.address_b[8]
address_b[9] => altsyncram_ffo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ffo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ffo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ffo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ffo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ffo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ffo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ffo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ffo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ffo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_ffo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ffo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ffo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ffo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ffo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ffo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ffo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ffo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip2:rambk2|altsyncram:altsyncram_component|altsyncram_ffo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip3:rambk3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip3:rambk3|altsyncram:altsyncram_component
wren_a => altsyncram_gfo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_gfo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gfo2:auto_generated.data_a[0]
data_a[1] => altsyncram_gfo2:auto_generated.data_a[1]
data_a[2] => altsyncram_gfo2:auto_generated.data_a[2]
data_a[3] => altsyncram_gfo2:auto_generated.data_a[3]
data_a[4] => altsyncram_gfo2:auto_generated.data_a[4]
data_a[5] => altsyncram_gfo2:auto_generated.data_a[5]
data_a[6] => altsyncram_gfo2:auto_generated.data_a[6]
data_a[7] => altsyncram_gfo2:auto_generated.data_a[7]
data_b[0] => altsyncram_gfo2:auto_generated.data_b[0]
data_b[1] => altsyncram_gfo2:auto_generated.data_b[1]
data_b[2] => altsyncram_gfo2:auto_generated.data_b[2]
data_b[3] => altsyncram_gfo2:auto_generated.data_b[3]
data_b[4] => altsyncram_gfo2:auto_generated.data_b[4]
data_b[5] => altsyncram_gfo2:auto_generated.data_b[5]
data_b[6] => altsyncram_gfo2:auto_generated.data_b[6]
data_b[7] => altsyncram_gfo2:auto_generated.data_b[7]
address_a[0] => altsyncram_gfo2:auto_generated.address_a[0]
address_a[1] => altsyncram_gfo2:auto_generated.address_a[1]
address_a[2] => altsyncram_gfo2:auto_generated.address_a[2]
address_a[3] => altsyncram_gfo2:auto_generated.address_a[3]
address_a[4] => altsyncram_gfo2:auto_generated.address_a[4]
address_a[5] => altsyncram_gfo2:auto_generated.address_a[5]
address_a[6] => altsyncram_gfo2:auto_generated.address_a[6]
address_a[7] => altsyncram_gfo2:auto_generated.address_a[7]
address_a[8] => altsyncram_gfo2:auto_generated.address_a[8]
address_a[9] => altsyncram_gfo2:auto_generated.address_a[9]
address_b[0] => altsyncram_gfo2:auto_generated.address_b[0]
address_b[1] => altsyncram_gfo2:auto_generated.address_b[1]
address_b[2] => altsyncram_gfo2:auto_generated.address_b[2]
address_b[3] => altsyncram_gfo2:auto_generated.address_b[3]
address_b[4] => altsyncram_gfo2:auto_generated.address_b[4]
address_b[5] => altsyncram_gfo2:auto_generated.address_b[5]
address_b[6] => altsyncram_gfo2:auto_generated.address_b[6]
address_b[7] => altsyncram_gfo2:auto_generated.address_b[7]
address_b[8] => altsyncram_gfo2:auto_generated.address_b[8]
address_b[9] => altsyncram_gfo2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gfo2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gfo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_gfo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_gfo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_gfo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_gfo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_gfo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_gfo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_gfo2:auto_generated.q_a[7]
q_b[0] <= altsyncram_gfo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_gfo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_gfo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_gfo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_gfo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_gfo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_gfo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_gfo2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|sopc:cpu|video_ram:video_ram0|video_ram_ip3:rambk3|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|NJU_MIPS|vga:video_output
CLOCK_50 => CLOCK_50.IN2
VGA_BLANK_N <= vga_ctrl:vga_controller.port7
VGA_B[0] <= vga_ctrl:vga_controller.port10
VGA_B[1] <= vga_ctrl:vga_controller.port10
VGA_B[2] <= vga_ctrl:vga_controller.port10
VGA_B[3] <= vga_ctrl:vga_controller.port10
VGA_B[4] <= vga_ctrl:vga_controller.port10
VGA_B[5] <= vga_ctrl:vga_controller.port10
VGA_B[6] <= vga_ctrl:vga_controller.port10
VGA_B[7] <= vga_ctrl:vga_controller.port10
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= vga_ctrl:vga_controller.port9
VGA_G[1] <= vga_ctrl:vga_controller.port9
VGA_G[2] <= vga_ctrl:vga_controller.port9
VGA_G[3] <= vga_ctrl:vga_controller.port9
VGA_G[4] <= vga_ctrl:vga_controller.port9
VGA_G[5] <= vga_ctrl:vga_controller.port9
VGA_G[6] <= vga_ctrl:vga_controller.port9
VGA_G[7] <= vga_ctrl:vga_controller.port9
VGA_HS <= vga_ctrl:vga_controller.port5
VGA_R[0] <= vga_ctrl:vga_controller.port8
VGA_R[1] <= vga_ctrl:vga_controller.port8
VGA_R[2] <= vga_ctrl:vga_controller.port8
VGA_R[3] <= vga_ctrl:vga_controller.port8
VGA_R[4] <= vga_ctrl:vga_controller.port8
VGA_R[5] <= vga_ctrl:vga_controller.port8
VGA_R[6] <= vga_ctrl:vga_controller.port8
VGA_R[7] <= vga_ctrl:vga_controller.port8
VGA_SYNC_N <= <GND>
VGA_VS <= vga_ctrl:vga_controller.port6
q[0] => ascii[0].IN1
q[1] => ascii[1].IN1
q[2] => ascii[2].IN1
q[3] => ascii[3].IN1
q[4] => ascii[4].IN1
q[5] => ascii[5].IN1
q[6] => ascii[6].IN1
q[7] => ascii[7].IN1
rdaddress[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|vga:video_output|clkgen:vgaclk
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|vga:video_output|ascii2pcode:a2c
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|NJU_MIPS|vga:video_output|ascii2pcode:a2c|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_skf1:auto_generated.address_a[0]
address_a[1] => altsyncram_skf1:auto_generated.address_a[1]
address_a[2] => altsyncram_skf1:auto_generated.address_a[2]
address_a[3] => altsyncram_skf1:auto_generated.address_a[3]
address_a[4] => altsyncram_skf1:auto_generated.address_a[4]
address_a[5] => altsyncram_skf1:auto_generated.address_a[5]
address_a[6] => altsyncram_skf1:auto_generated.address_a[6]
address_a[7] => altsyncram_skf1:auto_generated.address_a[7]
address_a[8] => altsyncram_skf1:auto_generated.address_a[8]
address_a[9] => altsyncram_skf1:auto_generated.address_a[9]
address_a[10] => altsyncram_skf1:auto_generated.address_a[10]
address_a[11] => altsyncram_skf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_skf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_skf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_skf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_skf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_skf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_skf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_skf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_skf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_skf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_skf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_skf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_skf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_skf1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|vga:video_output|ascii2pcode:a2c|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|NJU_MIPS|vga:video_output|vga_ctrl:vga_controller
pclk => y_cnt[0].CLK
pclk => y_cnt[1].CLK
pclk => y_cnt[2].CLK
pclk => y_cnt[3].CLK
pclk => y_cnt[4].CLK
pclk => y_cnt[5].CLK
pclk => y_cnt[6].CLK
pclk => y_cnt[7].CLK
pclk => y_cnt[8].CLK
pclk => y_cnt[9].CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => x_cnt[0].PRESET
reset => x_cnt[1].ACLR
reset => x_cnt[2].ACLR
reset => x_cnt[3].ACLR
reset => x_cnt[4].ACLR
reset => x_cnt[5].ACLR
reset => x_cnt[6].ACLR
reset => x_cnt[7].ACLR
reset => x_cnt[8].ACLR
reset => x_cnt[9].ACLR
vga_data[0] => vga_b[0].DATAIN
vga_data[1] => vga_b[1].DATAIN
vga_data[2] => vga_b[2].DATAIN
vga_data[3] => vga_b[3].DATAIN
vga_data[4] => vga_b[4].DATAIN
vga_data[5] => vga_b[5].DATAIN
vga_data[6] => vga_b[6].DATAIN
vga_data[7] => vga_b[7].DATAIN
vga_data[8] => vga_g[0].DATAIN
vga_data[9] => vga_g[1].DATAIN
vga_data[10] => vga_g[2].DATAIN
vga_data[11] => vga_g[3].DATAIN
vga_data[12] => vga_g[4].DATAIN
vga_data[13] => vga_g[5].DATAIN
vga_data[14] => vga_g[6].DATAIN
vga_data[15] => vga_g[7].DATAIN
vga_data[16] => vga_r[0].DATAIN
vga_data[17] => vga_r[1].DATAIN
vga_data[18] => vga_r[2].DATAIN
vga_data[19] => vga_r[3].DATAIN
vga_data[20] => vga_r[4].DATAIN
vga_data[21] => vga_r[5].DATAIN
vga_data[22] => vga_r[6].DATAIN
vga_data[23] => vga_r[7].DATAIN
h_addr[0] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[1] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[2] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[3] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[4] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[5] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[6] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[7] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[8] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[9] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[0] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[1] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[2] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[3] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[4] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[5] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[6] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[7] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[8] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[9] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_data[16].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_data[17].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_data[18].DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_data[19].DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_data[20].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_data[21].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_data[22].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_data[23].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_data[7].DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|keyboard:kb
clk => clk.IN1
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
ascii_out[0] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[1] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[2] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[3] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[4] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[5] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[6] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
ascii_out[7] <= ascii_out.DB_MAX_OUTPUT_PORT_TYPE
kb_code[0] <= in_code[0].DB_MAX_OUTPUT_PORT_TYPE
kb_code[1] <= in_code[1].DB_MAX_OUTPUT_PORT_TYPE
kb_code[2] <= in_code[2].DB_MAX_OUTPUT_PORT_TYPE
kb_code[3] <= in_code[3].DB_MAX_OUTPUT_PORT_TYPE
kb_code[4] <= in_code[4].DB_MAX_OUTPUT_PORT_TYPE
kb_code[5] <= in_code[5].DB_MAX_OUTPUT_PORT_TYPE
kb_code[6] <= in_code[6].DB_MAX_OUTPUT_PORT_TYPE
kb_code[7] <= in_code[7].DB_MAX_OUTPUT_PORT_TYPE
en <= en.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|keyboard:kb|ps2_keyboard:keyboard
clk => fifo.we_a.CLK
clk => fifo.waddr_a[2].CLK
clk => fifo.waddr_a[1].CLK
clk => fifo.waddr_a[0].CLK
clk => fifo.data_a[7].CLK
clk => fifo.data_a[6].CLK
clk => fifo.data_a[5].CLK
clk => fifo.data_a[4].CLK
clk => fifo.data_a[3].CLK
clk => fifo.data_a[2].CLK
clk => fifo.data_a[1].CLK
clk => fifo.data_a[0].CLK
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => ready~reg0.CLK
clk => overflow~reg0.CLK
clk => r_ptr[0].CLK
clk => r_ptr[1].CLK
clk => r_ptr[2].CLK
clk => w_ptr[0].CLK
clk => w_ptr[1].CLK
clk => w_ptr[2].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => ps2_clk_sync[0].CLK
clk => ps2_clk_sync[1].CLK
clk => ps2_clk_sync[2].CLK
clk => fifo.CLK0
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => overflow.OUTPUTSELECT
clrn => ready.OUTPUTSELECT
clrn => fifo.OUTPUTSELECT
clrn => buffer[0].ENA
clrn => buffer[1].ENA
clrn => buffer[2].ENA
clrn => buffer[3].ENA
clrn => buffer[4].ENA
clrn => buffer[5].ENA
clrn => buffer[6].ENA
clrn => buffer[7].ENA
clrn => buffer[8].ENA
clrn => buffer[9].ENA
ps2_clk => ps2_clk_sync[0].DATAIN
ps2_data => always1.IN1
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => ready.OUTPUTSELECT
data[0] <= fifo.DATAOUT
data[1] <= fifo.DATAOUT1
data[2] <= fifo.DATAOUT2
data[3] <= fifo.DATAOUT3
data[4] <= fifo.DATAOUT4
data[5] <= fifo.DATAOUT5
data[6] <= fifo.DATAOUT6
data[7] <= fifo.DATAOUT7
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|keyboard:kb|kb_rom:romkb
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|NJU_MIPS|keyboard:kb|kb_rom:romkb|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_31g1:auto_generated.address_a[0]
address_a[1] => altsyncram_31g1:auto_generated.address_a[1]
address_a[2] => altsyncram_31g1:auto_generated.address_a[2]
address_a[3] => altsyncram_31g1:auto_generated.address_a[3]
address_a[4] => altsyncram_31g1:auto_generated.address_a[4]
address_a[5] => altsyncram_31g1:auto_generated.address_a[5]
address_a[6] => altsyncram_31g1:auto_generated.address_a[6]
address_a[7] => altsyncram_31g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_31g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_31g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_31g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_31g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_31g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_31g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_31g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_31g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_31g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|keyboard:kb|kb_rom:romkb|altsyncram:altsyncram_component|altsyncram_31g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|NJU_MIPS|keyboard:kb|kb_shift_rom:romkbshift
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|NJU_MIPS|keyboard:kb|kb_shift_rom:romkbshift|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0lg1:auto_generated.address_a[0]
address_a[1] => altsyncram_0lg1:auto_generated.address_a[1]
address_a[2] => altsyncram_0lg1:auto_generated.address_a[2]
address_a[3] => altsyncram_0lg1:auto_generated.address_a[3]
address_a[4] => altsyncram_0lg1:auto_generated.address_a[4]
address_a[5] => altsyncram_0lg1:auto_generated.address_a[5]
address_a[6] => altsyncram_0lg1:auto_generated.address_a[6]
address_a[7] => altsyncram_0lg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0lg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0lg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0lg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0lg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0lg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0lg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0lg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0lg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0lg1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|keyboard:kb|kb_shift_rom:romkbshift|altsyncram:altsyncram_component|altsyncram_0lg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|NJU_MIPS|audio:player
clk => clk.IN3
DACLRCLK <= I2S:i2s.DACLRCLK
DACDAT <= I2S:i2s.DACDAT
XCK <= I2S:i2s.XCK
BCLK <= I2S:i2s.BCLK
I2C_SCLK <= I2C_Audio_Config:i2c.I2C_SCLK
I2C_SDAT <> I2C_Audio_Config:i2c.I2C_SDAT
kb_code[0] => kb_code[0].IN1
kb_code[1] => kb_code[1].IN1
kb_code[2] => kb_code[2].IN1
kb_code[3] => kb_code[3].IN1
kb_code[4] => kb_code[4].IN1
kb_code[5] => kb_code[5].IN1
kb_code[6] => kb_code[6].IN1
kb_code[7] => kb_code[7].IN1
ch_n => ch_n.IN2
dirs => dirs.IN1
ken => comb.IN0
en => comb.IN1


|NJU_MIPS|audio:player|c2f:rom1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|NJU_MIPS|audio:player|c2f:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oof1:auto_generated.address_a[0]
address_a[1] => altsyncram_oof1:auto_generated.address_a[1]
address_a[2] => altsyncram_oof1:auto_generated.address_a[2]
address_a[3] => altsyncram_oof1:auto_generated.address_a[3]
address_a[4] => altsyncram_oof1:auto_generated.address_a[4]
address_a[5] => altsyncram_oof1:auto_generated.address_a[5]
address_a[6] => altsyncram_oof1:auto_generated.address_a[6]
address_a[7] => altsyncram_oof1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oof1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oof1:auto_generated.q_a[0]
q_a[1] <= altsyncram_oof1:auto_generated.q_a[1]
q_a[2] <= altsyncram_oof1:auto_generated.q_a[2]
q_a[3] <= altsyncram_oof1:auto_generated.q_a[3]
q_a[4] <= altsyncram_oof1:auto_generated.q_a[4]
q_a[5] <= altsyncram_oof1:auto_generated.q_a[5]
q_a[6] <= altsyncram_oof1:auto_generated.q_a[6]
q_a[7] <= altsyncram_oof1:auto_generated.q_a[7]
q_a[8] <= altsyncram_oof1:auto_generated.q_a[8]
q_a[9] <= altsyncram_oof1:auto_generated.q_a[9]
q_a[10] <= altsyncram_oof1:auto_generated.q_a[10]
q_a[11] <= altsyncram_oof1:auto_generated.q_a[11]
q_a[12] <= altsyncram_oof1:auto_generated.q_a[12]
q_a[13] <= altsyncram_oof1:auto_generated.q_a[13]
q_a[14] <= altsyncram_oof1:auto_generated.q_a[14]
q_a[15] <= altsyncram_oof1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|audio:player|c2f:rom1|altsyncram:altsyncram_component|altsyncram_oof1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|NJU_MIPS|audio:player|clkgen:I2CCKgen
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|audio:player|I2C_Audio_Config:i2c
clk_i2c => clk_i2c.IN1
reset_n => reset_n.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT
volumn[0] => mi2c_data.DATAB
volumn[1] => mi2c_data.DATAB
volumn[2] => mi2c_data.DATAB
volumn[3] => mi2c_data.DATAB
volumn[4] => mi2c_data.DATAB
volumn[5] => mi2c_data.DATAB
volumn[6] => mi2c_data.DATAB
volumn[7] => mi2c_data.DATAB
volumn[8] => mi2c_data.DATAB


|NJU_MIPS|audio:player|I2C_Audio_Config:i2c|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => ACK[0]~reg0.CLK
CLOCK => ACK[1]~reg0.CLK
CLOCK => ACK[2]~reg0.CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK[0] <= ACK[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK[1] <= ACK[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK[2] <= ACK[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => END~reg0.PRESET
RESET_N => ACK3.ACLR
RESET_N => ACK2.ACLR
RESET_N => ACK1.ACLR
RESET_N => SDO~reg0.PRESET
RESET_N => SCLK.PRESET
RESET_N => SD_COUNTER[0]~reg0.PRESET
RESET_N => SD_COUNTER[1]~reg0.PRESET
RESET_N => SD_COUNTER[2]~reg0.PRESET
RESET_N => SD_COUNTER[3]~reg0.PRESET
RESET_N => SD_COUNTER[4]~reg0.PRESET
RESET_N => SD_COUNTER[5]~reg0.PRESET
RESET_N => SD[0].ENA
RESET_N => ACK[2]~reg0.ENA
RESET_N => ACK[1]~reg0.ENA
RESET_N => ACK[0]~reg0.ENA
RESET_N => SD[23].ENA
RESET_N => SD[22].ENA
RESET_N => SD[21].ENA
RESET_N => SD[20].ENA
RESET_N => SD[19].ENA
RESET_N => SD[18].ENA
RESET_N => SD[17].ENA
RESET_N => SD[16].ENA
RESET_N => SD[15].ENA
RESET_N => SD[14].ENA
RESET_N => SD[13].ENA
RESET_N => SD[12].ENA
RESET_N => SD[11].ENA
RESET_N => SD[10].ENA
RESET_N => SD[9].ENA
RESET_N => SD[8].ENA
RESET_N => SD[7].ENA
RESET_N => SD[6].ENA
RESET_N => SD[5].ENA
RESET_N => SD[4].ENA
RESET_N => SD[3].ENA
RESET_N => SD[2].ENA
RESET_N => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|audio:player|Volume_Controller:vc
clk => ~NO_FANOUT~
volume[0] <= tmp[0].DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= tmp[1].DB_MAX_OUTPUT_PORT_TYPE
volume[2] <= tmp[2].DB_MAX_OUTPUT_PORT_TYPE
volume[3] <= tmp[3].DB_MAX_OUTPUT_PORT_TYPE
volume[4] <= tmp[4].DB_MAX_OUTPUT_PORT_TYPE
volume[5] <= tmp[5].DB_MAX_OUTPUT_PORT_TYPE
volume[6] <= tmp[6].DB_MAX_OUTPUT_PORT_TYPE
volume[7] <= tmp[7].DB_MAX_OUTPUT_PORT_TYPE
volume[8] <= tmp[8].DB_MAX_OUTPUT_PORT_TYPE
ch_n => tmp[0].CLK
ch_n => tmp[1].CLK
ch_n => tmp[2].CLK
ch_n => tmp[3].CLK
ch_n => tmp[4].CLK
ch_n => tmp[5].CLK
ch_n => tmp[6].CLK
ch_n => tmp[7].CLK
ch_n => tmp[8].CLK
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT
dir => tmp.OUTPUTSELECT


|NJU_MIPS|audio:player|I2S:i2s
clk => clk.IN1
DACDAT <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DACLRCLK <= freq_div:DACLRCLKgen.clkout
BCLK <= BCLK.DB_MAX_OUTPUT_PORT_TYPE
XCK <= XCK.DB_MAX_OUTPUT_PORT_TYPE
en => _.IN1
f_1[0] => Div0.IN47
f_1[1] => Div0.IN46
f_1[2] => Div0.IN45
f_1[3] => Div0.IN44
f_1[4] => Div0.IN43
f_1[5] => Div0.IN42
f_1[6] => Div0.IN41
f_1[7] => Div0.IN40
f_1[8] => Div0.IN39
f_1[9] => Div0.IN38
f_1[10] => Div0.IN37
f_1[11] => Div0.IN36
f_1[12] => Div0.IN35
f_1[13] => Div0.IN34
f_1[14] => Div0.IN33
f_1[15] => Div0.IN32
f_2[0] => ~NO_FANOUT~
f_2[1] => ~NO_FANOUT~
f_2[2] => ~NO_FANOUT~
f_2[3] => ~NO_FANOUT~
f_2[4] => ~NO_FANOUT~
f_2[5] => ~NO_FANOUT~
f_2[6] => ~NO_FANOUT~
f_2[7] => ~NO_FANOUT~
f_2[8] => ~NO_FANOUT~
f_2[9] => ~NO_FANOUT~
f_2[10] => ~NO_FANOUT~
f_2[11] => ~NO_FANOUT~
f_2[12] => ~NO_FANOUT~
f_2[13] => ~NO_FANOUT~
f_2[14] => ~NO_FANOUT~
f_2[15] => ~NO_FANOUT~
double => ~NO_FANOUT~


|NJU_MIPS|audio:player|I2S:i2s|xck:XCKgen
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= xck_0002:xck_inst.outclk_0
locked <= xck_0002:xck_inst.locked


|NJU_MIPS|audio:player|I2S:i2s|xck:XCKgen|xck_0002:xck_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|NJU_MIPS|audio:player|I2S:i2s|xck:XCKgen|xck_0002:xck_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|NJU_MIPS|audio:player|I2S:i2s|freq_div:BCLKgen
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|audio:player|I2S:i2s|freq_div:DACLRCLKgen
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NJU_MIPS|audio:player|I2S:i2s|sintable:SINTABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|NJU_MIPS|audio:player|I2S:i2s|sintable:SINTABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_2eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_2eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_2eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_2eg1:auto_generated.address_a[4]
address_a[5] => altsyncram_2eg1:auto_generated.address_a[5]
address_a[6] => altsyncram_2eg1:auto_generated.address_a[6]
address_a[7] => altsyncram_2eg1:auto_generated.address_a[7]
address_a[8] => altsyncram_2eg1:auto_generated.address_a[8]
address_a[9] => altsyncram_2eg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2eg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2eg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2eg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2eg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2eg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2eg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2eg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2eg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2eg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2eg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2eg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2eg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2eg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2eg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2eg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2eg1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NJU_MIPS|audio:player|I2S:i2s|sintable:SINTABLE|altsyncram:altsyncram_component|altsyncram_2eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


