LIBRARY ieee;
USE ieee.std_logic_1164.all;

--...................................................................................--

entity 7seg is
	Port (
		display : in std_logic_vector ( 1 downto 0);
		seg: out std_logic_vector (6 downto 0)
	      );
END 7seg;

--...................................................................................--

architecture Behavioral of 7seg is
	begin
		ssd <= "1001000" when display = "01" 
		else
			"1111110";
end architecture;