============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:53:44 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int1)              launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    sng_multi
      ctr
        countval_reg[0]/CLK                               0             0 R 
        countval_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
        drc_bufs57/A                                           +0     109   
        drc_bufs57/Y          BUFX2             3 11.1   27   +46     155 R 
      ctr/countval[0] 
      g124/A                                                   +0     155   
      g124/Y                  INVX1             2  3.8   15   +24     179 F 
      g121/A                                                   +0     179   
      g121/Y                  AND2X1            1  1.9   16   +32     211 F 
      g118/C                                                   +0     211   
      g118/Y                  OAI21X1           1  2.0   40   +20     231 R 
      g116/C                                                   +0     231   
      g116/Y                  OAI21X1           1  1.8    4   +21     252 F 
    sng_multi/sn_out[1] 
    g10/B                                                      +0     252   
    g10/Y                     AND2X1            2  3.3   21   +45     297 F 
  genblk1[1].genblk1.sng/sn_out 
  g16/B                                                        +0     297   
  g16/Y                       AND2X1            5 18.5   62   +78     375 F 
  stoch2bin/en 
    g3/B                                                       +0     375   
    g3/Y                      AND2X1            1  5.0   22   +56     430 F 
    g138/A                                                     +0     430   
    g138/Y                    XOR2X1            1  2.0   42   +34     464 R 
    countval_reg[4]/D         DFFSR                            +0     464   
    countval_reg[4]/CLK       setup                       0   +84     548 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4402ps 
Start-point  : TOP/genblk1[1].genblk1.sng/sng_multi/ctr/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[4]/D
