-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
-- Date        : Sun Aug 24 22:19:13 2014
-- Host        : umma running 64-bit Ubuntu 12.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/wjun/headless/vivado/a7/project_1/project_1.srcs/sources_1/ip/aurora_8b10b/aurora_8b10b_funcsim.vhdl
-- Design      : aurora_8b10b
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tfbg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT is
  port (
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    reset_channel_i : out STD_LOGIC;
    wait_for_lane_up_r0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lane_up : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT : entity is "aurora_8b10b_CHANNEL_ERR_DETECT";
end aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT;

architecture STRUCTURE of aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT is
  signal RESET_CHANNEL0 : STD_LOGIC;
  signal channel_hard_err_c : STD_LOGIC;
  signal channel_soft_err_c : STD_LOGIC;
  signal lane_up_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal n_0_CHANNEL_SOFT_ERR_i_2 : STD_LOGIC;
  signal \n_0_hard_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_hard_err_r_reg[3]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[0]\ : STD_LOGIC;
  signal \n_0_soft_err_r_reg[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \^reset_channel_i\ : STD_LOGIC;
begin
  reset_channel_i <= \^reset_channel_i\;
CHANNEL_HARD_ERR_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \n_0_hard_err_r_reg[0]\,
      I3 => \n_0_hard_err_r_reg[3]\,
      O => channel_hard_err_c
    );
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => channel_hard_err_c,
      Q => hard_err,
      R => '0'
    );
CHANNEL_SOFT_ERR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_1_in4_in,
      I1 => n_0_CHANNEL_SOFT_ERR_i_2,
      I2 => p_0_in3_in,
      O => channel_soft_err_c
    );
CHANNEL_SOFT_ERR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => p_5_in,
      I3 => p_4_in,
      I4 => \n_0_soft_err_r_reg[0]\,
      I5 => \n_0_soft_err_r_reg[7]\,
      O => n_0_CHANNEL_SOFT_ERR_i_2
    );
CHANNEL_SOFT_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => channel_soft_err_c,
      Q => soft_err,
      R => '0'
    );
RESET_CHANNEL_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => power_down,
      I1 => lane_up_r(3),
      I2 => lane_up_r(0),
      I3 => lane_up_r(2),
      I4 => lane_up_r(1),
      O => RESET_CHANNEL0
    );
RESET_CHANNEL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => RESET_CHANNEL0,
      Q => \^reset_channel_i\,
      R => '0'
    );
\hard_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3(3),
      Q => \n_0_hard_err_r_reg[0]\,
      R => '0'
    );
\hard_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3(2),
      Q => p_0_in,
      R => '0'
    );
\hard_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3(1),
      Q => p_1_in,
      R => '0'
    );
\hard_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3(0),
      Q => \n_0_hard_err_r_reg[3]\,
      R => '0'
    );
\lane_up_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => lane_up(0),
      Q => lane_up_r(0),
      R => '0'
    );
\lane_up_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => lane_up(1),
      Q => lane_up_r(1),
      R => '0'
    );
\lane_up_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => lane_up(2),
      Q => lane_up_r(2),
      R => '0'
    );
\lane_up_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => lane_up(3),
      Q => lane_up_r(3),
      R => '0'
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(7),
      Q => \n_0_soft_err_r_reg[0]\,
      R => '0'
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(6),
      Q => p_0_in3_in,
      R => '0'
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(5),
      Q => p_1_in4_in,
      R => '0'
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(4),
      Q => p_2_in,
      R => '0'
    );
\soft_err_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(3),
      Q => p_3_in,
      R => '0'
    );
\soft_err_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(2),
      Q => p_4_in,
      R => '0'
    );
\soft_err_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(1),
      Q => p_5_in,
      R => '0'
    );
\soft_err_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2(0),
      Q => \n_0_soft_err_r_reg[7]\,
      R => '0'
    );
verify_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^reset_channel_i\,
      I1 => SR(0),
      O => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_CHANNEL_INIT_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gen_ver_i : out STD_LOGIC;
    reset_lanes_i : out STD_LOGIC_VECTOR ( 0 to 3 );
    en_chan_sync_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    start_rx_i : out STD_LOGIC;
    gtrxreset_i : out STD_LOGIC;
    ch_bond_done_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : in STD_LOGIC;
    txver_count_r0 : in STD_LOGIC;
    all_lanes_v_c : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    good_as_r0 : in STD_LOGIC;
    reset_channel_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_CHANNEL_INIT_SM : entity is "aurora_8b10b_CHANNEL_INIT_SM";
end aurora_8b10baurora_8b10b_CHANNEL_INIT_SM;

architecture STRUCTURE of aurora_8b10baurora_8b10b_CHANNEL_INIT_SM is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal START_RX0 : STD_LOGIC;
  signal all_ch_bond_done_r : STD_LOGIC;
  signal all_channel_bond_load_c : STD_LOGIC;
  signal all_channel_bond_load_r : STD_LOGIC;
  signal all_lanes_v_r : STD_LOGIC;
  signal bad_as_r : STD_LOGIC;
  signal bad_v_r : STD_LOGIC;
  signal bad_v_r0 : STD_LOGIC;
  signal bond_passed_r : STD_LOGIC;
  signal bonding_watchdog_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal bonding_watchdog_r0 : STD_LOGIC;
  signal bonding_watchdog_r05_out : STD_LOGIC;
  signal channel_bond_r : STD_LOGIC;
  signal check_bond_r : STD_LOGIC;
  signal four_as_r : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 13 );
  signal \^gen_ver_i\ : STD_LOGIC;
  signal good_as_r : STD_LOGIC;
  signal got_first_v_r : STD_LOGIC;
  signal gtrxreset_extend_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal gtrxreset_nxt : STD_LOGIC;
  signal n_0_GTRXRESET_OUT_i_1 : STD_LOGIC;
  signal n_0_GTRXRESET_OUT_i_2 : STD_LOGIC;
  signal \n_0_a_count_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_a_count_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_a_count_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_a_count_r_reg[1]\ : STD_LOGIC;
  signal \n_0_a_count_r_reg[2]\ : STD_LOGIC;
  signal n_0_all_ch_bond_done_r_i_1 : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\ : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15_i_4\ : STD_LOGIC;
  signal \n_0_bonding_watchdog_r_reg[14]_srl15_i_5\ : STD_LOGIC;
  signal \n_0_channel_bond_load_r_reg[0]\ : STD_LOGIC;
  signal \n_0_channel_bond_load_r_reg[3]\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_4\ : STD_LOGIC;
  signal \n_0_free_count_r[13]_i_5\ : STD_LOGIC;
  signal \n_0_free_count_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_free_count_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_2\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_3\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_4\ : STD_LOGIC;
  signal \n_0_free_count_r[9]_i_5\ : STD_LOGIC;
  signal \n_0_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal n_0_got_first_v_r_i_1 : STD_LOGIC;
  signal n_0_gtreset_flop_0_i_i_2 : STD_LOGIC;
  signal \n_0_gtrxreset_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[1]_srl2\ : STD_LOGIC;
  signal \n_0_rxver_count_r_reg[1]_srl2_i_1\ : STD_LOGIC;
  signal \n_0_txver_count_r_reg[6]_srl7\ : STD_LOGIC;
  signal \n_0_v_count_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_verify_watchdog_r_reg[14]_srl15_i_1\ : STD_LOGIC;
  signal \n_1_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_1_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_2_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_4_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_4_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_4_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_5_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_5_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_5_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_6_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[13]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[1]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_7_free_count_r_reg[9]_i_1\ : STD_LOGIC;
  signal next_channel_bond_c : STD_LOGIC;
  signal next_check_bond_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_verify_c : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_10_in11_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ready_r : STD_LOGIC;
  signal ready_r2 : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal rxver_count_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal txver_count_r : STD_LOGIC_VECTOR ( 7 to 7 );
  signal v_count_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal verify_watchdog_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal wait_for_lane_up_r : STD_LOGIC;
  signal \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of START_RX_i_1 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of START_RX_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \a_count_r[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \a_count_r[1]_i_1\ : label is "soft_lutpair166";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bonding_watchdog_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/bonding_watchdog_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \bonding_watchdog_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/bonding_watchdog_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \bonding_watchdog_r_reg[14]_srl15_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of channel_bond_r_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of check_bond_r_i_1 : label is "soft_lutpair164";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of en_chan_sync_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of en_chan_sync_flop_i : label is "FD";
  attribute counter : integer;
  attribute counter of \free_count_r_reg[0]\ : label is 32;
  attribute counter of \free_count_r_reg[10]\ : label is 32;
  attribute counter of \free_count_r_reg[11]\ : label is 32;
  attribute counter of \free_count_r_reg[12]\ : label is 32;
  attribute counter of \free_count_r_reg[13]\ : label is 32;
  attribute counter of \free_count_r_reg[1]\ : label is 32;
  attribute counter of \free_count_r_reg[2]\ : label is 32;
  attribute counter of \free_count_r_reg[3]\ : label is 32;
  attribute counter of \free_count_r_reg[4]\ : label is 32;
  attribute counter of \free_count_r_reg[5]\ : label is 32;
  attribute counter of \free_count_r_reg[6]\ : label is 32;
  attribute counter of \free_count_r_reg[7]\ : label is 32;
  attribute counter of \free_count_r_reg[8]\ : label is 32;
  attribute counter of \free_count_r_reg[9]\ : label is 32;
  attribute SOFT_HLUTNM of got_first_v_r_i_1 : label is "soft_lutpair167";
  attribute BOX_TYPE of gtreset_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gtreset_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of gtreset_flop_0_i_i_2 : label is "soft_lutpair165";
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of reset_lanes_flop_0_i_i_1 : label is "soft_lutpair168";
  attribute BOX_TYPE of reset_lanes_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_1_i : label is "FD";
  attribute BOX_TYPE of reset_lanes_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_2_i : label is "FD";
  attribute BOX_TYPE of reset_lanes_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_3_i : label is "FD";
  attribute srl_bus_name of \rxver_count_r_reg[1]_srl2\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/rxver_count_r_reg ";
  attribute srl_name of \rxver_count_r_reg[1]_srl2\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2 ";
  attribute srl_bus_name of \txver_count_r_reg[6]_srl7\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/txver_count_r_reg ";
  attribute srl_name of \txver_count_r_reg[6]_srl7\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7 ";
  attribute srl_bus_name of \v_count_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/v_count_r_reg ";
  attribute srl_name of \v_count_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \v_count_r_reg[14]_srl15_i_1\ : label is "soft_lutpair167";
  attribute srl_bus_name of \verify_watchdog_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg ";
  attribute srl_name of \verify_watchdog_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15 ";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  gen_ver_i <= \^gen_ver_i\;
CHANNEL_UP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ready_r2,
      Q => O1,
      R => '0'
    );
GTRXRESET_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gtrxreset_extend_r(2),
      I1 => n_0_GTRXRESET_OUT_i_2,
      I2 => gtrxreset_extend_r(3),
      O => n_0_GTRXRESET_OUT_i_1
    );
GTRXRESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => gtrxreset_extend_r(1),
      I1 => \n_0_gtrxreset_extend_r_reg[0]\,
      I2 => gtrxreset_extend_r(6),
      I3 => gtrxreset_extend_r(7),
      I4 => gtrxreset_extend_r(5),
      I5 => gtrxreset_extend_r(4),
      O => n_0_GTRXRESET_OUT_i_2
    );
GTRXRESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_GTRXRESET_OUT_i_1,
      Q => gtrxreset_i,
      R => '0'
    );
START_RX_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_for_lane_up_r,
      O => START_RX0
    );
START_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => START_RX0,
      Q => start_rx_i,
      R => SR(0)
    );
\a_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => four_as_r,
      I1 => good_as_r,
      I2 => \n_0_a_count_r_reg[2]\,
      I3 => \n_0_a_count_r_reg[1]\,
      I4 => check_bond_r,
      O => \n_0_a_count_r[0]_i_1\
    );
\a_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => \n_0_a_count_r_reg[1]\,
      I1 => good_as_r,
      I2 => \n_0_a_count_r_reg[2]\,
      I3 => check_bond_r,
      O => \n_0_a_count_r[1]_i_1\
    );
\a_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \n_0_a_count_r_reg[2]\,
      I1 => good_as_r,
      I2 => check_bond_r,
      O => \n_0_a_count_r[2]_i_1\
    );
\a_count_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_a_count_r[0]_i_1\,
      Q => four_as_r,
      R => '0'
    );
\a_count_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_a_count_r[1]_i_1\,
      Q => \n_0_a_count_r_reg[1]\,
      R => '0'
    );
\a_count_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_a_count_r[2]_i_1\,
      Q => \n_0_a_count_r_reg[2]\,
      R => '0'
    );
all_ch_bond_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => channel_bond_r,
      I1 => \^d\(0),
      I2 => \^d\(3),
      I3 => \^d\(1),
      I4 => \^d\(2),
      O => n_0_all_ch_bond_done_r_i_1
    );
all_ch_bond_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_all_ch_bond_done_r_i_1,
      Q => all_ch_bond_done_r,
      R => '0'
    );
all_channel_bond_load_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_0_in6_in,
      I1 => p_1_in7_in,
      I2 => \n_0_channel_bond_load_r_reg[0]\,
      I3 => \n_0_channel_bond_load_r_reg[3]\,
      O => all_channel_bond_load_c
    );
all_channel_bond_load_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => all_channel_bond_load_c,
      Q => all_channel_bond_load_r,
      R => '0'
    );
all_lanes_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => all_lanes_v_c,
      Q => all_lanes_v_r,
      R => '0'
    );
bad_as_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => bad_as_r,
      R => '0'
    );
bad_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => got_first_v_r,
      I1 => v_count_r(15),
      I2 => all_lanes_v_r,
      O => bad_v_r0
    );
bad_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => bad_v_r0,
      Q => bad_v_r,
      R => '0'
    );
bond_passed_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => all_ch_bond_done_r,
      Q => bond_passed_r,
      R => '0'
    );
\bonding_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => bonding_watchdog_r0,
      CLK => user_clk,
      D => bonding_watchdog_r05_out,
      Q => \n_0_bonding_watchdog_r_reg[14]_srl15\
    );
\bonding_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\,
      I1 => check_bond_r,
      I2 => channel_bond_r,
      I3 => all_channel_bond_load_r,
      O => bonding_watchdog_r0
    );
\bonding_watchdog_r_reg[14]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => channel_bond_r,
      I1 => check_bond_r,
      O => bonding_watchdog_r05_out
    );
\bonding_watchdog_r_reg[14]_srl15_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => free_count_r_reg(0),
      I1 => free_count_r_reg(7),
      I2 => \n_0_bonding_watchdog_r_reg[14]_srl15_i_4\,
      I3 => \n_0_bonding_watchdog_r_reg[14]_srl15_i_5\,
      O => \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\
    );
\bonding_watchdog_r_reg[14]_srl15_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => free_count_r_reg(9),
      I1 => free_count_r_reg(8),
      I2 => free_count_r_reg(12),
      I3 => free_count_r_reg(2),
      I4 => free_count_r_reg(11),
      I5 => free_count_r_reg(3),
      O => \n_0_bonding_watchdog_r_reg[14]_srl15_i_4\
    );
\bonding_watchdog_r_reg[14]_srl15_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(5),
      I3 => free_count_r_reg(6),
      I4 => free_count_r_reg(10),
      I5 => free_count_r_reg(13),
      O => \n_0_bonding_watchdog_r_reg[14]_srl15_i_5\
    );
\bonding_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => bonding_watchdog_r0,
      D => \n_0_bonding_watchdog_r_reg[14]_srl15\,
      Q => bonding_watchdog_r(15),
      R => '0'
    );
\ch_bond_done_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_i(3),
      Q => \^d\(3),
      R => '0'
    );
\ch_bond_done_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_i(2),
      Q => \^d\(2),
      R => '0'
    );
\ch_bond_done_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_i(1),
      Q => \^d\(1),
      R => '0'
    );
\ch_bond_done_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_i(0),
      Q => \^d\(0),
      R => '0'
    );
\channel_bond_load_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(3),
      Q => \n_0_channel_bond_load_r_reg[0]\,
      R => '0'
    );
\channel_bond_load_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(2),
      Q => p_0_in6_in,
      R => '0'
    );
\channel_bond_load_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(1),
      Q => p_1_in7_in,
      R => '0'
    );
\channel_bond_load_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => Q(0),
      Q => \n_0_channel_bond_load_r_reg[3]\,
      R => '0'
    );
channel_bond_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
    port map (
      I0 => bond_passed_r,
      I1 => channel_bond_r,
      I2 => check_bond_r,
      I3 => bad_as_r,
      I4 => wait_for_lane_up_r,
      O => next_channel_bond_c
    );
channel_bond_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_channel_bond_c,
      Q => channel_bond_r,
      R => wait_for_lane_up_r0
    );
check_bond_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => bad_as_r,
      I1 => check_bond_r,
      I2 => four_as_r,
      I3 => bond_passed_r,
      I4 => channel_bond_r,
      O => next_check_bond_c
    );
check_bond_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_check_bond_c,
      Q => check_bond_r,
      R => wait_for_lane_up_r0
    );
en_chan_sync_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_r,
      Q => en_chan_sync_i,
      R => '0'
    );
\free_count_r[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(10),
      O => \n_0_free_count_r[13]_i_2\
    );
\free_count_r[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(11),
      O => \n_0_free_count_r[13]_i_3\
    );
\free_count_r[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(12),
      O => \n_0_free_count_r[13]_i_4\
    );
\free_count_r[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(13),
      O => \n_0_free_count_r[13]_i_5\
    );
\free_count_r[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(0),
      O => \n_0_free_count_r[1]_i_2\
    );
\free_count_r[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(1),
      O => \n_0_free_count_r[1]_i_3\
    );
\free_count_r[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(2),
      O => \n_0_free_count_r[5]_i_2\
    );
\free_count_r[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(3),
      O => \n_0_free_count_r[5]_i_3\
    );
\free_count_r[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(4),
      O => \n_0_free_count_r[5]_i_4\
    );
\free_count_r[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(5),
      O => \n_0_free_count_r[5]_i_5\
    );
\free_count_r[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(6),
      O => \n_0_free_count_r[9]_i_2\
    );
\free_count_r[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(7),
      O => \n_0_free_count_r[9]_i_3\
    );
\free_count_r[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(8),
      O => \n_0_free_count_r[9]_i_4\
    );
\free_count_r[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => free_count_r_reg(9),
      O => \n_0_free_count_r[9]_i_5\
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[1]_i_1\,
      Q => free_count_r_reg(0),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_4_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(10),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[11]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_5_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(11),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[12]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(12),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[13]_i_1\,
      Q => free_count_r_reg(13),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_free_count_r_reg[13]_i_1\,
      CO(2) => \n_1_free_count_r_reg[13]_i_1\,
      CO(1) => \n_2_free_count_r_reg[13]_i_1\,
      CO(0) => \n_3_free_count_r_reg[13]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_free_count_r_reg[13]_i_1\,
      O(2) => \n_5_free_count_r_reg[13]_i_1\,
      O(1) => \n_6_free_count_r_reg[13]_i_1\,
      O(0) => \n_7_free_count_r_reg[13]_i_1\,
      S(3) => \n_0_free_count_r[13]_i_2\,
      S(2) => \n_0_free_count_r[13]_i_3\,
      S(1) => \n_0_free_count_r[13]_i_4\,
      S(0) => \n_0_free_count_r[13]_i_5\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[1]_i_1\,
      Q => free_count_r_reg(1),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_free_count_r_reg[5]_i_1\,
      CO(3 downto 1) => \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_free_count_r_reg[1]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3 downto 2) => \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_free_count_r_reg[1]_i_1\,
      O(0) => \n_7_free_count_r_reg[1]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_free_count_r[1]_i_2\,
      S(0) => \n_0_free_count_r[1]_i_3\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_4_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(2),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_5_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(3),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(4),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[5]_i_1\,
      Q => free_count_r_reg(5),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_free_count_r_reg[9]_i_1\,
      CO(3) => \n_0_free_count_r_reg[5]_i_1\,
      CO(2) => \n_1_free_count_r_reg[5]_i_1\,
      CO(1) => \n_2_free_count_r_reg[5]_i_1\,
      CO(0) => \n_3_free_count_r_reg[5]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_free_count_r_reg[5]_i_1\,
      O(2) => \n_5_free_count_r_reg[5]_i_1\,
      O(1) => \n_6_free_count_r_reg[5]_i_1\,
      O(0) => \n_7_free_count_r_reg[5]_i_1\,
      S(3) => \n_0_free_count_r[5]_i_2\,
      S(2) => \n_0_free_count_r[5]_i_3\,
      S(1) => \n_0_free_count_r[5]_i_4\,
      S(0) => \n_0_free_count_r[5]_i_5\
    );
\free_count_r_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_4_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(6),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_5_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(7),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_6_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(8),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_7_free_count_r_reg[9]_i_1\,
      Q => free_count_r_reg(9),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_free_count_r_reg[13]_i_1\,
      CO(3) => \n_0_free_count_r_reg[9]_i_1\,
      CO(2) => \n_1_free_count_r_reg[9]_i_1\,
      CO(1) => \n_2_free_count_r_reg[9]_i_1\,
      CO(0) => \n_3_free_count_r_reg[9]_i_1\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => \n_4_free_count_r_reg[9]_i_1\,
      O(2) => \n_5_free_count_r_reg[9]_i_1\,
      O(1) => \n_6_free_count_r_reg[9]_i_1\,
      O(0) => \n_7_free_count_r_reg[9]_i_1\,
      S(3) => \n_0_free_count_r[9]_i_2\,
      S(2) => \n_0_free_count_r[9]_i_3\,
      S(1) => \n_0_free_count_r[9]_i_4\,
      S(0) => \n_0_free_count_r[9]_i_5\
    );
good_as_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => good_as_r0,
      Q => good_as_r,
      R => '0'
    );
got_first_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^gen_ver_i\,
      I1 => got_first_v_r,
      I2 => all_lanes_v_r,
      O => n_0_got_first_v_r_i_1
    );
got_first_v_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_got_first_v_r_i_1,
      Q => got_first_v_r,
      R => '0'
    );
gtreset_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_10_in11_in,
      Q => gtrxreset_nxt,
      R => '0'
    );
gtreset_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF200F200"
    )
    port map (
      I0 => bad_v_r,
      I1 => rxver_count_r(2),
      I2 => verify_watchdog_r(15),
      I3 => \^gen_ver_i\,
      I4 => n_0_gtreset_flop_0_i_i_2,
      I5 => bonding_watchdog_r(15),
      O => p_10_in11_in
    );
gtreset_flop_0_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => check_bond_r,
      I1 => channel_bond_r,
      O => n_0_gtreset_flop_0_i_i_2
    );
\gtrxreset_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(1),
      Q => \n_0_gtrxreset_extend_r_reg[0]\,
      R => SR(0)
    );
\gtrxreset_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(2),
      Q => gtrxreset_extend_r(1),
      R => SR(0)
    );
\gtrxreset_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(3),
      Q => gtrxreset_extend_r(2),
      R => SR(0)
    );
\gtrxreset_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(4),
      Q => gtrxreset_extend_r(3),
      R => SR(0)
    );
\gtrxreset_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(5),
      Q => gtrxreset_extend_r(4),
      R => SR(0)
    );
\gtrxreset_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(6),
      Q => gtrxreset_extend_r(5),
      R => SR(0)
    );
\gtrxreset_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(7),
      Q => gtrxreset_extend_r(6),
      R => SR(0)
    );
\gtrxreset_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_nxt,
      Q => gtrxreset_extend_r(7),
      R => SR(0)
    );
ready_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => ready_r2,
      R => '0'
    );
\ready_r_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => ready_r,
      I1 => rxver_count_r(2),
      I2 => txver_count_r(7),
      I3 => \^gen_ver_i\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r0
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => reset_lanes_i(0),
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => p_10_in11_in,
      I1 => reset_channel_i,
      I2 => wait_for_lane_up_r,
      I3 => SR(0),
      O => reset_lanes_c
    );
reset_lanes_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => reset_lanes_i(1),
      R => '0'
    );
reset_lanes_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => reset_lanes_i(2),
      R => '0'
    );
reset_lanes_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => reset_lanes_i(3),
      R => '0'
    );
\rxver_count_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \n_0_rxver_count_r_reg[1]_srl2_i_1\,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \n_0_rxver_count_r_reg[1]_srl2\
    );
\rxver_count_r_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => v_count_r(15),
      I1 => all_lanes_v_r,
      I2 => \^gen_ver_i\,
      O => \n_0_rxver_count_r_reg[1]_srl2_i_1\
    );
\rxver_count_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_rxver_count_r_reg[1]_srl2_i_1\,
      D => \n_0_rxver_count_r_reg[1]_srl2\,
      Q => rxver_count_r(2),
      R => '0'
    );
\txver_count_r_reg[6]_srl7\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => txver_count_r0,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \n_0_txver_count_r_reg[6]_srl7\
    );
\txver_count_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => txver_count_r0,
      D => \n_0_txver_count_r_reg[6]_srl7\,
      Q => txver_count_r(7),
      R => '0'
    );
\v_count_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => p_2_out(15),
      Q => \n_0_v_count_r_reg[14]_srl15\
    );
\v_count_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => v_count_r(15),
      I1 => \^gen_ver_i\,
      I2 => got_first_v_r,
      I3 => all_lanes_v_r,
      O => p_2_out(15)
    );
\v_count_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_v_count_r_reg[14]_srl15\,
      Q => v_count_r(15),
      R => '0'
    );
verify_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FF40FF40FF40"
    )
    port map (
      I0 => bad_as_r,
      I1 => check_bond_r,
      I2 => four_as_r,
      I3 => \^gen_ver_i\,
      I4 => rxver_count_r(2),
      I5 => txver_count_r(7),
      O => next_verify_c
    );
verify_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_verify_c,
      Q => \^gen_ver_i\,
      R => wait_for_lane_up_r0
    );
\verify_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \n_0_verify_watchdog_r_reg[14]_srl15\
    );
\verify_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_bonding_watchdog_r_reg[14]_srl15_i_3\,
      I1 => \^gen_ver_i\,
      O => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\
    );
\verify_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_verify_watchdog_r_reg[14]_srl15_i_1\,
      D => \n_0_verify_watchdog_r_reg[14]_srl15\,
      Q => verify_watchdog_r(15),
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => wait_for_lane_up_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE is
  port (
    ready_r0 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE : entity is "aurora_8b10b_ERR_DETECT_4BYTE";
end aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE;

architecture STRUCTURE of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE is
  signal SOFT_ERR0 : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_cnt_r22_out : STD_LOGIC;
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal \n_0_SOFT_ERR[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_cnt_good_code_r_i_2__2\ : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1__2\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal next_start_c2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal soft_err_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[0]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \align_r_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_2__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_3__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \err_cnt_r[1]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2__2\ : label is "soft_lutpair128";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \good_cnt_r[0]_i_1__2\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2__2\ : label is "soft_lutpair128";
  attribute counter : integer;
  attribute counter of \good_cnt_r_reg[0]\ : label is 22;
  attribute counter of \good_cnt_r_reg[1]\ : label is 22;
  attribute counter of \good_cnt_r_reg[2]\ : label is 22;
  attribute counter of \good_cnt_r_reg[3]\ : label is 22;
  attribute SOFT_HLUTNM of \hard_err_r[3]_i_1\ : label is "soft_lutpair129";
begin
\SOFT_ERR[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(0),
      I1 => soft_err_r(1),
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(2),
      I1 => soft_err_r(3),
      O => \n_0_SOFT_ERR[1]_i_1__2\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR0,
      Q => O13(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_SOFT_ERR[1]_i_1__2\,
      Q => O13(0),
      R => '0'
    );
\align_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => reset_lanes_i(0),
      I1 => hard_err_gt,
      I2 => p_1_in11_in,
      I3 => hard_err_frm_soft_err,
      O => ready_r0
    );
\cnt_good_code_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002AAA"
    )
    port map (
      I0 => cnt_good_code_r,
      I1 => \n_0_cnt_good_code_r_i_2__2\,
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      I4 => next_start_c2,
      I5 => cnt_soft_err_r,
      O => next_good_code_c
    );
\cnt_good_code_r_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      O => \n_0_cnt_good_code_r_i_2__2\
    );
\cnt_good_code_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => soft_err_r(1),
      I1 => soft_err_r(0),
      I2 => soft_err_r(3),
      I3 => soft_err_r(2),
      O => next_start_c2
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => I1
    );
\cnt_soft_err_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => next_start_c2,
      I1 => cnt_good_code_r,
      I2 => cnt_soft_err_r,
      I3 => start_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => I1
    );
\err_cnt_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF990062"
    )
    port map (
      I0 => cnt_soft_err_r,
      I1 => err_cnt_r22_out,
      I2 => err_cnt_r(1),
      I3 => p_1_in11_in,
      I4 => err_cnt_r(0),
      O => \n_0_err_cnt_r[0]_i_1__2\
    );
\err_cnt_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC8CC"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[1]_i_1__2\
    );
\err_cnt_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[2]_i_1__2\
    );
\err_cnt_r[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      O => err_cnt_r22_out
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[0]_i_1__2\,
      Q => err_cnt_r(0),
      R => I1
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[1]_i_1__2\,
      Q => err_cnt_r(1),
      R => I1
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[2]_i_1__2\,
      Q => p_1_in11_in,
      R => I1
    );
\good_cnt_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\good_cnt_r[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\good_cnt_r[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\good_cnt_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => enable_err_detect_i,
      I1 => cnt_good_code_r,
      I2 => start_r,
      I3 => cnt_soft_err_r,
      O => \n_0_good_cnt_r[3]_i_1__2\
    );
\good_cnt_r[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \n_0_good_cnt_r[3]_i_1__2\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \n_0_good_cnt_r[3]_i_1__2\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \good_cnt_r_reg__0\(2),
      R => \n_0_good_cnt_r[3]_i_1__2\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \good_cnt_r_reg__0\(3),
      R => \n_0_good_cnt_r[3]_i_1__2\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => hard_err_frm_soft_err,
      R => I1
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => I1
    );
\hard_err_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_1_in11_in,
      I2 => hard_err_gt,
      O => O8(0)
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22,
      Q => soft_err_r(0),
      R => I1
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23,
      Q => soft_err_r(1),
      R => I1
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24,
      Q => soft_err_r(2),
      R => I1
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I25,
      Q => soft_err_r(3),
      R => I1
    );
\start_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008000"
    )
    port map (
      I0 => \n_0_cnt_good_code_r_i_2__2\,
      I1 => \good_cnt_r_reg__0\(2),
      I2 => \good_cnt_r_reg__0\(3),
      I3 => cnt_good_code_r,
      I4 => next_start_c2,
      I5 => start_r,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41 is
  port (
    ready_r0 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41 : entity is "aurora_8b10b_ERR_DETECT_4BYTE";
end aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41;

architecture STRUCTURE of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41 is
  signal SOFT_ERR0 : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_cnt_r22_out : STD_LOGIC;
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal \n_0_SOFT_ERR[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_cnt_good_code_r_i_2__1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1__1\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal next_start_c2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal soft_err_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[0]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \align_r_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_2__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_3__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \err_cnt_r[1]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2__1\ : label is "soft_lutpair92";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \good_cnt_r[0]_i_1__1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2__1\ : label is "soft_lutpair92";
  attribute counter : integer;
  attribute counter of \good_cnt_r_reg[0]\ : label is 22;
  attribute counter of \good_cnt_r_reg[1]\ : label is 22;
  attribute counter of \good_cnt_r_reg[2]\ : label is 22;
  attribute counter of \good_cnt_r_reg[3]\ : label is 22;
  attribute SOFT_HLUTNM of \hard_err_r[2]_i_1\ : label is "soft_lutpair93";
begin
\SOFT_ERR[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(0),
      I1 => soft_err_r(1),
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(2),
      I1 => soft_err_r(3),
      O => \n_0_SOFT_ERR[1]_i_1__1\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR0,
      Q => O11(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_SOFT_ERR[1]_i_1__1\,
      Q => O11(0),
      R => '0'
    );
\align_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => reset_lanes_i(0),
      I1 => hard_err_gt,
      I2 => p_1_in11_in,
      I3 => hard_err_frm_soft_err,
      O => ready_r0
    );
\cnt_good_code_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002AAA"
    )
    port map (
      I0 => cnt_good_code_r,
      I1 => \n_0_cnt_good_code_r_i_2__1\,
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      I4 => next_start_c2,
      I5 => cnt_soft_err_r,
      O => next_good_code_c
    );
\cnt_good_code_r_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      O => \n_0_cnt_good_code_r_i_2__1\
    );
\cnt_good_code_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => soft_err_r(1),
      I1 => soft_err_r(0),
      I2 => soft_err_r(3),
      I3 => soft_err_r(2),
      O => next_start_c2
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => I1
    );
\cnt_soft_err_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => next_start_c2,
      I1 => cnt_good_code_r,
      I2 => cnt_soft_err_r,
      I3 => start_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => I1
    );
\err_cnt_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF990062"
    )
    port map (
      I0 => cnt_soft_err_r,
      I1 => err_cnt_r22_out,
      I2 => err_cnt_r(1),
      I3 => p_1_in11_in,
      I4 => err_cnt_r(0),
      O => \n_0_err_cnt_r[0]_i_1__1\
    );
\err_cnt_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC8CC"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[1]_i_1__1\
    );
\err_cnt_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[2]_i_1__1\
    );
\err_cnt_r[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      O => err_cnt_r22_out
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[0]_i_1__1\,
      Q => err_cnt_r(0),
      R => I1
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[1]_i_1__1\,
      Q => err_cnt_r(1),
      R => I1
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[2]_i_1__1\,
      Q => p_1_in11_in,
      R => I1
    );
\good_cnt_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\good_cnt_r[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\good_cnt_r[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\good_cnt_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => enable_err_detect_i,
      I1 => cnt_good_code_r,
      I2 => start_r,
      I3 => cnt_soft_err_r,
      O => \n_0_good_cnt_r[3]_i_1__1\
    );
\good_cnt_r[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \n_0_good_cnt_r[3]_i_1__1\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \n_0_good_cnt_r[3]_i_1__1\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \good_cnt_r_reg__0\(2),
      R => \n_0_good_cnt_r[3]_i_1__1\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \good_cnt_r_reg__0\(3),
      R => \n_0_good_cnt_r[3]_i_1__1\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => hard_err_frm_soft_err,
      R => I1
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => I1
    );
\hard_err_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_1_in11_in,
      I2 => hard_err_gt,
      O => O7(0)
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23,
      Q => soft_err_r(0),
      R => I1
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24,
      Q => soft_err_r(1),
      R => I1
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I25,
      Q => soft_err_r(2),
      R => I1
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I26,
      Q => soft_err_r(3),
      R => I1
    );
\start_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008000"
    )
    port map (
      I0 => \n_0_cnt_good_code_r_i_2__1\,
      I1 => \good_cnt_r_reg__0\(2),
      I2 => \good_cnt_r_reg__0\(3),
      I3 => cnt_good_code_r,
      I4 => next_start_c2,
      I5 => start_r,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47 is
  port (
    ready_r0 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47 : entity is "aurora_8b10b_ERR_DETECT_4BYTE";
end aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47;

architecture STRUCTURE of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47 is
  signal SOFT_ERR0 : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_cnt_r22_out : STD_LOGIC;
  signal \good_cnt_r_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal \n_0_SOFT_ERR[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_cnt_good_code_r_i_2__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1__0\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal next_start_c2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal soft_err_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[0]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \align_r_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_2__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \cnt_good_code_r_i_3__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \err_cnt_r[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2__0\ : label is "soft_lutpair56";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \good_cnt_r[0]_i_1__0\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2__0\ : label is "soft_lutpair56";
  attribute counter : integer;
  attribute counter of \good_cnt_r_reg[0]\ : label is 22;
  attribute counter of \good_cnt_r_reg[1]\ : label is 22;
  attribute counter of \good_cnt_r_reg[2]\ : label is 22;
  attribute counter of \good_cnt_r_reg[3]\ : label is 22;
  attribute SOFT_HLUTNM of \hard_err_r[1]_i_1\ : label is "soft_lutpair57";
begin
\SOFT_ERR[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(0),
      I1 => soft_err_r(1),
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(2),
      I1 => soft_err_r(3),
      O => \n_0_SOFT_ERR[1]_i_1__0\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR0,
      Q => O11(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_SOFT_ERR[1]_i_1__0\,
      Q => O11(0),
      R => '0'
    );
\align_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => reset_lanes_i(0),
      I1 => hard_err_gt,
      I2 => p_1_in11_in,
      I3 => hard_err_frm_soft_err,
      O => ready_r0
    );
\cnt_good_code_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002AAA"
    )
    port map (
      I0 => cnt_good_code_r,
      I1 => \n_0_cnt_good_code_r_i_2__0\,
      I2 => \good_cnt_r_reg__0__0\(2),
      I3 => \good_cnt_r_reg__0__0\(3),
      I4 => next_start_c2,
      I5 => cnt_soft_err_r,
      O => next_good_code_c
    );
\cnt_good_code_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \good_cnt_r_reg__0__0\(1),
      I1 => \good_cnt_r_reg__0__0\(0),
      O => \n_0_cnt_good_code_r_i_2__0\
    );
\cnt_good_code_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => soft_err_r(1),
      I1 => soft_err_r(0),
      I2 => soft_err_r(3),
      I3 => soft_err_r(2),
      O => next_start_c2
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => I1
    );
\cnt_soft_err_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => next_start_c2,
      I1 => cnt_good_code_r,
      I2 => cnt_soft_err_r,
      I3 => start_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => I1
    );
\err_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF990062"
    )
    port map (
      I0 => cnt_soft_err_r,
      I1 => err_cnt_r22_out,
      I2 => err_cnt_r(1),
      I3 => p_1_in11_in,
      I4 => err_cnt_r(0),
      O => \n_0_err_cnt_r[0]_i_1__0\
    );
\err_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC8CC"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[1]_i_1__0\
    );
\err_cnt_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[2]_i_1__0\
    );
\err_cnt_r[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \good_cnt_r_reg__0__0\(1),
      I1 => \good_cnt_r_reg__0__0\(0),
      I2 => \good_cnt_r_reg__0__0\(2),
      I3 => \good_cnt_r_reg__0__0\(3),
      O => err_cnt_r22_out
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[0]_i_1__0\,
      Q => err_cnt_r(0),
      R => I1
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[1]_i_1__0\,
      Q => err_cnt_r(1),
      R => I1
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[2]_i_1__0\,
      Q => p_1_in11_in,
      R => I1
    );
\good_cnt_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \good_cnt_r_reg__0__0\(0),
      O => \p_0_in__0\(0)
    );
\good_cnt_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \good_cnt_r_reg__0__0\(0),
      I1 => \good_cnt_r_reg__0__0\(1),
      O => \p_0_in__0\(1)
    );
\good_cnt_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \good_cnt_r_reg__0__0\(0),
      I1 => \good_cnt_r_reg__0__0\(1),
      I2 => \good_cnt_r_reg__0__0\(2),
      O => \p_0_in__0\(2)
    );
\good_cnt_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => enable_err_detect_i,
      I1 => cnt_good_code_r,
      I2 => start_r,
      I3 => cnt_soft_err_r,
      O => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \good_cnt_r_reg__0__0\(1),
      I1 => \good_cnt_r_reg__0__0\(0),
      I2 => \good_cnt_r_reg__0__0\(2),
      I3 => \good_cnt_r_reg__0__0\(3),
      O => \p_0_in__0\(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \good_cnt_r_reg__0__0\(0),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \good_cnt_r_reg__0__0\(1),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \good_cnt_r_reg__0__0\(2),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \good_cnt_r_reg__0__0\(3),
      R => \n_0_good_cnt_r[3]_i_1__0\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => hard_err_frm_soft_err,
      R => I1
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => I1
    );
\hard_err_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_1_in11_in,
      I2 => hard_err_gt,
      O => O8(0)
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I25,
      Q => soft_err_r(0),
      R => I1
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I26,
      Q => soft_err_r(1),
      R => I1
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I27,
      Q => soft_err_r(2),
      R => I1
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I28,
      Q => soft_err_r(3),
      R => I1
    );
\start_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008000"
    )
    port map (
      I0 => \n_0_cnt_good_code_r_i_2__0\,
      I1 => \good_cnt_r_reg__0__0\(2),
      I2 => \good_cnt_r_reg__0__0\(3),
      I3 => cnt_good_code_r,
      I4 => next_start_c2,
      I5 => start_r,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53 is
  port (
    ready_r0 : out STD_LOGIC;
    HARD_ERR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53 : entity is "aurora_8b10b_ERR_DETECT_4BYTE";
end aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53;

architecture STRUCTURE of aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53 is
  signal SOFT_ERR0 : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_cnt_r22_out : STD_LOGIC;
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal \n_0_SOFT_ERR[1]_i_1\ : STD_LOGIC;
  signal n_0_cnt_good_code_r_i_2 : STD_LOGIC;
  signal \n_0_err_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_err_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_good_cnt_r[3]_i_1\ : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal next_start_c2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal soft_err_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of align_r_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \err_cnt_r[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2\ : label is "soft_lutpair1";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \good_cnt_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2\ : label is "soft_lutpair1";
  attribute counter : integer;
  attribute counter of \good_cnt_r_reg[0]\ : label is 22;
  attribute counter of \good_cnt_r_reg[1]\ : label is 22;
  attribute counter of \good_cnt_r_reg[2]\ : label is 22;
  attribute counter of \good_cnt_r_reg[3]\ : label is 22;
  attribute SOFT_HLUTNM of \hard_err_r[0]_i_1\ : label is "soft_lutpair2";
begin
\SOFT_ERR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(0),
      I1 => soft_err_r(1),
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => soft_err_r(2),
      I1 => soft_err_r(3),
      O => \n_0_SOFT_ERR[1]_i_1\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR0,
      Q => O21(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_SOFT_ERR[1]_i_1\,
      Q => O21(0),
      R => '0'
    );
align_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => RESET_LANES(0),
      I1 => hard_err_gt,
      I2 => p_1_in11_in,
      I3 => hard_err_frm_soft_err,
      O => ready_r0
    );
cnt_good_code_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002AAA"
    )
    port map (
      I0 => cnt_good_code_r,
      I1 => n_0_cnt_good_code_r_i_2,
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      I4 => next_start_c2,
      I5 => cnt_soft_err_r,
      O => next_good_code_c
    );
cnt_good_code_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      O => n_0_cnt_good_code_r_i_2
    );
cnt_good_code_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => soft_err_r(1),
      I1 => soft_err_r(0),
      I2 => soft_err_r(3),
      I3 => soft_err_r(2),
      O => next_start_c2
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => I1
    );
cnt_soft_err_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => next_start_c2,
      I1 => cnt_good_code_r,
      I2 => cnt_soft_err_r,
      I3 => start_r,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => I1
    );
\err_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF990062"
    )
    port map (
      I0 => cnt_soft_err_r,
      I1 => err_cnt_r22_out,
      I2 => err_cnt_r(1),
      I3 => p_1_in11_in,
      I4 => err_cnt_r(0),
      O => \n_0_err_cnt_r[0]_i_1\
    );
\err_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC8CC"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[1]_i_1\
    );
\err_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
    port map (
      I0 => p_1_in11_in,
      I1 => err_cnt_r(1),
      I2 => err_cnt_r(0),
      I3 => err_cnt_r22_out,
      I4 => cnt_soft_err_r,
      O => \n_0_err_cnt_r[2]_i_1\
    );
\err_cnt_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      O => err_cnt_r22_out
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[0]_i_1\,
      Q => err_cnt_r(0),
      R => I1
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[1]_i_1\,
      Q => err_cnt_r(1),
      R => I1
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_err_cnt_r[2]_i_1\,
      Q => p_1_in11_in,
      R => I1
    );
\good_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\good_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\good_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\good_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => enable_err_detect_i,
      I1 => cnt_good_code_r,
      I2 => start_r,
      I3 => cnt_soft_err_r,
      O => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      I3 => \good_cnt_r_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \good_cnt_r_reg__0\(2),
      R => \n_0_good_cnt_r[3]_i_1\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \good_cnt_r_reg__0\(3),
      R => \n_0_good_cnt_r[3]_i_1\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => hard_err_frm_soft_err,
      R => I1
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => I1
    );
\hard_err_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_1_in11_in,
      I2 => hard_err_gt,
      O => HARD_ERR(0)
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I18,
      Q => soft_err_r(0),
      R => I1
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19,
      Q => soft_err_r(1),
      R => I1
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20,
      Q => soft_err_r(2),
      R => I1
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21,
      Q => soft_err_r(3),
      R => I1
    );
start_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00008000"
    )
    port map (
      I0 => n_0_cnt_good_code_r_i_2,
      I1 => \good_cnt_r_reg__0\(2),
      I2 => \good_cnt_r_reg__0\(3),
      I3 => cnt_good_code_r,
      I4 => next_start_c2,
      I5 => start_r,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN is
  port (
    gen_v_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gen_a_i : out STD_LOGIC_VECTOR ( 0 to 3 );
    gen_k_i : out STD_LOGIC_VECTOR ( 0 to 15 );
    gen_r_i : out STD_LOGIC_VECTOR ( 0 to 15 );
    txver_count_r0 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    gen_ver_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN : entity is "aurora_8b10b_IDLE_AND_VER_GEN";
end aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN;

architecture STRUCTURE of aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN is
  signal D0 : STD_LOGIC;
  signal did_ver_i : STD_LOGIC;
  signal down_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal gen_a_flop_c : STD_LOGIC;
  signal gen_k_c : STD_LOGIC_VECTOR ( 1 to 3 );
  signal insert_ver_c : STD_LOGIC;
  signal \n_0_down_count_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_down_count_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[0]\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[1]\ : STD_LOGIC;
  signal \n_0_downcounter_r_reg[2]\ : STD_LOGIC;
  signal n_0_gen_r_flop_0_i_i_1 : STD_LOGIC;
  signal \n_0_lfsr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_lfsr_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_lfsr_reg_reg[3]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal prev_cycle_gen_ver_r : STD_LOGIC;
  signal recycle_gen_ver_c : STD_LOGIC;
  signal ver_counter_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \down_count_r[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \down_count_r[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \downcounter_r[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \downcounter_r[2]_i_1\ : label is "soft_lutpair171";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_a_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_a_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of gen_a_flop_0_i_i_1 : label is "soft_lutpair169";
  attribute BOX_TYPE of gen_a_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_a_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_a_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_a_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_a_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_a_flop_3_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_10_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_10_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_11_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_11_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_12_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_12_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_13_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_13_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_14_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_14_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_15_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_15_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_3_i : label is "FD";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of gen_k_flop_3_i_i_1 : label is std.standard.true;
  attribute SOFT_HLUTNM of gen_k_flop_3_i_i_1 : label is "soft_lutpair173";
  attribute BOX_TYPE of gen_k_flop_4_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_4_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_5_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_5_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_6_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_6_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_7_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_7_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_8_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_8_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_9_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_9_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_10_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_10_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_11_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_11_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_12_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_12_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_13_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_13_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_14_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_14_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_15_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_15_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_3_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_4_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_4_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_5_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_5_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_6_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_6_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_7_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_7_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_8_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_8_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_9_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_9_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_10_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_10_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_11_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_11_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_13_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_13_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_14_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_14_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_15_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_15_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_1_i : label is "FD";
  attribute SOFT_HLUTNM of gen_v_flop_1_i_i_1 : label is "soft_lutpair172";
  attribute BOX_TYPE of gen_v_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_3_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_5_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_5_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_6_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_6_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_7_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_7_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_9_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_9_i : label is "FD";
  attribute SOFT_HLUTNM of \lfsr_reg[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \txver_count_r_reg[6]_srl7_i_1\ : label is "soft_lutpair169";
  attribute BOX_TYPE of ver_counter_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of ver_counter_i : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of ver_counter_i : label is "\inst/aurora_8b10b_global_logic_i/idle_and_ver_gen_i/ver_counter_i ";
  attribute SOFT_HLUTNM of ver_counter_i_i_1 : label is "soft_lutpair172";
begin
DID_VER_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ver_counter_c,
      Q => did_ver_i,
      R => '0'
    );
\down_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[3]\,
      I1 => p_2_in,
      O => \n_0_down_count_r[0]_i_1\
    );
\down_count_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[3]\,
      I1 => p_2_in,
      O => \n_0_down_count_r[1]_i_1\
    );
\down_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_down_count_r[0]_i_1\,
      Q => down_count_r(0),
      R => '0'
    );
\down_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_down_count_r[1]_i_1\,
      Q => down_count_r(1),
      R => '0'
    );
\down_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => down_count_r(2),
      R => '0'
    );
\downcounter_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0C2"
    )
    port map (
      I0 => down_count_r(0),
      I1 => \n_0_downcounter_r_reg[2]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => \n_0_downcounter_r_reg[1]\,
      O => \n_0_downcounter_r[0]_i_1\
    );
\downcounter_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC32"
    )
    port map (
      I0 => down_count_r(1),
      I1 => \n_0_downcounter_r_reg[2]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => \n_0_downcounter_r_reg[1]\,
      O => \n_0_downcounter_r[1]_i_1\
    );
\downcounter_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[2]\,
      I1 => \n_0_downcounter_r_reg[1]\,
      I2 => \n_0_downcounter_r_reg[0]\,
      I3 => down_count_r(2),
      O => \n_0_downcounter_r[2]_i_1\
    );
\downcounter_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_downcounter_r[0]_i_1\,
      Q => \n_0_downcounter_r_reg[0]\,
      R => SR(0)
    );
\downcounter_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_downcounter_r[1]_i_1\,
      Q => \n_0_downcounter_r_reg[1]\,
      R => SR(0)
    );
\downcounter_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_downcounter_r[2]_i_1\,
      Q => \n_0_downcounter_r_reg[2]\,
      R => SR(0)
    );
gen_a_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_flop_c,
      Q => gen_a_i(0),
      R => '0'
    );
gen_a_flop_0_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[1]\,
      I1 => \n_0_downcounter_r_reg[0]\,
      I2 => \n_0_downcounter_r_reg[2]\,
      I3 => gen_ver_i,
      I4 => did_ver_i,
      O => gen_a_flop_c
    );
gen_a_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_flop_c,
      Q => gen_a_i(1),
      R => '0'
    );
gen_a_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_flop_c,
      Q => gen_a_i(2),
      R => '0'
    );
gen_a_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_flop_c,
      Q => gen_a_i(3),
      R => '0'
    );
gen_k_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => D0,
      Q => gen_k_i(0),
      R => '0'
    );
gen_k_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5D5D5C0"
    )
    port map (
      I0 => p_1_in,
      I1 => did_ver_i,
      I2 => gen_ver_i,
      I3 => \n_0_downcounter_r_reg[2]\,
      I4 => \n_0_downcounter_r_reg[0]\,
      I5 => \n_0_downcounter_r_reg[1]\,
      O => D0
    );
gen_k_flop_10_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(2),
      Q => gen_k_i(10),
      R => '0'
    );
gen_k_flop_11_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => gen_k_i(11),
      R => '0'
    );
gen_k_flop_12_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => D0,
      Q => gen_k_i(12),
      R => '0'
    );
gen_k_flop_13_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(1),
      Q => gen_k_i(13),
      R => '0'
    );
gen_k_flop_14_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(2),
      Q => gen_k_i(14),
      R => '0'
    );
gen_k_flop_15_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => gen_k_i(15),
      R => '0'
    );
gen_k_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(1),
      Q => gen_k_i(1),
      R => '0'
    );
gen_k_flop_1_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[1]\,
      O => gen_k_c(1)
    );
gen_k_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(2),
      Q => gen_k_i(2),
      R => '0'
    );
gen_k_flop_2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_2_in,
      O => gen_k_c(2)
    );
gen_k_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => gen_k_i(3),
      R => '0'
    );
gen_k_flop_3_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_lfsr_reg_reg[3]\,
      O => gen_k_c(3)
    );
gen_k_flop_4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => D0,
      Q => gen_k_i(4),
      R => '0'
    );
gen_k_flop_5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(1),
      Q => gen_k_i(5),
      R => '0'
    );
gen_k_flop_6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(2),
      Q => gen_k_i(6),
      R => '0'
    );
gen_k_flop_7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(3),
      Q => gen_k_i(7),
      R => '0'
    );
gen_k_flop_8_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => D0,
      Q => gen_k_i(8),
      R => '0'
    );
gen_k_flop_9_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => gen_k_c(1),
      Q => gen_k_i(9),
      R => '0'
    );
gen_r_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gen_r_flop_0_i_i_1,
      Q => gen_r_i(0),
      R => '0'
    );
gen_r_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE00FE00"
    )
    port map (
      I0 => \n_0_downcounter_r_reg[1]\,
      I1 => \n_0_downcounter_r_reg[0]\,
      I2 => \n_0_downcounter_r_reg[2]\,
      I3 => p_1_in,
      I4 => did_ver_i,
      I5 => gen_ver_i,
      O => n_0_gen_r_flop_0_i_i_1
    );
gen_r_flop_10_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => gen_r_i(10),
      R => '0'
    );
gen_r_flop_11_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => gen_r_i(11),
      R => '0'
    );
gen_r_flop_12_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gen_r_flop_0_i_i_1,
      Q => gen_r_i(12),
      R => '0'
    );
gen_r_flop_13_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => gen_r_i(13),
      R => '0'
    );
gen_r_flop_14_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => gen_r_i(14),
      R => '0'
    );
gen_r_flop_15_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => gen_r_i(15),
      R => '0'
    );
gen_r_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => gen_r_i(1),
      R => '0'
    );
gen_r_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => gen_r_i(2),
      R => '0'
    );
gen_r_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => gen_r_i(3),
      R => '0'
    );
gen_r_flop_4_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gen_r_flop_0_i_i_1,
      Q => gen_r_i(4),
      R => '0'
    );
gen_r_flop_5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => gen_r_i(5),
      R => '0'
    );
gen_r_flop_6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => gen_r_i(6),
      R => '0'
    );
gen_r_flop_7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => gen_r_i(7),
      R => '0'
    );
gen_r_flop_8_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gen_r_flop_0_i_i_1,
      Q => gen_r_i(8),
      R => '0'
    );
gen_r_flop_9_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => gen_r_i(9),
      R => '0'
    );
gen_v_flop_10_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(4),
      R => '0'
    );
gen_v_flop_11_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(3),
      R => '0'
    );
gen_v_flop_13_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(2),
      R => '0'
    );
gen_v_flop_14_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(1),
      R => '0'
    );
gen_v_flop_15_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(0),
      R => '0'
    );
gen_v_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(11),
      R => '0'
    );
gen_v_flop_1_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => recycle_gen_ver_c
    );
gen_v_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(10),
      R => '0'
    );
gen_v_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(9),
      R => '0'
    );
gen_v_flop_5_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(8),
      R => '0'
    );
gen_v_flop_6_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(7),
      R => '0'
    );
gen_v_flop_7_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(6),
      R => '0'
    );
gen_v_flop_9_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_i(5),
      R => '0'
    );
\lfsr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
    port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => \n_0_lfsr_reg_reg[1]\,
      I3 => \n_0_lfsr_reg_reg[3]\,
      O => \n_0_lfsr_reg[3]_i_1\
    );
\lfsr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[1]\,
      Q => p_1_in,
      R => '0'
    );
\lfsr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => \n_0_lfsr_reg_reg[1]\,
      R => '0'
    );
\lfsr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg_reg[3]\,
      Q => p_2_in,
      R => '0'
    );
\lfsr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_lfsr_reg[3]_i_1\,
      Q => \n_0_lfsr_reg_reg[3]\,
      R => '0'
    );
prev_cycle_gen_ver_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_ver_i,
      Q => prev_cycle_gen_ver_r,
      R => '0'
    );
\txver_count_r_reg[6]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => txver_count_r0
    );
ver_counter_i: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => insert_ver_c,
      Q => ver_counter_c
    );
ver_counter_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => gen_ver_i,
      I1 => did_ver_i,
      I2 => prev_cycle_gen_ver_r,
      O => insert_ver_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    O4 : out STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    ready_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE : entity is "aurora_8b10b_LANE_INIT_SM_4BYTE";
end aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE;

architecture STRUCTURE of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE is
  signal ENABLE_ERR_DETECT0 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter3_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter4_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal \n_0_begin_r_i_2__2\ : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl14\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal n_0_rst_r_reg : STD_LOGIC;
  signal \n_0_rx_polarity_r_i_1__2\ : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_ERR_DETECT_i_1__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \align_r_i_2__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \begin_r_i_2__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \counter1_r[6]_i_1__2\ : label is "soft_lutpair138";
  attribute counter : integer;
  attribute counter of \counter1_r_reg[0]\ : label is 21;
  attribute counter of \counter1_r_reg[1]\ : label is 21;
  attribute counter of \counter1_r_reg[2]\ : label is 21;
  attribute counter of \counter1_r_reg[3]\ : label is 21;
  attribute counter of \counter1_r_reg[4]\ : label is 21;
  attribute counter of \counter1_r_reg[5]\ : label is 21;
  attribute counter of \counter1_r_reg[6]\ : label is 21;
  attribute counter of \counter1_r_reg[7]\ : label is 21;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \gen_sp_r_i_1__2\ : label is "soft_lutpair139";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \polarity_r_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \realign_r_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rst_r_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rx_polarity_r_i_1__2\ : label is "soft_lutpair135";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
\ENABLE_ERR_DETECT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^gen_spa_i\,
      O => ENABLE_ERR_DETECT0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ENABLE_ERR_DETECT0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I11(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => '0'
    );
\ack_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFF02220222"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => counter5_r(15),
      I2 => counter2_r(15),
      I3 => counter3_r(3),
      I4 => RX_NEG,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r0
    );
\align_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \^o2\,
      I2 => n_0_rst_r_reg,
      I3 => count_8d_done_r,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => \^o2\,
      R => ready_r0
    );
\begin_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => realign_r,
      I1 => I8,
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => \n_0_begin_r_i_2__2\,
      O => next_begin_c
    );
\begin_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => counter4_r(15),
      I3 => \^o1\,
      O => \n_0_begin_r_i_2__2\
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r0
    );
\consecutive_commas_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I1 => p_0_in2_in,
      I2 => \^o2\,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset_count_r,
      I1 => \^o1\,
      O => counter1_r0
    );
\counter1_r[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3__2\,
      I1 => \n_0_counter1_r_reg[1]\,
      I2 => count_128d_done_r,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => \n_0_counter1_r[0]_i_3__2\
    );
\counter1_r[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3__2\,
      I1 => \n_0_counter1_r_reg[1]\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[5]\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => count_32d_done_r,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => count_8d_done_r,
      I4 => \n_0_counter1_r_reg[3]\,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_counter1_r_reg[6]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[5]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[5]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => gen_spa_r,
      Q => \n_0_counter2_r_reg[14]_srl14\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_counter2_r_reg[14]_srl14\,
      Q => counter2_r(15),
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => counter3_r(3),
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => user_clk,
      D => \^o1\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => counter4_r(15),
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => counter5_r(15),
      R => '0'
    );
\do_watchdog_count_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => '0'
    );
\gen_sp_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => \^o1\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => D(0),
      R => reset_lanes_i(0)
    );
\polarity_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => I8,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
\ready_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
    port map (
      I0 => counter2_r(15),
      I1 => counter3_r(3),
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => counter4_r(15),
      I5 => \^o1\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => \^o1\,
      R => ready_r0
    );
\realign_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => I8,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => \^o2\,
      I4 => count_128d_done_r,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r0
    );
\reset_count_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEEBAFFBAFFBAFF"
    )
    port map (
      I0 => reset_lanes_i(0),
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      I4 => I9,
      I5 => I10,
      O => reset_count_r0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
\rst_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => n_0_rst_r_reg,
      I2 => begin_r,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => n_0_rst_r_reg,
      R => ready_r0
    );
\rx_polarity_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \^o3\,
      O => \n_0_rx_polarity_r_i_1__2\
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_polarity_r_i_1__2\,
      Q => \^o3\,
      R => '0'
    );
\soft_err_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect_i\,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    O4 : out STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    ready_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43 : entity is "aurora_8b10b_LANE_INIT_SM_4BYTE";
end aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43;

architecture STRUCTURE of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ENABLE_ERR_DETECT0 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter3_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter4_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal \n_0_begin_r_i_2__1\ : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl14\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal n_0_rst_r_reg : STD_LOGIC;
  signal \n_0_rx_polarity_r_i_1__1\ : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_ERR_DETECT_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \align_r_i_2__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \begin_r_i_2__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \counter1_r[6]_i_1__1\ : label is "soft_lutpair102";
  attribute counter : integer;
  attribute counter of \counter1_r_reg[0]\ : label is 21;
  attribute counter of \counter1_r_reg[1]\ : label is 21;
  attribute counter of \counter1_r_reg[2]\ : label is 21;
  attribute counter of \counter1_r_reg[3]\ : label is 21;
  attribute counter of \counter1_r_reg[4]\ : label is 21;
  attribute counter of \counter1_r_reg[5]\ : label is 21;
  attribute counter of \counter1_r_reg[6]\ : label is 21;
  attribute counter of \counter1_r_reg[7]\ : label is 21;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \gen_sp_r_i_1__1\ : label is "soft_lutpair103";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \polarity_r_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \realign_r_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rst_r_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rx_polarity_r_i_1__1\ : label is "soft_lutpair99";
begin
  D(0) <= \^d\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
\ENABLE_ERR_DETECT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^gen_spa_i\,
      O => ENABLE_ERR_DETECT0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ENABLE_ERR_DETECT0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => '0'
    );
\ack_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFF02220222"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => counter5_r(15),
      I2 => counter2_r(15),
      I3 => counter3_r(3),
      I4 => RX_NEG,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r0
    );
\align_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \^o2\,
      I2 => n_0_rst_r_reg,
      I3 => count_8d_done_r,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => \^o2\,
      R => ready_r0
    );
\begin_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => realign_r,
      I1 => I9,
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => \n_0_begin_r_i_2__1\,
      O => next_begin_c
    );
\begin_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => counter4_r(15),
      I3 => \^o1\,
      O => \n_0_begin_r_i_2__1\
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r0
    );
\consecutive_commas_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I1 => p_0_in2_in,
      I2 => \^o2\,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset_count_r,
      I1 => \^o1\,
      O => counter1_r0
    );
\counter1_r[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3__1\,
      I1 => \n_0_counter1_r_reg[1]\,
      I2 => count_128d_done_r,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => \n_0_counter1_r[0]_i_3__1\
    );
\counter1_r[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3__1\,
      I1 => \n_0_counter1_r_reg[1]\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[5]\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => count_32d_done_r,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => count_8d_done_r,
      I4 => \n_0_counter1_r_reg[3]\,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_counter1_r_reg[6]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[5]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[5]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => gen_spa_r,
      Q => \n_0_counter2_r_reg[14]_srl14\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_counter2_r_reg[14]_srl14\,
      Q => counter2_r(15),
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => counter3_r(3),
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => user_clk,
      D => \^o1\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => counter4_r(15),
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => counter5_r(15),
      R => '0'
    );
\do_watchdog_count_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => '0'
    );
\gen_sp_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => \^o1\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => \^d\(0),
      R => reset_lanes_i(0)
    );
\polarity_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => I9,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
\ready_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
    port map (
      I0 => counter2_r(15),
      I1 => counter3_r(3),
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => counter4_r(15),
      I5 => \^o1\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => \^o1\,
      R => ready_r0
    );
\realign_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => I9,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => \^o2\,
      I4 => count_128d_done_r,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r0
    );
\reset_count_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEEBAFFBAFFBAFF"
    )
    port map (
      I0 => reset_lanes_i(0),
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      I4 => I10,
      I5 => I11,
      O => reset_count_r0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
\rst_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => n_0_rst_r_reg,
      I2 => begin_r,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => n_0_rst_r_reg,
      R => ready_r0
    );
\rx_polarity_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \^o3\,
      O => \n_0_rx_polarity_r_i_1__1\
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_polarity_r_i_1__1\,
      Q => \^o3\,
      R => '0'
    );
rxfsm_data_valid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^d\(0),
      I1 => I7(0),
      I2 => I7(1),
      I3 => I7(2),
      O => O6
    );
\soft_err_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect_i\,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    O4 : out STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    ready_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49 : entity is "aurora_8b10b_LANE_INIT_SM_4BYTE";
end aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49;

architecture STRUCTURE of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49 is
  signal ENABLE_ERR_DETECT0 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter3_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter4_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal \n_0_begin_r_i_2__0\ : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl14\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal n_0_rst_r_reg : STD_LOGIC;
  signal \n_0_rx_polarity_r_i_1__0\ : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_ERR_DETECT_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \align_r_i_2__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \begin_r_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \counter1_r[6]_i_1__0\ : label is "soft_lutpair66";
  attribute counter : integer;
  attribute counter of \counter1_r_reg[0]\ : label is 21;
  attribute counter of \counter1_r_reg[1]\ : label is 21;
  attribute counter of \counter1_r_reg[2]\ : label is 21;
  attribute counter of \counter1_r_reg[3]\ : label is 21;
  attribute counter of \counter1_r_reg[4]\ : label is 21;
  attribute counter of \counter1_r_reg[5]\ : label is 21;
  attribute counter of \counter1_r_reg[6]\ : label is 21;
  attribute counter of \counter1_r_reg[7]\ : label is 21;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \gen_sp_r_i_1__0\ : label is "soft_lutpair67";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of \polarity_r_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \realign_r_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rst_r_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rx_polarity_r_i_1__0\ : label is "soft_lutpair63";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
\ENABLE_ERR_DETECT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^gen_spa_i\,
      O => ENABLE_ERR_DETECT0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ENABLE_ERR_DETECT0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => '0'
    );
\ack_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFF02220222"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => counter5_r(15),
      I2 => counter2_r(15),
      I3 => counter3_r(3),
      I4 => RX_NEG,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r0
    );
\align_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \^o2\,
      I2 => n_0_rst_r_reg,
      I3 => count_8d_done_r,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => \^o2\,
      R => ready_r0
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => realign_r,
      I1 => I11,
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => \n_0_begin_r_i_2__0\,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => counter4_r(15),
      I3 => \^o1\,
      O => \n_0_begin_r_i_2__0\
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r0
    );
\consecutive_commas_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I1 => p_0_in2_in,
      I2 => \^o2\,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset_count_r,
      I1 => \^o1\,
      O => counter1_r0
    );
\counter1_r[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3__0\,
      I1 => \n_0_counter1_r_reg[1]\,
      I2 => count_128d_done_r,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => \n_0_counter1_r[0]_i_3__0\
    );
\counter1_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3__0\,
      I1 => \n_0_counter1_r_reg[1]\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[5]\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => count_32d_done_r,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => count_8d_done_r,
      I4 => \n_0_counter1_r_reg[3]\,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_counter1_r_reg[6]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[5]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[5]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => gen_spa_r,
      Q => \n_0_counter2_r_reg[14]_srl14\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_counter2_r_reg[14]_srl14\,
      Q => counter2_r(15),
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => counter3_r(3),
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => user_clk,
      D => \^o1\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => counter4_r(15),
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => counter5_r(15),
      R => '0'
    );
\do_watchdog_count_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => '0'
    );
\gen_sp_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => \^o1\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => D(0),
      R => reset_lanes_i(0)
    );
\polarity_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => I11,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
    port map (
      I0 => counter2_r(15),
      I1 => counter3_r(3),
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => counter4_r(15),
      I5 => \^o1\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => \^o1\,
      R => ready_r0
    );
\realign_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => I11,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => \^o2\,
      I4 => count_128d_done_r,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r0
    );
\reset_count_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEEBAFFBAFFBAFF"
    )
    port map (
      I0 => reset_lanes_i(0),
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      I4 => I12,
      I5 => I13,
      O => reset_count_r0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
\rst_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => n_0_rst_r_reg,
      I2 => begin_r,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => n_0_rst_r_reg,
      R => ready_r0
    );
\rx_polarity_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \^o3\,
      O => \n_0_rx_polarity_r_i_1__0\
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_polarity_r_i_1__0\,
      Q => \^o3\,
      R => '0'
    );
\soft_err_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect_i\,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55 is
  port (
    LANE_UP : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    O3 : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    O4 : out STD_LOGIC;
    RESET_LANES : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    ready_r0 : in STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55 : entity is "aurora_8b10b_LANE_INIT_SM_4BYTE";
end aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55;

architecture STRUCTURE of aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55 is
  signal ENABLE_ERR_DETECT0 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter3_r : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter4_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r : STD_LOGIC_VECTOR ( 15 to 15 );
  signal counter5_r0 : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CHAR_IS_COMMA_R_reg[3]\ : STD_LOGIC;
  signal n_0_begin_r_i_2 : STD_LOGIC;
  signal \n_0_counter1_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_counter1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_counter2_r_reg[14]_srl14\ : STD_LOGIC;
  signal \n_0_counter3_r_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_counter4_r_reg[14]_srl15\ : STD_LOGIC;
  signal \n_0_counter5_r_reg[14]_srl15\ : STD_LOGIC;
  signal n_0_rst_r_reg : STD_LOGIC;
  signal n_0_rx_polarity_r_i_1 : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ENABLE_ERR_DETECT_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of begin_r_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counter1_r[6]_i_1\ : label is "soft_lutpair11";
  attribute counter : integer;
  attribute counter of \counter1_r_reg[0]\ : label is 21;
  attribute counter of \counter1_r_reg[1]\ : label is 21;
  attribute counter of \counter1_r_reg[2]\ : label is 21;
  attribute counter of \counter1_r_reg[3]\ : label is 21;
  attribute counter of \counter1_r_reg[4]\ : label is 21;
  attribute counter of \counter1_r_reg[5]\ : label is 21;
  attribute counter of \counter1_r_reg[6]\ : label is 21;
  attribute counter of \counter1_r_reg[7]\ : label is 21;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "\inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of gen_sp_r_i_1 : label is "soft_lutpair12";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of polarity_r_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of realign_r_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of rx_polarity_r_i_1 : label is "soft_lutpair8";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
ENABLE_ERR_DETECT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^gen_spa_i\,
      O => ENABLE_ERR_DETECT0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ENABLE_ERR_DETECT0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(0),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(3),
      Q => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      R => '0'
    );
ack_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFF02220222"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => counter5_r(15),
      I2 => counter2_r(15),
      I3 => counter3_r(3),
      I4 => RX_NEG,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r0
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => \^o2\,
      I2 => n_0_rst_r_reg,
      I3 => count_8d_done_r,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => \^o2\,
      R => ready_r0
    );
begin_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => realign_r,
      I1 => I11,
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => n_0_begin_r_i_2,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => counter4_r(15),
      I3 => \^o1\,
      O => n_0_begin_r_i_2
    );
begin_r_reg: unisim.vcomponents.FDSE
    port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r0
    );
consecutive_commas_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_RX_CHAR_IS_COMMA_R_reg[0]\,
      I1 => p_0_in2_in,
      I2 => \^o2\,
      I3 => p_1_in,
      I4 => \n_0_RX_CHAR_IS_COMMA_R_reg[3]\,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => reset_count_r,
      I1 => \^o1\,
      O => counter1_r0
    );
\counter1_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3\,
      I1 => \n_0_counter1_r_reg[1]\,
      I2 => count_128d_done_r,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => \n_0_counter1_r_reg[7]\,
      I4 => \n_0_counter1_r_reg[5]\,
      I5 => \n_0_counter1_r_reg[3]\,
      O => \n_0_counter1_r[0]_i_3\
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r[0]_i_3\,
      I1 => \n_0_counter1_r_reg[1]\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[7]\,
      I3 => \n_0_counter1_r_reg[5]\,
      I4 => \n_0_counter1_r_reg[3]\,
      I5 => count_32d_done_r,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_counter1_r_reg[5]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[6]\,
      I3 => count_8d_done_r,
      I4 => \n_0_counter1_r_reg[3]\,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_counter1_r_reg[6]\,
      I1 => \n_0_counter1_r_reg[7]\,
      I2 => \n_0_counter1_r_reg[5]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      I2 => \n_0_counter1_r_reg[5]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      I1 => \n_0_counter1_r_reg[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_counter1_r_reg[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(6),
      Q => \n_0_counter1_r_reg[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(4),
      Q => \n_0_counter1_r_reg[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(2),
      Q => \n_0_counter1_r_reg[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(1),
      Q => \n_0_counter1_r_reg[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(0),
      Q => \n_0_counter1_r_reg[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => gen_spa_r,
      Q => \n_0_counter2_r_reg[14]_srl14\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_counter2_r_reg[14]_srl14\,
      Q => counter2_r(15),
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => counter3_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter3_r_reg[2]_srl3\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter3_r0,
      D => \n_0_counter3_r_reg[2]_srl3\,
      Q => counter3_r(3),
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => user_clk,
      D => \^o1\,
      Q => \n_0_counter4_r_reg[14]_srl15\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter4_r0,
      D => \n_0_counter4_r_reg[14]_srl15\,
      Q => counter4_r(15),
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter5_r0,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \n_0_counter5_r_reg[14]_srl15\
    );
\counter5_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => counter5_r0,
      D => \n_0_counter5_r_reg[14]_srl15\,
      Q => counter5_r(15),
      R => '0'
    );
do_watchdog_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => '0'
    );
gen_sp_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^gen_spa_i\,
      I1 => \^o1\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => LANE_UP(0),
      R => RESET_LANES(0)
    );
polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => I11,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
    port map (
      I0 => counter2_r(15),
      I1 => counter3_r(3),
      I2 => \^gen_spa_i\,
      I3 => counter5_r(15),
      I4 => counter4_r(15),
      I5 => \^o1\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => \^o1\,
      R => ready_r0
    );
realign_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
    port map (
      I0 => I11,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => \^o2\,
      I4 => count_128d_done_r,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r0
    );
reset_count_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEEBAFFBAFFBAFF"
    )
    port map (
      I0 => RESET_LANES(0),
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => n_0_rst_r_reg,
      I4 => I12,
      I5 => I13,
      O => reset_count_r0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => count_8d_done_r,
      I1 => n_0_rst_r_reg,
      I2 => begin_r,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => n_0_rst_r_reg,
      R => ready_r0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \^o3\,
      O => n_0_rx_polarity_r_i_1
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_rx_polarity_r_i_1,
      Q => \^o3\,
      R => '0'
    );
\soft_err_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^enable_err_detect_i\,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_RX_STREAM is
  port (
    infinite_frame_started_r : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_RX_STREAM : entity is "aurora_8b10b_RX_STREAM";
end aurora_8b10baurora_8b10b_RX_STREAM;

architecture STRUCTURE of aurora_8b10baurora_8b10b_RX_STREAM is
begin
infinite_frame_started_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => infinite_frame_started_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_DEC_4BYTE is
  port (
    RX_NEG : out STD_LOGIC;
    I1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_spa_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE : entity is "aurora_8b10b_SYM_DEC_4BYTE";
end aurora_8b10baurora_8b10b_SYM_DEC_4BYTE;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_SCP0 : STD_LOGIC;
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_a_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal got_a_i : STD_LOGIC_VECTOR ( 13 to 13 );
  signal got_v_c : STD_LOGIC;
  signal \n_0_GOT_V_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_CC_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_CC_i_3__2\ : STD_LOGIC;
  signal \n_0_RX_SCP[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_SPA_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_SP_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_SP_i_3__2\ : STD_LOGIC;
  signal n_0_bad_as_r_i_2 : STD_LOGIC;
  signal n_0_bad_as_r_i_3 : STD_LOGIC;
  signal n_0_bad_as_r_i_4 : STD_LOGIC;
  signal \n_0_first_v_received_r_i_1__2\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_cc_r[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_spa_r[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_spa_r[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[0]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[10]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[11]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[12]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[13]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[14]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[15]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[1]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[24]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[25]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[26]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[27]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[28]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[29]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[2]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[30]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[31]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[3]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[4]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[5]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[6]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[7]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[8]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[9]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_cc_r0 : STD_LOGIC;
  signal rx_ecp_d_r0 : STD_LOGIC;
  signal rx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_neg_d_r0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_spa_r0 : STD_LOGIC;
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_v_d_r0 : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_CC_i_2__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \RX_SP_i_2__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of bad_as_r_i_3 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of good_as_r_i_3 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rx_cc_r[1]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rx_cc_r[4]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rx_cc_r[5]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rx_scp_d_r[0]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rx_scp_d_r[1]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rx_scp_d_r[2]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rx_scp_d_r[4]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rx_scp_d_r[5]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rx_scp_d_r[6]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[0]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[1]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_spa_r[6]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_v_d_r[0]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rx_v_d_r[4]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1__2\ : label is "soft_lutpair153";
begin
  O1 <= \^o1\;
  O10(0) <= \^o10\(0);
  O2 <= \^o2\;
  O9(7 downto 0) <= \^o9\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  first_v_received_r <= \^first_v_received_r\;
\GOT_A[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(0),
      I1 => got_a_d_r(0),
      I2 => got_a_d_r(1),
      O => p_7_out(3)
    );
\GOT_A[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(1),
      I1 => got_a_d_r(2),
      I2 => got_a_d_r(3),
      O => p_7_out(2)
    );
\GOT_A[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(2),
      I1 => got_a_d_r(4),
      I2 => got_a_d_r(5),
      O => p_7_out(1)
    );
\GOT_A[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(3),
      I1 => got_a_d_r(6),
      I2 => got_a_d_r(7),
      O => p_7_out(0)
    );
\GOT_A_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(3),
      Q => \^q\(2),
      R => '0'
    );
\GOT_A_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(2),
      Q => got_a_i(13),
      R => '0'
    );
\GOT_A_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(1),
      Q => \^q\(1),
      R => '0'
    );
\GOT_A_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(0),
      Q => \^q\(0),
      R => '0'
    );
\GOT_V_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__2\,
      I1 => \n_0_GOT_V_i_2__2\,
      I2 => rx_v_d_r(7),
      I3 => rx_scp_d_r(1),
      O => got_v_c
    );
\GOT_V_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_v_d_r(0),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(3),
      I3 => rx_v_d_r(2),
      I4 => rx_v_d_r(5),
      I5 => rx_v_d_r(4),
      O => \n_0_GOT_V_i_2__2\
    );
GOT_V_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => got_v_c,
      Q => I1(0),
      R => '0'
    );
\RX_CC_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_RX_CC_i_2__2\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => \n_0_rx_pe_control_r_reg[3]\,
      I3 => \n_0_RX_CC_i_3__2\,
      I4 => rx_cc_r(1),
      I5 => rx_cc_r(4),
      O => RX_CC0
    );
\RX_CC_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      I1 => \n_0_rx_pe_control_r_reg[1]\,
      O => \n_0_RX_CC_i_2__2\
    );
\RX_CC_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(3),
      I1 => rx_cc_r(7),
      I2 => rx_cc_r(5),
      I3 => rx_scp_d_r(2),
      I4 => rx_cc_r(0),
      I5 => rx_scp_d_r(6),
      O => \n_0_RX_CC_i_3__2\
    );
RX_CC_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_CC0,
      Q => rx_cc_i,
      R => '0'
    );
\RX_NEG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => \n_0_rx_pe_control_r_reg[1]\,
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(0),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(10),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(11),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(12),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(13),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(14),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(15),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(16),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(17),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(18),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(19),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(1),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(20),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(21),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(22),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(23),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(24),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(25),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(26),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(27),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(28),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(29),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(2),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(30),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(31),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(3),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(4),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(5),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(6),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(7),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(8),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(9),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\RX_SCP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[1]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => rx_scp_d_r(1),
      I3 => rx_scp_d_r(2),
      I4 => rx_scp_d_r(3),
      I5 => rx_scp_d_r(0),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[3]\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => rx_scp_d_r(5),
      I3 => rx_scp_d_r(6),
      I4 => rx_scp_d_r(7),
      I5 => rx_scp_d_r(4),
      O => \n_0_RX_SCP[1]_i_1__2\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SCP0,
      Q => O12(1),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_SCP[1]_i_1__2\,
      Q => O12(0),
      R => '0'
    );
\RX_SPA_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__2\,
      I1 => \n_0_RX_SPA_i_2__2\,
      I2 => rx_spa_r(4),
      I3 => rx_spa_r(6),
      O => RX_SPA0
    );
\RX_SPA_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(7),
      I1 => rx_spa_r(3),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_scp_d_r(5),
      I5 => rx_spa_r(2),
      O => \n_0_RX_SPA_i_2__2\
    );
RX_SPA_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
\RX_SP_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__2\,
      I1 => \n_0_RX_SP_i_3__2\,
      I2 => rx_sp_r(4),
      I3 => rx_sp_r(6),
      O => RX_SP0
    );
\RX_SP_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => \n_0_rx_pe_control_r_reg[1]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => \n_0_RX_SP_i_2__2\
    );
\RX_SP_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(5),
      I1 => rx_sp_r(7),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_sp_r(2),
      I5 => rx_sp_r(3),
      O => \n_0_RX_SP_i_3__2\
    );
RX_SP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
bad_as_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFE"
    )
    port map (
      I0 => \^q\(2),
      I1 => I6(7),
      I2 => n_0_bad_as_r_i_2,
      I3 => I6(3),
      I4 => I6(11),
      O => O11
    );
bad_as_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFE"
    )
    port map (
      I0 => I6(6),
      I1 => n_0_bad_as_r_i_3,
      I2 => I6(10),
      I3 => got_a_i(13),
      I4 => I6(2),
      I5 => n_0_bad_as_r_i_4,
      O => n_0_bad_as_r_i_2
    );
bad_as_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
    port map (
      I0 => \^q\(0),
      I1 => I6(0),
      I2 => I6(4),
      I3 => I6(8),
      O => n_0_bad_as_r_i_3
    );
bad_as_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
    port map (
      I0 => \^q\(1),
      I1 => I6(1),
      I2 => I6(5),
      I3 => I6(9),
      O => n_0_bad_as_r_i_4
    );
\counter3_r_reg[2]_srl3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
\first_v_received_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__2\,
      I1 => \n_0_GOT_V_i_2__2\,
      I2 => rx_v_d_r(7),
      I3 => rx_scp_d_r(1),
      I4 => D(0),
      I5 => \^first_v_received_r\,
      O => \n_0_first_v_received_r_i_1__2\
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_first_v_received_r_i_1__2\,
      Q => \^first_v_received_r\,
      R => '0'
    );
good_as_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => I6(8),
      I2 => I6(4),
      I3 => I6(0),
      O => O5
    );
good_as_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => got_a_i(13),
      I1 => I6(10),
      O => O6
    );
\got_a_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(7),
      Q => got_a_d_r(0),
      R => '0'
    );
\got_a_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(6),
      Q => got_a_d_r(1),
      R => '0'
    );
\got_a_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(5),
      Q => got_a_d_r(2),
      R => '0'
    );
\got_a_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(4),
      Q => got_a_d_r(3),
      R => '0'
    );
\got_a_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(3),
      Q => got_a_d_r(4),
      R => '0'
    );
\got_a_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(2),
      Q => got_a_d_r(5),
      R => '0'
    );
\got_a_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(1),
      Q => got_a_d_r(6),
      R => '0'
    );
\got_a_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(0),
      Q => got_a_d_r(7),
      R => '0'
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4,
      Q => \^o1\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5,
      Q => \^o2\,
      R => '0'
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(3),
      Q => \^o10\(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(24),
      Q => \^o9\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(8),
      Q => \n_0_previous_cycle_data_r_reg[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(9),
      Q => \n_0_previous_cycle_data_r_reg[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(10),
      Q => \n_0_previous_cycle_data_r_reg[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(11),
      Q => \n_0_previous_cycle_data_r_reg[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(25),
      Q => \^o9\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(12),
      Q => \n_0_previous_cycle_data_r_reg[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(13),
      Q => \n_0_previous_cycle_data_r_reg[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(14),
      Q => \n_0_previous_cycle_data_r_reg[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(15),
      Q => \n_0_previous_cycle_data_r_reg[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(26),
      Q => \^o9\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(27),
      Q => \^o9\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(28),
      Q => \^o9\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(29),
      Q => \^o9\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(30),
      Q => \^o9\(6),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(31),
      Q => \^o9\(7),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(17),
      Q => p_2_in(1),
      R => '0'
    );
\rx_cc_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[2]\,
      I1 => \n_0_word_aligned_data_r_reg[3]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[0]\,
      O => rx_ecp_d_r0
    );
\rx_cc_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[4]\,
      I1 => \n_0_word_aligned_data_r_reg[5]\,
      I2 => \n_0_word_aligned_data_r_reg[6]\,
      I3 => \n_0_word_aligned_data_r_reg[7]\,
      O => rx_cc_r0
    );
\rx_cc_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[13]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_cc_r[3]_i_1__2\
    );
\rx_cc_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[18]\,
      I1 => \n_0_word_aligned_data_r_reg[19]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[16]\,
      O => \n_0_rx_cc_r[4]_i_1__2\
    );
\rx_cc_r[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_cc_r[5]_i_1__2\
    );
\rx_cc_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_cc_r[7]_i_1__2\
    );
\rx_cc_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_ecp_d_r0,
      Q => rx_cc_r(0),
      R => '0'
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r0,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[3]_i_1__2\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[4]_i_1__2\,
      Q => rx_cc_r(4),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[5]_i_1__2\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[7]_i_1__2\,
      Q => rx_cc_r(7),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => \n_0_rx_pe_control_r_reg[0]\,
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => \n_0_rx_pe_control_r_reg[1]\,
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => '0'
    );
\rx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[0]\,
      Q => rx_pe_data_r(0),
      R => '0'
    );
\rx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[10]\,
      Q => rx_pe_data_r(10),
      R => '0'
    );
\rx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[11]\,
      Q => rx_pe_data_r(11),
      R => '0'
    );
\rx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[12]\,
      Q => rx_pe_data_r(12),
      R => '0'
    );
\rx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[13]\,
      Q => rx_pe_data_r(13),
      R => '0'
    );
\rx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[14]\,
      Q => rx_pe_data_r(14),
      R => '0'
    );
\rx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[15]\,
      Q => rx_pe_data_r(15),
      R => '0'
    );
\rx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[16]\,
      Q => rx_pe_data_r(16),
      R => '0'
    );
\rx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[17]\,
      Q => rx_pe_data_r(17),
      R => '0'
    );
\rx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[18]\,
      Q => rx_pe_data_r(18),
      R => '0'
    );
\rx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[19]\,
      Q => rx_pe_data_r(19),
      R => '0'
    );
\rx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[1]\,
      Q => rx_pe_data_r(1),
      R => '0'
    );
\rx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[20]\,
      Q => rx_pe_data_r(20),
      R => '0'
    );
\rx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[21]\,
      Q => rx_pe_data_r(21),
      R => '0'
    );
\rx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[22]\,
      Q => rx_pe_data_r(22),
      R => '0'
    );
\rx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[23]\,
      Q => rx_pe_data_r(23),
      R => '0'
    );
\rx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[24]\,
      Q => rx_pe_data_r(24),
      R => '0'
    );
\rx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[25]\,
      Q => rx_pe_data_r(25),
      R => '0'
    );
\rx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[26]\,
      Q => rx_pe_data_r(26),
      R => '0'
    );
\rx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[27]\,
      Q => rx_pe_data_r(27),
      R => '0'
    );
\rx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[28]\,
      Q => rx_pe_data_r(28),
      R => '0'
    );
\rx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[29]\,
      Q => rx_pe_data_r(29),
      R => '0'
    );
\rx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[2]\,
      Q => rx_pe_data_r(2),
      R => '0'
    );
\rx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[30]\,
      Q => rx_pe_data_r(30),
      R => '0'
    );
\rx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[31]\,
      Q => rx_pe_data_r(31),
      R => '0'
    );
\rx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[3]\,
      Q => rx_pe_data_r(3),
      R => '0'
    );
\rx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[4]\,
      Q => rx_pe_data_r(4),
      R => '0'
    );
\rx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[5]\,
      Q => rx_pe_data_r(5),
      R => '0'
    );
\rx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[6]\,
      Q => rx_pe_data_r(6),
      R => '0'
    );
\rx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[7]\,
      Q => rx_pe_data_r(7),
      R => '0'
    );
\rx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[8]\,
      Q => rx_pe_data_r(8),
      R => '0'
    );
\rx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[9]\,
      Q => rx_pe_data_r(9),
      R => '0'
    );
\rx_scp_d_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[0]\,
      I1 => \n_0_word_aligned_data_r_reg[2]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_scp_d_r[0]_i_1__2\
    );
\rx_scp_d_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[6]\,
      I1 => \n_0_word_aligned_data_r_reg[7]\,
      I2 => \n_0_word_aligned_data_r_reg[5]\,
      I3 => \n_0_word_aligned_data_r_reg[4]\,
      O => \n_0_rx_scp_d_r[1]_i_1__2\
    );
\rx_scp_d_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[11]\,
      I2 => \n_0_word_aligned_data_r_reg[9]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => \n_0_rx_scp_d_r[2]_i_1__2\
    );
\rx_scp_d_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_scp_d_r[3]_i_1__2\
    );
\rx_scp_d_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_scp_d_r[4]_i_1__2\
    );
\rx_scp_d_r[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[22]\,
      I1 => \n_0_word_aligned_data_r_reg[23]\,
      I2 => \n_0_word_aligned_data_r_reg[21]\,
      I3 => \n_0_word_aligned_data_r_reg[20]\,
      O => \n_0_rx_scp_d_r[5]_i_1__2\
    );
\rx_scp_d_r[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[26]\,
      I1 => \n_0_word_aligned_data_r_reg[27]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[24]\,
      O => \n_0_rx_scp_d_r[6]_i_1__2\
    );
\rx_scp_d_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[28]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_scp_d_r[7]_i_1__2\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[0]_i_1__2\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[1]_i_1__2\,
      Q => rx_scp_d_r(1),
      R => '0'
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[2]_i_1__2\,
      Q => rx_scp_d_r(2),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[3]_i_1__2\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[4]_i_1__2\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[5]_i_1__2\,
      Q => rx_scp_d_r(5),
      R => '0'
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[6]_i_1__2\,
      Q => rx_scp_d_r(6),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[7]_i_1__2\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_sp_r114_in
    );
\rx_sp_neg_d_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => rx_sp_r111_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
\rx_sp_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[11]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[24]\,
      I1 => \n_0_word_aligned_data_r_reg[26]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => p_8_out(0)
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
\rx_spa_neg_d_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_neg_d_r0
    );
\rx_spa_neg_d_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_spa_neg_d_r[1]_i_1__2\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_neg_d_r0,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_neg_d_r[1]_i_1__2\,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
\rx_spa_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_r0
    );
\rx_spa_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[14]\,
      I1 => \n_0_word_aligned_data_r_reg[15]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[12]\,
      O => \n_0_rx_spa_r[3]_i_1__2\
    );
\rx_spa_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[17]\,
      I1 => \n_0_word_aligned_data_r_reg[16]\,
      I2 => \n_0_word_aligned_data_r_reg[18]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_spa_r[4]_i_1__2\
    );
\rx_spa_r[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[25]\,
      I1 => \n_0_word_aligned_data_r_reg[24]\,
      I2 => \n_0_word_aligned_data_r_reg[26]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => \n_0_rx_spa_r[6]_i_1__2\
    );
\rx_spa_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[30]\,
      I1 => \n_0_word_aligned_data_r_reg[31]\,
      I2 => \n_0_word_aligned_data_r_reg[29]\,
      I3 => \n_0_word_aligned_data_r_reg[28]\,
      O => \n_0_rx_spa_r[7]_i_1__2\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_r0,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[3]_i_1__2\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[4]_i_1__2\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[6]_i_1__2\,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[7]_i_1__2\,
      Q => rx_spa_r(7),
      R => '0'
    );
\rx_v_d_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[1]\,
      I1 => \n_0_word_aligned_data_r_reg[0]\,
      I2 => \n_0_word_aligned_data_r_reg[2]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_v_d_r[0]_i_1__2\
    );
\rx_v_d_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[11]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[10]\,
      O => rx_v_d_r0
    );
\rx_v_d_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[12]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_v_d_r[3]_i_1__2\
    );
\rx_v_d_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[19]\,
      I1 => \n_0_word_aligned_data_r_reg[17]\,
      I2 => \n_0_word_aligned_data_r_reg[16]\,
      I3 => \n_0_word_aligned_data_r_reg[18]\,
      O => \n_0_rx_v_d_r[4]_i_1__2\
    );
\rx_v_d_r[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[21]\,
      I1 => \n_0_word_aligned_data_r_reg[22]\,
      I2 => \n_0_word_aligned_data_r_reg[20]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_v_d_r[5]_i_1__2\
    );
\rx_v_d_r[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[27]\,
      I1 => \n_0_word_aligned_data_r_reg[25]\,
      I2 => \n_0_word_aligned_data_r_reg[24]\,
      I3 => \n_0_word_aligned_data_r_reg[26]\,
      O => \n_0_rx_v_d_r[6]_i_1__2\
    );
\rx_v_d_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[30]\,
      I2 => \n_0_word_aligned_data_r_reg[28]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_v_d_r[7]_i_1__2\
    );
\rx_v_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[0]_i_1__2\,
      Q => rx_v_d_r(0),
      R => '0'
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_v_d_r0,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[3]_i_1__2\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[4]_i_1__2\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[5]_i_1__2\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[6]_i_1__2\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[7]_i_1__2\,
      Q => rx_v_d_r(7),
      R => '0'
    );
\word_aligned_control_bits_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => previous_cycle_control_r(1),
      I1 => \^o10\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(0),
      I5 => previous_cycle_control_r(2),
      O => \n_0_word_aligned_control_bits_r[0]_i_1__2\
    );
\word_aligned_control_bits_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o10\(0),
      I1 => RXCHARISK(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(1),
      I5 => previous_cycle_control_r(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1__2\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[0]_i_1__2\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[1]_i_1__2\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(7),
      I1 => \^o9\(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(7),
      I5 => \n_0_previous_cycle_data_r_reg[23]\,
      O => \n_0_word_aligned_data_r[0]_i_1__2\
    );
\word_aligned_data_r[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(5),
      I1 => RXDATA(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(13),
      I5 => p_2_in(5),
      O => \n_0_word_aligned_data_r[10]_i_1__2\
    );
\word_aligned_data_r[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(4),
      I1 => RXDATA(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(12),
      I5 => p_2_in(4),
      O => \n_0_word_aligned_data_r[11]_i_1__2\
    );
\word_aligned_data_r[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(3),
      I1 => RXDATA(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(11),
      I5 => p_2_in(3),
      O => \n_0_word_aligned_data_r[12]_i_1__2\
    );
\word_aligned_data_r[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(2),
      I1 => RXDATA(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(10),
      I5 => p_2_in(2),
      O => \n_0_word_aligned_data_r[13]_i_1__2\
    );
\word_aligned_data_r[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(1),
      I1 => RXDATA(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(9),
      I5 => p_2_in(1),
      O => \n_0_word_aligned_data_r[14]_i_1__2\
    );
\word_aligned_data_r[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(0),
      I1 => RXDATA(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(8),
      I5 => p_2_in(0),
      O => \n_0_word_aligned_data_r[15]_i_1__2\
    );
\word_aligned_data_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(6),
      I1 => \^o9\(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(6),
      I5 => \n_0_previous_cycle_data_r_reg[22]\,
      O => \n_0_word_aligned_data_r[1]_i_1__2\
    );
\word_aligned_data_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(5),
      I1 => \^o9\(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(5),
      I5 => \n_0_previous_cycle_data_r_reg[21]\,
      O => \n_0_word_aligned_data_r[2]_i_1__2\
    );
\word_aligned_data_r[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(4),
      I1 => \^o9\(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(4),
      I5 => \n_0_previous_cycle_data_r_reg[20]\,
      O => \n_0_word_aligned_data_r[3]_i_1__2\
    );
\word_aligned_data_r[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(3),
      I1 => \^o9\(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(3),
      I5 => \n_0_previous_cycle_data_r_reg[19]\,
      O => \n_0_word_aligned_data_r[4]_i_1__2\
    );
\word_aligned_data_r[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(2),
      I1 => \^o9\(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(2),
      I5 => \n_0_previous_cycle_data_r_reg[18]\,
      O => \n_0_word_aligned_data_r[5]_i_1__2\
    );
\word_aligned_data_r[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \^o9\(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(1),
      I5 => \n_0_previous_cycle_data_r_reg[17]\,
      O => \n_0_word_aligned_data_r[6]_i_1__2\
    );
\word_aligned_data_r[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(0),
      I1 => \^o9\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(0),
      I5 => \n_0_previous_cycle_data_r_reg[16]\,
      O => \n_0_word_aligned_data_r[7]_i_1__2\
    );
\word_aligned_data_r[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(7),
      I1 => RXDATA(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(15),
      I5 => p_2_in(7),
      O => \n_0_word_aligned_data_r[8]_i_1__2\
    );
\word_aligned_data_r[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(6),
      I1 => RXDATA(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(14),
      I5 => p_2_in(6),
      O => \n_0_word_aligned_data_r[9]_i_1__2\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[0]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[0]\,
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[10]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[10]\,
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[11]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[11]\,
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[12]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[12]\,
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[13]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[13]\,
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[14]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[14]\,
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[15]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[15]\,
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(7),
      Q => \n_0_word_aligned_data_r_reg[16]\,
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(6),
      Q => \n_0_word_aligned_data_r_reg[17]\,
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(5),
      Q => \n_0_word_aligned_data_r_reg[18]\,
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(4),
      Q => \n_0_word_aligned_data_r_reg[19]\,
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[1]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[1]\,
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(3),
      Q => \n_0_word_aligned_data_r_reg[20]\,
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(2),
      Q => \n_0_word_aligned_data_r_reg[21]\,
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(1),
      Q => \n_0_word_aligned_data_r_reg[22]\,
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(0),
      Q => \n_0_word_aligned_data_r_reg[23]\,
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(7),
      Q => \n_0_word_aligned_data_r_reg[24]\,
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(6),
      Q => \n_0_word_aligned_data_r_reg[25]\,
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(5),
      Q => \n_0_word_aligned_data_r_reg[26]\,
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(4),
      Q => \n_0_word_aligned_data_r_reg[27]\,
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(3),
      Q => \n_0_word_aligned_data_r_reg[28]\,
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(2),
      Q => \n_0_word_aligned_data_r_reg[29]\,
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[2]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[2]\,
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(1),
      Q => \n_0_word_aligned_data_r_reg[30]\,
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I19(0),
      Q => \n_0_word_aligned_data_r_reg[31]\,
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[3]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[3]\,
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[4]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[4]\,
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[5]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[5]\,
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[6]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[6]\,
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[7]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[7]\,
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[8]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[8]\,
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[9]_i_1__2\,
      Q => \n_0_word_aligned_data_r_reg[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44 is
  port (
    RX_NEG : out STD_LOGIC;
    I1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_spa_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44 : entity is "aurora_8b10b_SYM_DEC_4BYTE";
end aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_SCP0 : STD_LOGIC;
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_a_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal got_v_c : STD_LOGIC;
  signal \n_0_GOT_V_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_CC_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_CC_i_3__1\ : STD_LOGIC;
  signal \n_0_RX_SCP[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_SPA_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_SP_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_SP_i_3__1\ : STD_LOGIC;
  signal \n_0_first_v_received_r_i_1__1\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[0]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[10]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[11]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[12]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[13]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[14]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[15]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[1]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[24]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[25]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[26]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[27]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[28]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[29]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[2]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[30]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[31]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[3]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[4]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[5]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[6]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[7]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[8]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[9]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_cc_r0 : STD_LOGIC;
  signal rx_ecp_d_r0 : STD_LOGIC;
  signal rx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_scp_i : STD_LOGIC_VECTOR ( 2 to 6 );
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_neg_d_r0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_spa_r0 : STD_LOGIC;
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_v_d_r0 : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_CC_i_2__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \RX_SP_i_2__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rx_cc_r[1]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rx_cc_r[4]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rx_cc_r[5]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rx_scp_d_r[0]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rx_scp_d_r[1]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rx_scp_d_r[2]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rx_scp_d_r[4]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rx_scp_d_r[5]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rx_scp_d_r[6]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[0]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[1]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rx_spa_r[6]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_v_d_r[0]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_v_d_r[4]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1__1\ : label is "soft_lutpair118";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O8(7 downto 0) <= \^o8\(7 downto 0);
  O9(0) <= \^o9\(0);
  first_v_received_r <= \^first_v_received_r\;
\GOT_A[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(0),
      I1 => got_a_d_r(0),
      I2 => got_a_d_r(1),
      O => p_7_out(3)
    );
\GOT_A[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(1),
      I1 => got_a_d_r(2),
      I2 => got_a_d_r(3),
      O => p_7_out(2)
    );
\GOT_A[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(2),
      I1 => got_a_d_r(4),
      I2 => got_a_d_r(5),
      O => p_7_out(1)
    );
\GOT_A[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(3),
      I1 => got_a_d_r(6),
      I2 => got_a_d_r(7),
      O => p_7_out(0)
    );
\GOT_A_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(3),
      Q => O10(3),
      R => '0'
    );
\GOT_A_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(2),
      Q => O10(2),
      R => '0'
    );
\GOT_A_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(1),
      Q => O10(1),
      R => '0'
    );
\GOT_A_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(0),
      Q => O10(0),
      R => '0'
    );
\GOT_V_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__1\,
      I1 => \n_0_GOT_V_i_2__1\,
      I2 => rx_v_d_r(7),
      I3 => rx_scp_d_r(1),
      O => got_v_c
    );
\GOT_V_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_v_d_r(0),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(3),
      I3 => rx_v_d_r(2),
      I4 => rx_v_d_r(5),
      I5 => rx_v_d_r(4),
      O => \n_0_GOT_V_i_2__1\
    );
GOT_V_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => got_v_c,
      Q => I1(0),
      R => '0'
    );
\RX_CC_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_RX_CC_i_2__1\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => \n_0_rx_pe_control_r_reg[3]\,
      I3 => \n_0_RX_CC_i_3__1\,
      I4 => rx_cc_r(1),
      I5 => rx_cc_r(4),
      O => RX_CC0
    );
\RX_CC_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      I1 => \n_0_rx_pe_control_r_reg[1]\,
      O => \n_0_RX_CC_i_2__1\
    );
\RX_CC_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(3),
      I1 => rx_cc_r(7),
      I2 => rx_cc_r(5),
      I3 => rx_scp_d_r(2),
      I4 => rx_cc_r(0),
      I5 => rx_scp_d_r(6),
      O => \n_0_RX_CC_i_3__1\
    );
RX_CC_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_CC0,
      Q => rx_cc_i,
      R => '0'
    );
\RX_NEG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => \n_0_rx_pe_control_r_reg[1]\,
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(0),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(10),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(11),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(12),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(13),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(14),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(15),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(16),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(17),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(18),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(19),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(1),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(20),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(21),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(22),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(23),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(24),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(25),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(26),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(27),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(28),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(29),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(2),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(30),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(31),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(3),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(4),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(5),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(6),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(7),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(8),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(9),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\RX_SCP[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[1]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => rx_scp_d_r(1),
      I3 => rx_scp_d_r(2),
      I4 => rx_scp_d_r(3),
      I5 => rx_scp_d_r(0),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[3]\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => rx_scp_d_r(5),
      I3 => rx_scp_d_r(6),
      I4 => rx_scp_d_r(7),
      I5 => rx_scp_d_r(4),
      O => \n_0_RX_SCP[1]_i_1__1\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SCP0,
      Q => rx_scp_i(2),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_SCP[1]_i_1__1\,
      Q => rx_scp_i(6),
      R => '0'
    );
\RX_SPA_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__1\,
      I1 => \n_0_RX_SPA_i_2__1\,
      I2 => rx_spa_r(4),
      I3 => rx_spa_r(6),
      O => RX_SPA0
    );
\RX_SPA_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(7),
      I1 => rx_spa_r(3),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_scp_d_r(5),
      I5 => rx_spa_r(2),
      O => \n_0_RX_SPA_i_2__1\
    );
RX_SPA_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
\RX_SP_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__1\,
      I1 => \n_0_RX_SP_i_3__1\,
      I2 => rx_sp_r(4),
      I3 => rx_sp_r(6),
      O => RX_SP0
    );
\RX_SP_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => \n_0_rx_pe_control_r_reg[1]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => \n_0_RX_SP_i_2__1\
    );
\RX_SP_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(5),
      I1 => rx_sp_r(7),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_sp_r(2),
      I5 => rx_sp_r(3),
      O => \n_0_RX_SP_i_3__1\
    );
RX_SP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
\counter3_r_reg[2]_srl3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
\first_v_received_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__1\,
      I1 => \n_0_GOT_V_i_2__1\,
      I2 => rx_v_d_r(7),
      I3 => rx_scp_d_r(1),
      I4 => D(0),
      I5 => \^first_v_received_r\,
      O => \n_0_first_v_received_r_i_1__1\
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_first_v_received_r_i_1__1\,
      Q => \^first_v_received_r\,
      R => '0'
    );
\got_a_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(7),
      Q => got_a_d_r(0),
      R => '0'
    );
\got_a_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(6),
      Q => got_a_d_r(1),
      R => '0'
    );
\got_a_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(5),
      Q => got_a_d_r(2),
      R => '0'
    );
\got_a_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(4),
      Q => got_a_d_r(3),
      R => '0'
    );
\got_a_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(3),
      Q => got_a_d_r(4),
      R => '0'
    );
\got_a_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(2),
      Q => got_a_d_r(5),
      R => '0'
    );
\got_a_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(1),
      Q => got_a_d_r(6),
      R => '0'
    );
\got_a_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(0),
      Q => got_a_d_r(7),
      R => '0'
    );
infinite_frame_started_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_scp_i(6),
      I1 => I6(0),
      I2 => I6(2),
      I3 => I6(3),
      I4 => rx_scp_i(2),
      I5 => I6(1),
      O => O5
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4,
      Q => \^o1\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5,
      Q => \^o2\,
      R => '0'
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(3),
      Q => \^o9\(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(24),
      Q => \^o8\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(8),
      Q => \n_0_previous_cycle_data_r_reg[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(9),
      Q => \n_0_previous_cycle_data_r_reg[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(10),
      Q => \n_0_previous_cycle_data_r_reg[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(11),
      Q => \n_0_previous_cycle_data_r_reg[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(25),
      Q => \^o8\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(12),
      Q => \n_0_previous_cycle_data_r_reg[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(13),
      Q => \n_0_previous_cycle_data_r_reg[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(14),
      Q => \n_0_previous_cycle_data_r_reg[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(15),
      Q => \n_0_previous_cycle_data_r_reg[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(26),
      Q => \^o8\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(27),
      Q => \^o8\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(28),
      Q => \^o8\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(29),
      Q => \^o8\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(30),
      Q => \^o8\(6),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(31),
      Q => \^o8\(7),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(17),
      Q => p_2_in(1),
      R => '0'
    );
\rx_cc_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[2]\,
      I1 => \n_0_word_aligned_data_r_reg[3]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[0]\,
      O => rx_ecp_d_r0
    );
\rx_cc_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[4]\,
      I1 => \n_0_word_aligned_data_r_reg[5]\,
      I2 => \n_0_word_aligned_data_r_reg[6]\,
      I3 => \n_0_word_aligned_data_r_reg[7]\,
      O => rx_cc_r0
    );
\rx_cc_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[13]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_cc_r[3]_i_1__1\
    );
\rx_cc_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[18]\,
      I1 => \n_0_word_aligned_data_r_reg[19]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[16]\,
      O => \n_0_rx_cc_r[4]_i_1__1\
    );
\rx_cc_r[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_cc_r[5]_i_1__1\
    );
\rx_cc_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_cc_r[7]_i_1__1\
    );
\rx_cc_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_ecp_d_r0,
      Q => rx_cc_r(0),
      R => '0'
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r0,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[3]_i_1__1\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[4]_i_1__1\,
      Q => rx_cc_r(4),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[5]_i_1__1\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[7]_i_1__1\,
      Q => rx_cc_r(7),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => \n_0_rx_pe_control_r_reg[0]\,
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => \n_0_rx_pe_control_r_reg[1]\,
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => '0'
    );
\rx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[0]\,
      Q => rx_pe_data_r(0),
      R => '0'
    );
\rx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[10]\,
      Q => rx_pe_data_r(10),
      R => '0'
    );
\rx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[11]\,
      Q => rx_pe_data_r(11),
      R => '0'
    );
\rx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[12]\,
      Q => rx_pe_data_r(12),
      R => '0'
    );
\rx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[13]\,
      Q => rx_pe_data_r(13),
      R => '0'
    );
\rx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[14]\,
      Q => rx_pe_data_r(14),
      R => '0'
    );
\rx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[15]\,
      Q => rx_pe_data_r(15),
      R => '0'
    );
\rx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[16]\,
      Q => rx_pe_data_r(16),
      R => '0'
    );
\rx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[17]\,
      Q => rx_pe_data_r(17),
      R => '0'
    );
\rx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[18]\,
      Q => rx_pe_data_r(18),
      R => '0'
    );
\rx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[19]\,
      Q => rx_pe_data_r(19),
      R => '0'
    );
\rx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[1]\,
      Q => rx_pe_data_r(1),
      R => '0'
    );
\rx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[20]\,
      Q => rx_pe_data_r(20),
      R => '0'
    );
\rx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[21]\,
      Q => rx_pe_data_r(21),
      R => '0'
    );
\rx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[22]\,
      Q => rx_pe_data_r(22),
      R => '0'
    );
\rx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[23]\,
      Q => rx_pe_data_r(23),
      R => '0'
    );
\rx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[24]\,
      Q => rx_pe_data_r(24),
      R => '0'
    );
\rx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[25]\,
      Q => rx_pe_data_r(25),
      R => '0'
    );
\rx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[26]\,
      Q => rx_pe_data_r(26),
      R => '0'
    );
\rx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[27]\,
      Q => rx_pe_data_r(27),
      R => '0'
    );
\rx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[28]\,
      Q => rx_pe_data_r(28),
      R => '0'
    );
\rx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[29]\,
      Q => rx_pe_data_r(29),
      R => '0'
    );
\rx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[2]\,
      Q => rx_pe_data_r(2),
      R => '0'
    );
\rx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[30]\,
      Q => rx_pe_data_r(30),
      R => '0'
    );
\rx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[31]\,
      Q => rx_pe_data_r(31),
      R => '0'
    );
\rx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[3]\,
      Q => rx_pe_data_r(3),
      R => '0'
    );
\rx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[4]\,
      Q => rx_pe_data_r(4),
      R => '0'
    );
\rx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[5]\,
      Q => rx_pe_data_r(5),
      R => '0'
    );
\rx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[6]\,
      Q => rx_pe_data_r(6),
      R => '0'
    );
\rx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[7]\,
      Q => rx_pe_data_r(7),
      R => '0'
    );
\rx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[8]\,
      Q => rx_pe_data_r(8),
      R => '0'
    );
\rx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[9]\,
      Q => rx_pe_data_r(9),
      R => '0'
    );
\rx_scp_d_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[0]\,
      I1 => \n_0_word_aligned_data_r_reg[2]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_scp_d_r[0]_i_1__1\
    );
\rx_scp_d_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[6]\,
      I1 => \n_0_word_aligned_data_r_reg[7]\,
      I2 => \n_0_word_aligned_data_r_reg[5]\,
      I3 => \n_0_word_aligned_data_r_reg[4]\,
      O => \n_0_rx_scp_d_r[1]_i_1__1\
    );
\rx_scp_d_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[11]\,
      I2 => \n_0_word_aligned_data_r_reg[9]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => \n_0_rx_scp_d_r[2]_i_1__1\
    );
\rx_scp_d_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_scp_d_r[3]_i_1__1\
    );
\rx_scp_d_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_scp_d_r[4]_i_1__1\
    );
\rx_scp_d_r[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[22]\,
      I1 => \n_0_word_aligned_data_r_reg[23]\,
      I2 => \n_0_word_aligned_data_r_reg[21]\,
      I3 => \n_0_word_aligned_data_r_reg[20]\,
      O => \n_0_rx_scp_d_r[5]_i_1__1\
    );
\rx_scp_d_r[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[26]\,
      I1 => \n_0_word_aligned_data_r_reg[27]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[24]\,
      O => \n_0_rx_scp_d_r[6]_i_1__1\
    );
\rx_scp_d_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[28]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_scp_d_r[7]_i_1__1\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[0]_i_1__1\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[1]_i_1__1\,
      Q => rx_scp_d_r(1),
      R => '0'
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[2]_i_1__1\,
      Q => rx_scp_d_r(2),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[3]_i_1__1\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[4]_i_1__1\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[5]_i_1__1\,
      Q => rx_scp_d_r(5),
      R => '0'
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[6]_i_1__1\,
      Q => rx_scp_d_r(6),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[7]_i_1__1\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_sp_r114_in
    );
\rx_sp_neg_d_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => rx_sp_r111_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
\rx_sp_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[11]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[24]\,
      I1 => \n_0_word_aligned_data_r_reg[26]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => p_8_out(0)
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
\rx_spa_neg_d_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_neg_d_r0
    );
\rx_spa_neg_d_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_spa_neg_d_r[1]_i_1__1\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_neg_d_r0,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_neg_d_r[1]_i_1__1\,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
\rx_spa_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_r0
    );
\rx_spa_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[14]\,
      I1 => \n_0_word_aligned_data_r_reg[15]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[12]\,
      O => \n_0_rx_spa_r[3]_i_1__1\
    );
\rx_spa_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[17]\,
      I1 => \n_0_word_aligned_data_r_reg[16]\,
      I2 => \n_0_word_aligned_data_r_reg[18]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_spa_r[4]_i_1__1\
    );
\rx_spa_r[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[25]\,
      I1 => \n_0_word_aligned_data_r_reg[24]\,
      I2 => \n_0_word_aligned_data_r_reg[26]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => \n_0_rx_spa_r[6]_i_1__1\
    );
\rx_spa_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[30]\,
      I1 => \n_0_word_aligned_data_r_reg[31]\,
      I2 => \n_0_word_aligned_data_r_reg[29]\,
      I3 => \n_0_word_aligned_data_r_reg[28]\,
      O => \n_0_rx_spa_r[7]_i_1__1\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_r0,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[3]_i_1__1\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[4]_i_1__1\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[6]_i_1__1\,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[7]_i_1__1\,
      Q => rx_spa_r(7),
      R => '0'
    );
\rx_v_d_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[1]\,
      I1 => \n_0_word_aligned_data_r_reg[0]\,
      I2 => \n_0_word_aligned_data_r_reg[2]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_v_d_r[0]_i_1__1\
    );
\rx_v_d_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[11]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[10]\,
      O => rx_v_d_r0
    );
\rx_v_d_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[12]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_v_d_r[3]_i_1__1\
    );
\rx_v_d_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[19]\,
      I1 => \n_0_word_aligned_data_r_reg[17]\,
      I2 => \n_0_word_aligned_data_r_reg[16]\,
      I3 => \n_0_word_aligned_data_r_reg[18]\,
      O => \n_0_rx_v_d_r[4]_i_1__1\
    );
\rx_v_d_r[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[21]\,
      I1 => \n_0_word_aligned_data_r_reg[22]\,
      I2 => \n_0_word_aligned_data_r_reg[20]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_v_d_r[5]_i_1__1\
    );
\rx_v_d_r[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[27]\,
      I1 => \n_0_word_aligned_data_r_reg[25]\,
      I2 => \n_0_word_aligned_data_r_reg[24]\,
      I3 => \n_0_word_aligned_data_r_reg[26]\,
      O => \n_0_rx_v_d_r[6]_i_1__1\
    );
\rx_v_d_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[30]\,
      I2 => \n_0_word_aligned_data_r_reg[28]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_v_d_r[7]_i_1__1\
    );
\rx_v_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[0]_i_1__1\,
      Q => rx_v_d_r(0),
      R => '0'
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_v_d_r0,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[3]_i_1__1\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[4]_i_1__1\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[5]_i_1__1\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[6]_i_1__1\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[7]_i_1__1\,
      Q => rx_v_d_r(7),
      R => '0'
    );
\word_aligned_control_bits_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => previous_cycle_control_r(1),
      I1 => \^o9\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(0),
      I5 => previous_cycle_control_r(2),
      O => \n_0_word_aligned_control_bits_r[0]_i_1__1\
    );
\word_aligned_control_bits_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(0),
      I1 => RXCHARISK(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(1),
      I5 => previous_cycle_control_r(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1__1\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[0]_i_1__1\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[1]_i_1__1\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(7),
      I1 => \^o8\(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(7),
      I5 => \n_0_previous_cycle_data_r_reg[23]\,
      O => \n_0_word_aligned_data_r[0]_i_1__1\
    );
\word_aligned_data_r[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(5),
      I1 => RXDATA(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(13),
      I5 => p_2_in(5),
      O => \n_0_word_aligned_data_r[10]_i_1__1\
    );
\word_aligned_data_r[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(4),
      I1 => RXDATA(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(12),
      I5 => p_2_in(4),
      O => \n_0_word_aligned_data_r[11]_i_1__1\
    );
\word_aligned_data_r[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(3),
      I1 => RXDATA(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(11),
      I5 => p_2_in(3),
      O => \n_0_word_aligned_data_r[12]_i_1__1\
    );
\word_aligned_data_r[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(2),
      I1 => RXDATA(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(10),
      I5 => p_2_in(2),
      O => \n_0_word_aligned_data_r[13]_i_1__1\
    );
\word_aligned_data_r[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(1),
      I1 => RXDATA(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(9),
      I5 => p_2_in(1),
      O => \n_0_word_aligned_data_r[14]_i_1__1\
    );
\word_aligned_data_r[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(0),
      I1 => RXDATA(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(8),
      I5 => p_2_in(0),
      O => \n_0_word_aligned_data_r[15]_i_1__1\
    );
\word_aligned_data_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(6),
      I1 => \^o8\(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(6),
      I5 => \n_0_previous_cycle_data_r_reg[22]\,
      O => \n_0_word_aligned_data_r[1]_i_1__1\
    );
\word_aligned_data_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(5),
      I1 => \^o8\(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(5),
      I5 => \n_0_previous_cycle_data_r_reg[21]\,
      O => \n_0_word_aligned_data_r[2]_i_1__1\
    );
\word_aligned_data_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(4),
      I1 => \^o8\(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(4),
      I5 => \n_0_previous_cycle_data_r_reg[20]\,
      O => \n_0_word_aligned_data_r[3]_i_1__1\
    );
\word_aligned_data_r[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(3),
      I1 => \^o8\(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(3),
      I5 => \n_0_previous_cycle_data_r_reg[19]\,
      O => \n_0_word_aligned_data_r[4]_i_1__1\
    );
\word_aligned_data_r[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(2),
      I1 => \^o8\(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(2),
      I5 => \n_0_previous_cycle_data_r_reg[18]\,
      O => \n_0_word_aligned_data_r[5]_i_1__1\
    );
\word_aligned_data_r[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \^o8\(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(1),
      I5 => \n_0_previous_cycle_data_r_reg[17]\,
      O => \n_0_word_aligned_data_r[6]_i_1__1\
    );
\word_aligned_data_r[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(0),
      I1 => \^o8\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(0),
      I5 => \n_0_previous_cycle_data_r_reg[16]\,
      O => \n_0_word_aligned_data_r[7]_i_1__1\
    );
\word_aligned_data_r[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(7),
      I1 => RXDATA(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(15),
      I5 => p_2_in(7),
      O => \n_0_word_aligned_data_r[8]_i_1__1\
    );
\word_aligned_data_r[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o8\(6),
      I1 => RXDATA(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(14),
      I5 => p_2_in(6),
      O => \n_0_word_aligned_data_r[9]_i_1__1\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[0]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[0]\,
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[10]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[10]\,
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[11]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[11]\,
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[12]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[12]\,
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[13]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[13]\,
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[14]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[14]\,
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[15]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[15]\,
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(7),
      Q => \n_0_word_aligned_data_r_reg[16]\,
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(6),
      Q => \n_0_word_aligned_data_r_reg[17]\,
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(5),
      Q => \n_0_word_aligned_data_r_reg[18]\,
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(4),
      Q => \n_0_word_aligned_data_r_reg[19]\,
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[1]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[1]\,
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(3),
      Q => \n_0_word_aligned_data_r_reg[20]\,
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(2),
      Q => \n_0_word_aligned_data_r_reg[21]\,
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(1),
      Q => \n_0_word_aligned_data_r_reg[22]\,
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I21(0),
      Q => \n_0_word_aligned_data_r_reg[23]\,
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(7),
      Q => \n_0_word_aligned_data_r_reg[24]\,
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(6),
      Q => \n_0_word_aligned_data_r_reg[25]\,
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(5),
      Q => \n_0_word_aligned_data_r_reg[26]\,
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(4),
      Q => \n_0_word_aligned_data_r_reg[27]\,
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(3),
      Q => \n_0_word_aligned_data_r_reg[28]\,
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(2),
      Q => \n_0_word_aligned_data_r_reg[29]\,
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[2]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[2]\,
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(1),
      Q => \n_0_word_aligned_data_r_reg[30]\,
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I20(0),
      Q => \n_0_word_aligned_data_r_reg[31]\,
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[3]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[3]\,
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[4]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[4]\,
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[5]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[5]\,
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[6]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[6]\,
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[7]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[7]\,
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[8]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[8]\,
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[9]_i_1__1\,
      Q => \n_0_word_aligned_data_r_reg[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50 is
  port (
    RX_NEG : out STD_LOGIC;
    rx_cc_i : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    all_lanes_v_c : out STD_LOGIC;
    good_as_r0 : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    got_a_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_rx_i : in STD_LOGIC;
    infinite_frame_started_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_spa_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50 : entity is "aurora_8b10b_SYM_DEC_4BYTE";
end aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50 is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_SCP0 : STD_LOGIC;
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_a_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal got_v_c : STD_LOGIC;
  signal got_v_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \n_0_GOT_V_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_CC_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_CC_i_3__0\ : STD_LOGIC;
  signal \n_0_RX_SCP[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_SPA_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_SP_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_SP_i_3__0\ : STD_LOGIC;
  signal \n_0_first_v_received_r_i_1__0\ : STD_LOGIC;
  signal n_0_good_as_r_i_2 : STD_LOGIC;
  signal n_0_good_as_r_i_6 : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_spa_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[0]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[10]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[11]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[12]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[13]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[14]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[15]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[1]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[24]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[25]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[26]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[27]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[28]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[29]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[2]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[30]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[31]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[3]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[4]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[5]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[6]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[7]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[8]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[9]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_cc_r0 : STD_LOGIC;
  signal rx_ecp_d_r0 : STD_LOGIC;
  signal rx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_scp_i : STD_LOGIC_VECTOR ( 5 to 5 );
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_neg_d_r0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_spa_r0 : STD_LOGIC;
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_v_d_r0 : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_CC_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \RX_SP_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rx_cc_r[1]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_cc_r[4]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rx_cc_r[5]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rx_scp_d_r[0]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rx_scp_d_r[1]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_scp_d_r[2]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rx_scp_d_r[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rx_scp_d_r[5]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rx_scp_d_r[6]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[0]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rx_spa_r[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rx_spa_r[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rx_v_d_r[0]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_v_d_r[4]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1__0\ : label is "soft_lutpair80";
begin
  O1 <= \^o1\;
  O10(0) <= \^o10\(0);
  O2 <= \^o2\;
  O9(7 downto 0) <= \^o9\(7 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  first_v_received_r <= \^first_v_received_r\;
\GOT_A[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(0),
      I1 => got_a_d_r(0),
      I2 => got_a_d_r(1),
      O => p_7_out(3)
    );
\GOT_A[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(1),
      I1 => got_a_d_r(2),
      I2 => got_a_d_r(3),
      O => p_7_out(2)
    );
\GOT_A[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(2),
      I1 => got_a_d_r(4),
      I2 => got_a_d_r(5),
      O => p_7_out(1)
    );
\GOT_A[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(3),
      I1 => got_a_d_r(6),
      I2 => got_a_d_r(7),
      O => p_7_out(0)
    );
\GOT_A_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(3),
      Q => \^q\(3),
      R => '0'
    );
\GOT_A_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(2),
      Q => \^q\(2),
      R => '0'
    );
\GOT_A_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(1),
      Q => \^q\(1),
      R => '0'
    );
\GOT_A_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(0),
      Q => \^q\(0),
      R => '0'
    );
\GOT_V_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__0\,
      I1 => \n_0_GOT_V_i_2__0\,
      I2 => rx_v_d_r(7),
      I3 => rx_scp_d_r(1),
      O => got_v_c
    );
\GOT_V_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_v_d_r(0),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(3),
      I3 => rx_v_d_r(2),
      I4 => rx_v_d_r(5),
      I5 => rx_v_d_r(4),
      O => \n_0_GOT_V_i_2__0\
    );
GOT_V_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => got_v_c,
      Q => got_v_i(1),
      R => '0'
    );
\RX_CC_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_RX_CC_i_2__0\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => \n_0_rx_pe_control_r_reg[3]\,
      I3 => \n_0_RX_CC_i_3__0\,
      I4 => rx_cc_r(1),
      I5 => rx_cc_r(4),
      O => RX_CC0
    );
\RX_CC_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      I1 => \n_0_rx_pe_control_r_reg[1]\,
      O => \n_0_RX_CC_i_2__0\
    );
\RX_CC_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(3),
      I1 => rx_cc_r(7),
      I2 => rx_cc_r(5),
      I3 => rx_scp_d_r(2),
      I4 => rx_cc_r(0),
      I5 => rx_scp_d_r(6),
      O => \n_0_RX_CC_i_3__0\
    );
RX_CC_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_CC0,
      Q => rx_cc_i,
      R => '0'
    );
\RX_NEG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => \n_0_rx_pe_control_r_reg[1]\,
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(0),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(10),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(11),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(12),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(13),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(14),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(15),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(16),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(17),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(18),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(19),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(1),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(20),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(21),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(22),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(23),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(24),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(25),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(26),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(27),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(28),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(29),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(2),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(30),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(31),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(3),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(4),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(5),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(6),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(7),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(8),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(9),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\RX_SCP[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[1]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => rx_scp_d_r(1),
      I3 => rx_scp_d_r(2),
      I4 => rx_scp_d_r(3),
      I5 => rx_scp_d_r(0),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[3]\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => rx_scp_d_r(5),
      I3 => rx_scp_d_r(6),
      I4 => rx_scp_d_r(7),
      I5 => rx_scp_d_r(4),
      O => \n_0_RX_SCP[1]_i_1__0\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SCP0,
      Q => O6(0),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_SCP[1]_i_1__0\,
      Q => rx_scp_i(5),
      R => '0'
    );
\RX_SPA_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__0\,
      I1 => \n_0_RX_SPA_i_2__0\,
      I2 => rx_spa_r(4),
      I3 => rx_spa_r(6),
      O => RX_SPA0
    );
\RX_SPA_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(7),
      I1 => rx_spa_r(3),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_scp_d_r(5),
      I5 => rx_spa_r(2),
      O => \n_0_RX_SPA_i_2__0\
    );
RX_SPA_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
\RX_SP_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__0\,
      I1 => \n_0_RX_SP_i_3__0\,
      I2 => rx_sp_r(4),
      I3 => rx_sp_r(6),
      O => RX_SP0
    );
\RX_SP_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => \n_0_rx_pe_control_r_reg[1]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => \n_0_RX_SP_i_2__0\
    );
\RX_SP_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(5),
      I1 => rx_sp_r(7),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_sp_r(2),
      I5 => rx_sp_r(3),
      O => \n_0_RX_SP_i_3__0\
    );
RX_SP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
all_lanes_v_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => got_v_i(1),
      I1 => I1(1),
      I2 => I1(2),
      I3 => I1(0),
      O => all_lanes_v_c
    );
\counter3_r_reg[2]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
\first_v_received_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => \n_0_RX_SP_i_2__0\,
      I1 => \n_0_GOT_V_i_2__0\,
      I2 => rx_v_d_r(7),
      I3 => rx_scp_d_r(1),
      I4 => D(0),
      I5 => \^first_v_received_r\,
      O => \n_0_first_v_received_r_i_1__0\
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_first_v_received_r_i_1__0\,
      Q => \^first_v_received_r\,
      R => '0'
    );
good_as_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => got_a_i(5),
      I1 => \^q\(3),
      I2 => got_a_i(7),
      I3 => got_a_i(1),
      I4 => n_0_good_as_r_i_2,
      O => good_as_r0
    );
good_as_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F8FFFFF0F80088"
    )
    port map (
      I0 => got_a_i(4),
      I1 => \^q\(2),
      I2 => I6,
      I3 => I7,
      I4 => I8,
      I5 => n_0_good_as_r_i_6,
      O => n_0_good_as_r_i_2
    );
good_as_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => \^q\(1),
      I1 => got_a_i(3),
      I2 => got_a_i(2),
      I3 => \^q\(0),
      I4 => got_a_i(6),
      I5 => got_a_i(0),
      O => n_0_good_as_r_i_6
    );
\got_a_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(7),
      Q => got_a_d_r(0),
      R => '0'
    );
\got_a_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(6),
      Q => got_a_d_r(1),
      R => '0'
    );
\got_a_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(5),
      Q => got_a_d_r(2),
      R => '0'
    );
\got_a_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(4),
      Q => got_a_d_r(3),
      R => '0'
    );
\got_a_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(3),
      Q => got_a_d_r(4),
      R => '0'
    );
\got_a_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(2),
      Q => got_a_d_r(5),
      R => '0'
    );
\got_a_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(1),
      Q => got_a_d_r(6),
      R => '0'
    );
\got_a_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I24(0),
      Q => got_a_d_r(7),
      R => '0'
    );
infinite_frame_started_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
    port map (
      I0 => rx_scp_i(5),
      I1 => I9,
      I2 => O20(0),
      I3 => start_rx_i,
      I4 => infinite_frame_started_r,
      O => O5
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4,
      Q => \^o1\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5,
      Q => \^o2\,
      R => '0'
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(3),
      Q => \^o10\(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(24),
      Q => \^o9\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(8),
      Q => \n_0_previous_cycle_data_r_reg[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(9),
      Q => \n_0_previous_cycle_data_r_reg[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(10),
      Q => \n_0_previous_cycle_data_r_reg[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(11),
      Q => \n_0_previous_cycle_data_r_reg[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(25),
      Q => \^o9\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(12),
      Q => \n_0_previous_cycle_data_r_reg[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(13),
      Q => \n_0_previous_cycle_data_r_reg[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(14),
      Q => \n_0_previous_cycle_data_r_reg[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(15),
      Q => \n_0_previous_cycle_data_r_reg[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(26),
      Q => \^o9\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(27),
      Q => \^o9\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(28),
      Q => \^o9\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(29),
      Q => \^o9\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(30),
      Q => \^o9\(6),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(31),
      Q => \^o9\(7),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(17),
      Q => p_2_in(1),
      R => '0'
    );
\rx_cc_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[2]\,
      I1 => \n_0_word_aligned_data_r_reg[3]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[0]\,
      O => rx_ecp_d_r0
    );
\rx_cc_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[4]\,
      I1 => \n_0_word_aligned_data_r_reg[5]\,
      I2 => \n_0_word_aligned_data_r_reg[6]\,
      I3 => \n_0_word_aligned_data_r_reg[7]\,
      O => rx_cc_r0
    );
\rx_cc_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[13]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_cc_r[3]_i_1__0\
    );
\rx_cc_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[18]\,
      I1 => \n_0_word_aligned_data_r_reg[19]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[16]\,
      O => \n_0_rx_cc_r[4]_i_1__0\
    );
\rx_cc_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_cc_r[5]_i_1__0\
    );
\rx_cc_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_cc_r[7]_i_1__0\
    );
\rx_cc_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_ecp_d_r0,
      Q => rx_cc_r(0),
      R => '0'
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r0,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[3]_i_1__0\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[4]_i_1__0\,
      Q => rx_cc_r(4),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[5]_i_1__0\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[7]_i_1__0\,
      Q => rx_cc_r(7),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => \n_0_rx_pe_control_r_reg[0]\,
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => \n_0_rx_pe_control_r_reg[1]\,
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => '0'
    );
\rx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[0]\,
      Q => rx_pe_data_r(0),
      R => '0'
    );
\rx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[10]\,
      Q => rx_pe_data_r(10),
      R => '0'
    );
\rx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[11]\,
      Q => rx_pe_data_r(11),
      R => '0'
    );
\rx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[12]\,
      Q => rx_pe_data_r(12),
      R => '0'
    );
\rx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[13]\,
      Q => rx_pe_data_r(13),
      R => '0'
    );
\rx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[14]\,
      Q => rx_pe_data_r(14),
      R => '0'
    );
\rx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[15]\,
      Q => rx_pe_data_r(15),
      R => '0'
    );
\rx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[16]\,
      Q => rx_pe_data_r(16),
      R => '0'
    );
\rx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[17]\,
      Q => rx_pe_data_r(17),
      R => '0'
    );
\rx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[18]\,
      Q => rx_pe_data_r(18),
      R => '0'
    );
\rx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[19]\,
      Q => rx_pe_data_r(19),
      R => '0'
    );
\rx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[1]\,
      Q => rx_pe_data_r(1),
      R => '0'
    );
\rx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[20]\,
      Q => rx_pe_data_r(20),
      R => '0'
    );
\rx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[21]\,
      Q => rx_pe_data_r(21),
      R => '0'
    );
\rx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[22]\,
      Q => rx_pe_data_r(22),
      R => '0'
    );
\rx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[23]\,
      Q => rx_pe_data_r(23),
      R => '0'
    );
\rx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[24]\,
      Q => rx_pe_data_r(24),
      R => '0'
    );
\rx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[25]\,
      Q => rx_pe_data_r(25),
      R => '0'
    );
\rx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[26]\,
      Q => rx_pe_data_r(26),
      R => '0'
    );
\rx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[27]\,
      Q => rx_pe_data_r(27),
      R => '0'
    );
\rx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[28]\,
      Q => rx_pe_data_r(28),
      R => '0'
    );
\rx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[29]\,
      Q => rx_pe_data_r(29),
      R => '0'
    );
\rx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[2]\,
      Q => rx_pe_data_r(2),
      R => '0'
    );
\rx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[30]\,
      Q => rx_pe_data_r(30),
      R => '0'
    );
\rx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[31]\,
      Q => rx_pe_data_r(31),
      R => '0'
    );
\rx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[3]\,
      Q => rx_pe_data_r(3),
      R => '0'
    );
\rx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[4]\,
      Q => rx_pe_data_r(4),
      R => '0'
    );
\rx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[5]\,
      Q => rx_pe_data_r(5),
      R => '0'
    );
\rx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[6]\,
      Q => rx_pe_data_r(6),
      R => '0'
    );
\rx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[7]\,
      Q => rx_pe_data_r(7),
      R => '0'
    );
\rx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[8]\,
      Q => rx_pe_data_r(8),
      R => '0'
    );
\rx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[9]\,
      Q => rx_pe_data_r(9),
      R => '0'
    );
\rx_scp_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[0]\,
      I1 => \n_0_word_aligned_data_r_reg[2]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_scp_d_r[0]_i_1__0\
    );
\rx_scp_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[6]\,
      I1 => \n_0_word_aligned_data_r_reg[7]\,
      I2 => \n_0_word_aligned_data_r_reg[5]\,
      I3 => \n_0_word_aligned_data_r_reg[4]\,
      O => \n_0_rx_scp_d_r[1]_i_1__0\
    );
\rx_scp_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[11]\,
      I2 => \n_0_word_aligned_data_r_reg[9]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => \n_0_rx_scp_d_r[2]_i_1__0\
    );
\rx_scp_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_scp_d_r[3]_i_1__0\
    );
\rx_scp_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_scp_d_r[4]_i_1__0\
    );
\rx_scp_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[22]\,
      I1 => \n_0_word_aligned_data_r_reg[23]\,
      I2 => \n_0_word_aligned_data_r_reg[21]\,
      I3 => \n_0_word_aligned_data_r_reg[20]\,
      O => \n_0_rx_scp_d_r[5]_i_1__0\
    );
\rx_scp_d_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[26]\,
      I1 => \n_0_word_aligned_data_r_reg[27]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[24]\,
      O => \n_0_rx_scp_d_r[6]_i_1__0\
    );
\rx_scp_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[28]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_scp_d_r[7]_i_1__0\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[0]_i_1__0\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[1]_i_1__0\,
      Q => rx_scp_d_r(1),
      R => '0'
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[2]_i_1__0\,
      Q => rx_scp_d_r(2),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[3]_i_1__0\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[4]_i_1__0\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[5]_i_1__0\,
      Q => rx_scp_d_r(5),
      R => '0'
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[6]_i_1__0\,
      Q => rx_scp_d_r(6),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[7]_i_1__0\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_sp_r114_in
    );
\rx_sp_neg_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => rx_sp_r111_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
\rx_sp_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[11]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[24]\,
      I1 => \n_0_word_aligned_data_r_reg[26]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => p_8_out(0)
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
\rx_spa_neg_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_neg_d_r0
    );
\rx_spa_neg_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_spa_neg_d_r[1]_i_1__0\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_neg_d_r0,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_neg_d_r[1]_i_1__0\,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
\rx_spa_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_r0
    );
\rx_spa_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[14]\,
      I1 => \n_0_word_aligned_data_r_reg[15]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[12]\,
      O => \n_0_rx_spa_r[3]_i_1__0\
    );
\rx_spa_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[17]\,
      I1 => \n_0_word_aligned_data_r_reg[16]\,
      I2 => \n_0_word_aligned_data_r_reg[18]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_spa_r[4]_i_1__0\
    );
\rx_spa_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[25]\,
      I1 => \n_0_word_aligned_data_r_reg[24]\,
      I2 => \n_0_word_aligned_data_r_reg[26]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => \n_0_rx_spa_r[6]_i_1__0\
    );
\rx_spa_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[30]\,
      I1 => \n_0_word_aligned_data_r_reg[31]\,
      I2 => \n_0_word_aligned_data_r_reg[29]\,
      I3 => \n_0_word_aligned_data_r_reg[28]\,
      O => \n_0_rx_spa_r[7]_i_1__0\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_r0,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[3]_i_1__0\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[4]_i_1__0\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[6]_i_1__0\,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[7]_i_1__0\,
      Q => rx_spa_r(7),
      R => '0'
    );
\rx_v_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[1]\,
      I1 => \n_0_word_aligned_data_r_reg[0]\,
      I2 => \n_0_word_aligned_data_r_reg[2]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_v_d_r[0]_i_1__0\
    );
\rx_v_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[11]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[10]\,
      O => rx_v_d_r0
    );
\rx_v_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[12]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_v_d_r[3]_i_1__0\
    );
\rx_v_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[19]\,
      I1 => \n_0_word_aligned_data_r_reg[17]\,
      I2 => \n_0_word_aligned_data_r_reg[16]\,
      I3 => \n_0_word_aligned_data_r_reg[18]\,
      O => \n_0_rx_v_d_r[4]_i_1__0\
    );
\rx_v_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[21]\,
      I1 => \n_0_word_aligned_data_r_reg[22]\,
      I2 => \n_0_word_aligned_data_r_reg[20]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_v_d_r[5]_i_1__0\
    );
\rx_v_d_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[27]\,
      I1 => \n_0_word_aligned_data_r_reg[25]\,
      I2 => \n_0_word_aligned_data_r_reg[24]\,
      I3 => \n_0_word_aligned_data_r_reg[26]\,
      O => \n_0_rx_v_d_r[6]_i_1__0\
    );
\rx_v_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[30]\,
      I2 => \n_0_word_aligned_data_r_reg[28]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_v_d_r[7]_i_1__0\
    );
\rx_v_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[0]_i_1__0\,
      Q => rx_v_d_r(0),
      R => '0'
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_v_d_r0,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[3]_i_1__0\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[4]_i_1__0\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[5]_i_1__0\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[6]_i_1__0\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[7]_i_1__0\,
      Q => rx_v_d_r(7),
      R => '0'
    );
\word_aligned_control_bits_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => previous_cycle_control_r(1),
      I1 => \^o10\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(0),
      I5 => previous_cycle_control_r(2),
      O => \n_0_word_aligned_control_bits_r[0]_i_1__0\
    );
\word_aligned_control_bits_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o10\(0),
      I1 => RXCHARISK(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(1),
      I5 => previous_cycle_control_r(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1__0\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[0]_i_1__0\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[1]_i_1__0\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(7),
      I1 => \^o9\(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(7),
      I5 => \n_0_previous_cycle_data_r_reg[23]\,
      O => \n_0_word_aligned_data_r[0]_i_1__0\
    );
\word_aligned_data_r[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(5),
      I1 => RXDATA(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(13),
      I5 => p_2_in(5),
      O => \n_0_word_aligned_data_r[10]_i_1__0\
    );
\word_aligned_data_r[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(4),
      I1 => RXDATA(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(12),
      I5 => p_2_in(4),
      O => \n_0_word_aligned_data_r[11]_i_1__0\
    );
\word_aligned_data_r[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(3),
      I1 => RXDATA(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(11),
      I5 => p_2_in(3),
      O => \n_0_word_aligned_data_r[12]_i_1__0\
    );
\word_aligned_data_r[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(2),
      I1 => RXDATA(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(10),
      I5 => p_2_in(2),
      O => \n_0_word_aligned_data_r[13]_i_1__0\
    );
\word_aligned_data_r[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(1),
      I1 => RXDATA(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(9),
      I5 => p_2_in(1),
      O => \n_0_word_aligned_data_r[14]_i_1__0\
    );
\word_aligned_data_r[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(0),
      I1 => RXDATA(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(8),
      I5 => p_2_in(0),
      O => \n_0_word_aligned_data_r[15]_i_1__0\
    );
\word_aligned_data_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(6),
      I1 => \^o9\(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(6),
      I5 => \n_0_previous_cycle_data_r_reg[22]\,
      O => \n_0_word_aligned_data_r[1]_i_1__0\
    );
\word_aligned_data_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(5),
      I1 => \^o9\(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(5),
      I5 => \n_0_previous_cycle_data_r_reg[21]\,
      O => \n_0_word_aligned_data_r[2]_i_1__0\
    );
\word_aligned_data_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(4),
      I1 => \^o9\(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(4),
      I5 => \n_0_previous_cycle_data_r_reg[20]\,
      O => \n_0_word_aligned_data_r[3]_i_1__0\
    );
\word_aligned_data_r[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(3),
      I1 => \^o9\(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(3),
      I5 => \n_0_previous_cycle_data_r_reg[19]\,
      O => \n_0_word_aligned_data_r[4]_i_1__0\
    );
\word_aligned_data_r[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(2),
      I1 => \^o9\(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(2),
      I5 => \n_0_previous_cycle_data_r_reg[18]\,
      O => \n_0_word_aligned_data_r[5]_i_1__0\
    );
\word_aligned_data_r[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \^o9\(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(1),
      I5 => \n_0_previous_cycle_data_r_reg[17]\,
      O => \n_0_word_aligned_data_r[6]_i_1__0\
    );
\word_aligned_data_r[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(0),
      I1 => \^o9\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(0),
      I5 => \n_0_previous_cycle_data_r_reg[16]\,
      O => \n_0_word_aligned_data_r[7]_i_1__0\
    );
\word_aligned_data_r[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(7),
      I1 => RXDATA(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(15),
      I5 => p_2_in(7),
      O => \n_0_word_aligned_data_r[8]_i_1__0\
    );
\word_aligned_data_r[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(6),
      I1 => RXDATA(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(14),
      I5 => p_2_in(6),
      O => \n_0_word_aligned_data_r[9]_i_1__0\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[0]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[0]\,
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[10]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[10]\,
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[11]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[11]\,
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[12]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[12]\,
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[13]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[13]\,
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[14]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[14]\,
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[15]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[15]\,
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(7),
      Q => \n_0_word_aligned_data_r_reg[16]\,
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(6),
      Q => \n_0_word_aligned_data_r_reg[17]\,
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(5),
      Q => \n_0_word_aligned_data_r_reg[18]\,
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(4),
      Q => \n_0_word_aligned_data_r_reg[19]\,
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[1]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[1]\,
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(3),
      Q => \n_0_word_aligned_data_r_reg[20]\,
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(2),
      Q => \n_0_word_aligned_data_r_reg[21]\,
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(1),
      Q => \n_0_word_aligned_data_r_reg[22]\,
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I23(0),
      Q => \n_0_word_aligned_data_r_reg[23]\,
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(7),
      Q => \n_0_word_aligned_data_r_reg[24]\,
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(6),
      Q => \n_0_word_aligned_data_r_reg[25]\,
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(5),
      Q => \n_0_word_aligned_data_r_reg[26]\,
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(4),
      Q => \n_0_word_aligned_data_r_reg[27]\,
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(3),
      Q => \n_0_word_aligned_data_r_reg[28]\,
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(2),
      Q => \n_0_word_aligned_data_r_reg[29]\,
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[2]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[2]\,
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(1),
      Q => \n_0_word_aligned_data_r_reg[30]\,
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I22(0),
      Q => \n_0_word_aligned_data_r_reg[31]\,
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[3]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[3]\,
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[4]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[4]\,
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[5]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[5]\,
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[6]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[6]\,
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[7]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[7]\,
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[8]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[8]\,
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[9]_i_1__0\,
      Q => \n_0_word_aligned_data_r_reg[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56 is
  port (
    RX_NEG : out STD_LOGIC;
    got_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    counter3_r0 : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    infinite_frame_started_r : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LANE_UP : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_spa_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56 : entity is "aurora_8b10b_SYM_DEC_4BYTE";
end aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56 is
  signal \^o1\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_SCP0 : STD_LOGIC;
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal got_a_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal got_v_c : STD_LOGIC;
  signal n_0_GOT_V_i_2 : STD_LOGIC;
  signal n_0_RX_CC_i_2 : STD_LOGIC;
  signal n_0_RX_CC_i_3 : STD_LOGIC;
  signal \n_0_RX_SCP[1]_i_1\ : STD_LOGIC;
  signal n_0_RX_SPA_i_2 : STD_LOGIC;
  signal n_0_RX_SP_i_2 : STD_LOGIC;
  signal n_0_RX_SP_i_3 : STD_LOGIC;
  signal n_0_first_v_received_r_i_1 : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_previous_cycle_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_rx_cc_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cc_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rx_pe_control_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_scp_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_neg_d_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_spa_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_rx_v_d_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_control_bits_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[10]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[11]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[12]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[13]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[14]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[15]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[8]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r[9]_i_1\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[0]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[10]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[11]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[12]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[13]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[14]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[15]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[16]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[17]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[18]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[19]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[1]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[20]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[21]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[22]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[23]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[24]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[25]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[26]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[27]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[28]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[29]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[2]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[30]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[31]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[3]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[4]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[5]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[6]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[7]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[8]\ : STD_LOGIC;
  signal \n_0_word_aligned_data_r_reg[9]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rx_cc_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_cc_r0 : STD_LOGIC;
  signal rx_ecp_d_r0 : STD_LOGIC;
  signal rx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_spa_neg_d_r0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_spa_r0 : STD_LOGIC;
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_v_d_r0 : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RX_CC_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of RX_SP_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rx_cc_r[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rx_cc_r[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rx_cc_r[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rx_cc_r[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rx_cc_r[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rx_scp_d_r[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rx_scp_d_r[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rx_scp_d_r[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rx_scp_d_r[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rx_scp_d_r[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rx_scp_d_r[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rx_scp_d_r[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rx_scp_d_r[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rx_sp_neg_d_r[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rx_spa_neg_d_r[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rx_spa_r[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rx_spa_r[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rx_spa_r[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rx_spa_r[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rx_v_d_r[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rx_v_d_r[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rx_v_d_r[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rx_v_d_r[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rx_v_d_r[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rx_v_d_r[7]_i_1\ : label is "soft_lutpair26";
begin
  O1 <= \^o1\;
  O18(7 downto 0) <= \^o18\(7 downto 0);
  O19(0) <= \^o19\(0);
  O2 <= \^o2\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  first_v_received_r <= \^first_v_received_r\;
\GOT_A[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(0),
      I1 => got_a_d_r(0),
      I2 => got_a_d_r(1),
      O => p_7_out(3)
    );
\GOT_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(1),
      I1 => got_a_d_r(2),
      I2 => got_a_d_r(3),
      O => p_7_out(2)
    );
\GOT_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(2),
      I1 => got_a_d_r(4),
      I2 => got_a_d_r(5),
      O => p_7_out(1)
    );
\GOT_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => RXCHARISK(3),
      I1 => got_a_d_r(6),
      I2 => got_a_d_r(7),
      O => p_7_out(0)
    );
\GOT_A_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(3),
      Q => \^q\(3),
      R => '0'
    );
\GOT_A_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(2),
      Q => \^q\(2),
      R => '0'
    );
\GOT_A_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(1),
      Q => \^q\(1),
      R => '0'
    );
\GOT_A_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_7_out(0),
      Q => \^q\(0),
      R => '0'
    );
GOT_V_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_GOT_V_i_2,
      I2 => rx_v_d_r(6),
      I3 => rx_v_d_r(5),
      O => got_v_c
    );
GOT_V_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_scp_d_r(1),
      I1 => rx_v_d_r(7),
      I2 => rx_v_d_r(2),
      I3 => rx_v_d_r(0),
      I4 => rx_v_d_r(4),
      I5 => rx_v_d_r(3),
      O => n_0_GOT_V_i_2
    );
GOT_V_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => got_v_c,
      Q => got_v_i(0),
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_RX_CC_i_2,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => \n_0_rx_pe_control_r_reg[3]\,
      I3 => n_0_RX_CC_i_3,
      I4 => rx_cc_r(1),
      I5 => rx_cc_r(4),
      O => RX_CC0
    );
RX_CC_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      I1 => \n_0_rx_pe_control_r_reg[1]\,
      O => n_0_RX_CC_i_2
    );
RX_CC_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_cc_r(3),
      I1 => rx_cc_r(7),
      I2 => rx_cc_r(5),
      I3 => rx_scp_d_r(2),
      I4 => rx_cc_r(0),
      I5 => rx_scp_d_r(6),
      O => n_0_RX_CC_i_3
    );
RX_CC_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_CC0,
      Q => rx_cc_i,
      R => '0'
    );
RX_NEG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => rx_spa_neg_d_r(0),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_sp_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => \n_0_rx_pe_control_r_reg[1]\,
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[0]\,
      O => p_1_out(1)
    );
\RX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_1_out(1),
      Q => rx_pe_data_v_i(0),
      R => '0'
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(0),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(10),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(11),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(12),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(13),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(14),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(15),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(16),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(17),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(18),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(19),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(1),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(20),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(21),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(22),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(23),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(24),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(25),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(26),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(27),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(28),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(29),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(2),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(30),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(31),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(3),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(4),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(5),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(6),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(7),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(8),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_pe_data_r(9),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\RX_SCP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[1]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => rx_scp_d_r(1),
      I3 => rx_scp_d_r(2),
      I4 => rx_scp_d_r(3),
      I5 => rx_scp_d_r(0),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[3]\,
      I1 => \n_0_rx_pe_control_r_reg[2]\,
      I2 => rx_scp_d_r(5),
      I3 => rx_scp_d_r(6),
      I4 => rx_scp_d_r(7),
      I5 => rx_scp_d_r(4),
      O => \n_0_RX_SCP[1]_i_1\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SCP0,
      Q => O20(1),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_RX_SCP[1]_i_1\,
      Q => O20(0),
      R => '0'
    );
RX_SPA_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_RX_SPA_i_2,
      I2 => rx_spa_r(4),
      I3 => rx_spa_r(6),
      O => RX_SPA0
    );
RX_SPA_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_spa_r(7),
      I1 => rx_spa_r(3),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_scp_d_r(5),
      I5 => rx_spa_r(2),
      O => n_0_RX_SPA_i_2
    );
RX_SPA_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
RX_SP_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_RX_SP_i_3,
      I2 => rx_sp_r(4),
      I3 => rx_sp_r(6),
      O => RX_SP0
    );
RX_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_rx_pe_control_r_reg[2]\,
      I1 => \n_0_rx_pe_control_r_reg[0]\,
      I2 => \n_0_rx_pe_control_r_reg[1]\,
      I3 => \n_0_rx_pe_control_r_reg[3]\,
      O => n_0_RX_SP_i_2
    );
RX_SP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rx_sp_r(5),
      I1 => rx_sp_r(7),
      I2 => rx_scp_d_r(1),
      I3 => rx_v_d_r(0),
      I4 => rx_sp_r(2),
      I5 => rx_sp_r(3),
      O => n_0_RX_SP_i_3
    );
RX_SP_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
\counter3_r_reg[2]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
first_v_received_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080000000"
    )
    port map (
      I0 => n_0_RX_SP_i_2,
      I1 => n_0_GOT_V_i_2,
      I2 => rx_v_d_r(6),
      I3 => rx_v_d_r(5),
      I4 => LANE_UP(0),
      I5 => \^first_v_received_r\,
      O => n_0_first_v_received_r_i_1
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_first_v_received_r_i_1,
      Q => \^first_v_received_r\,
      R => '0'
    );
good_as_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^q\(1),
      I1 => I7(0),
      O => O6
    );
\got_a_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(7),
      Q => got_a_d_r(0),
      R => '0'
    );
\got_a_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(6),
      Q => got_a_d_r(1),
      R => '0'
    );
\got_a_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(5),
      Q => got_a_d_r(2),
      R => '0'
    );
\got_a_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(4),
      Q => got_a_d_r(3),
      R => '0'
    );
\got_a_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(3),
      Q => got_a_d_r(4),
      R => '0'
    );
\got_a_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(2),
      Q => got_a_d_r(5),
      R => '0'
    );
\got_a_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(1),
      Q => got_a_d_r(6),
      R => '0'
    );
\got_a_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(0),
      Q => got_a_d_r(7),
      R => '0'
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I5,
      Q => \^o1\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I6,
      Q => \^o2\,
      R => '0'
    );
m_axi_rx_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_pe_data_v_i(0),
      I1 => infinite_frame_started_r,
      O => m_axi_rx_tvalid
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(3),
      Q => \^o19\(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(24),
      Q => \^o18\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(8),
      Q => \n_0_previous_cycle_data_r_reg[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(9),
      Q => \n_0_previous_cycle_data_r_reg[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(10),
      Q => \n_0_previous_cycle_data_r_reg[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(11),
      Q => \n_0_previous_cycle_data_r_reg[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(25),
      Q => \^o18\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(12),
      Q => \n_0_previous_cycle_data_r_reg[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(13),
      Q => \n_0_previous_cycle_data_r_reg[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(14),
      Q => \n_0_previous_cycle_data_r_reg[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(15),
      Q => \n_0_previous_cycle_data_r_reg[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(26),
      Q => \^o18\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(27),
      Q => \^o18\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(28),
      Q => \^o18\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(29),
      Q => \^o18\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(30),
      Q => \^o18\(6),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(31),
      Q => \^o18\(7),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => RXDATA(17),
      Q => p_2_in(1),
      R => '0'
    );
\rx_cc_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[2]\,
      I1 => \n_0_word_aligned_data_r_reg[3]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[0]\,
      O => rx_ecp_d_r0
    );
\rx_cc_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[4]\,
      I1 => \n_0_word_aligned_data_r_reg[5]\,
      I2 => \n_0_word_aligned_data_r_reg[6]\,
      I3 => \n_0_word_aligned_data_r_reg[7]\,
      O => rx_cc_r0
    );
\rx_cc_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[13]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_cc_r[3]_i_1\
    );
\rx_cc_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[18]\,
      I1 => \n_0_word_aligned_data_r_reg[19]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[16]\,
      O => \n_0_rx_cc_r[4]_i_1\
    );
\rx_cc_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_cc_r[5]_i_1\
    );
\rx_cc_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_cc_r[7]_i_1\
    );
\rx_cc_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_ecp_d_r0,
      Q => rx_cc_r(0),
      R => '0'
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r0,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[3]_i_1\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[4]_i_1\,
      Q => rx_cc_r(4),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[5]_i_1\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_r[7]_i_1\,
      Q => rx_cc_r(7),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => \n_0_rx_pe_control_r_reg[0]\,
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => \n_0_rx_pe_control_r_reg[1]\,
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => \n_0_rx_pe_control_r_reg[2]\,
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => \n_0_rx_pe_control_r_reg[3]\,
      R => '0'
    );
\rx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[0]\,
      Q => rx_pe_data_r(0),
      R => '0'
    );
\rx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[10]\,
      Q => rx_pe_data_r(10),
      R => '0'
    );
\rx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[11]\,
      Q => rx_pe_data_r(11),
      R => '0'
    );
\rx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[12]\,
      Q => rx_pe_data_r(12),
      R => '0'
    );
\rx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[13]\,
      Q => rx_pe_data_r(13),
      R => '0'
    );
\rx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[14]\,
      Q => rx_pe_data_r(14),
      R => '0'
    );
\rx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[15]\,
      Q => rx_pe_data_r(15),
      R => '0'
    );
\rx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[16]\,
      Q => rx_pe_data_r(16),
      R => '0'
    );
\rx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[17]\,
      Q => rx_pe_data_r(17),
      R => '0'
    );
\rx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[18]\,
      Q => rx_pe_data_r(18),
      R => '0'
    );
\rx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[19]\,
      Q => rx_pe_data_r(19),
      R => '0'
    );
\rx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[1]\,
      Q => rx_pe_data_r(1),
      R => '0'
    );
\rx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[20]\,
      Q => rx_pe_data_r(20),
      R => '0'
    );
\rx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[21]\,
      Q => rx_pe_data_r(21),
      R => '0'
    );
\rx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[22]\,
      Q => rx_pe_data_r(22),
      R => '0'
    );
\rx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[23]\,
      Q => rx_pe_data_r(23),
      R => '0'
    );
\rx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[24]\,
      Q => rx_pe_data_r(24),
      R => '0'
    );
\rx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[25]\,
      Q => rx_pe_data_r(25),
      R => '0'
    );
\rx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[26]\,
      Q => rx_pe_data_r(26),
      R => '0'
    );
\rx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[27]\,
      Q => rx_pe_data_r(27),
      R => '0'
    );
\rx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[28]\,
      Q => rx_pe_data_r(28),
      R => '0'
    );
\rx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[29]\,
      Q => rx_pe_data_r(29),
      R => '0'
    );
\rx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[2]\,
      Q => rx_pe_data_r(2),
      R => '0'
    );
\rx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[30]\,
      Q => rx_pe_data_r(30),
      R => '0'
    );
\rx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[31]\,
      Q => rx_pe_data_r(31),
      R => '0'
    );
\rx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[3]\,
      Q => rx_pe_data_r(3),
      R => '0'
    );
\rx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[4]\,
      Q => rx_pe_data_r(4),
      R => '0'
    );
\rx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[5]\,
      Q => rx_pe_data_r(5),
      R => '0'
    );
\rx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[6]\,
      Q => rx_pe_data_r(6),
      R => '0'
    );
\rx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[7]\,
      Q => rx_pe_data_r(7),
      R => '0'
    );
\rx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[8]\,
      Q => rx_pe_data_r(8),
      R => '0'
    );
\rx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r_reg[9]\,
      Q => rx_pe_data_r(9),
      R => '0'
    );
\rx_scp_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[0]\,
      I1 => \n_0_word_aligned_data_r_reg[2]\,
      I2 => \n_0_word_aligned_data_r_reg[1]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_scp_d_r[0]_i_1\
    );
\rx_scp_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[6]\,
      I1 => \n_0_word_aligned_data_r_reg[7]\,
      I2 => \n_0_word_aligned_data_r_reg[5]\,
      I3 => \n_0_word_aligned_data_r_reg[4]\,
      O => \n_0_rx_scp_d_r[1]_i_1\
    );
\rx_scp_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[11]\,
      I2 => \n_0_word_aligned_data_r_reg[9]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => \n_0_rx_scp_d_r[2]_i_1\
    );
\rx_scp_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_scp_d_r[3]_i_1\
    );
\rx_scp_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_scp_d_r[4]_i_1\
    );
\rx_scp_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[22]\,
      I1 => \n_0_word_aligned_data_r_reg[23]\,
      I2 => \n_0_word_aligned_data_r_reg[21]\,
      I3 => \n_0_word_aligned_data_r_reg[20]\,
      O => \n_0_rx_scp_d_r[5]_i_1\
    );
\rx_scp_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[26]\,
      I1 => \n_0_word_aligned_data_r_reg[27]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[24]\,
      O => \n_0_rx_scp_d_r[6]_i_1\
    );
\rx_scp_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[28]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_scp_d_r[7]_i_1\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[0]_i_1\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[1]_i_1\,
      Q => rx_scp_d_r(1),
      R => '0'
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[2]_i_1\,
      Q => rx_scp_d_r(2),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[3]_i_1\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[4]_i_1\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[5]_i_1\,
      Q => rx_scp_d_r(5),
      R => '0'
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[6]_i_1\,
      Q => rx_scp_d_r(6),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_scp_d_r[7]_i_1\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_sp_r114_in
    );
\rx_sp_neg_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => rx_sp_r111_in
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
\rx_sp_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[11]\,
      I3 => \n_0_word_aligned_data_r_reg[8]\,
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[12]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[16]\,
      I1 => \n_0_word_aligned_data_r_reg[18]\,
      I2 => \n_0_word_aligned_data_r_reg[17]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[20]\,
      I1 => \n_0_word_aligned_data_r_reg[21]\,
      I2 => \n_0_word_aligned_data_r_reg[22]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[24]\,
      I1 => \n_0_word_aligned_data_r_reg[26]\,
      I2 => \n_0_word_aligned_data_r_reg[25]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[28]\,
      I1 => \n_0_word_aligned_data_r_reg[29]\,
      I2 => \n_0_word_aligned_data_r_reg[30]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => p_8_out(0)
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
\rx_spa_neg_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[10]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_neg_d_r0
    );
\rx_spa_neg_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[12]\,
      I2 => \n_0_word_aligned_data_r_reg[14]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_spa_neg_d_r[1]_i_1\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_neg_d_r0,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_neg_d_r[1]_i_1\,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
\rx_spa_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[9]\,
      I1 => \n_0_word_aligned_data_r_reg[8]\,
      I2 => \n_0_word_aligned_data_r_reg[10]\,
      I3 => \n_0_word_aligned_data_r_reg[11]\,
      O => rx_spa_r0
    );
\rx_spa_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[14]\,
      I1 => \n_0_word_aligned_data_r_reg[15]\,
      I2 => \n_0_word_aligned_data_r_reg[13]\,
      I3 => \n_0_word_aligned_data_r_reg[12]\,
      O => \n_0_rx_spa_r[3]_i_1\
    );
\rx_spa_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[17]\,
      I1 => \n_0_word_aligned_data_r_reg[16]\,
      I2 => \n_0_word_aligned_data_r_reg[18]\,
      I3 => \n_0_word_aligned_data_r_reg[19]\,
      O => \n_0_rx_spa_r[4]_i_1\
    );
\rx_spa_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[25]\,
      I1 => \n_0_word_aligned_data_r_reg[24]\,
      I2 => \n_0_word_aligned_data_r_reg[26]\,
      I3 => \n_0_word_aligned_data_r_reg[27]\,
      O => \n_0_rx_spa_r[6]_i_1\
    );
\rx_spa_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[30]\,
      I1 => \n_0_word_aligned_data_r_reg[31]\,
      I2 => \n_0_word_aligned_data_r_reg[29]\,
      I3 => \n_0_word_aligned_data_r_reg[28]\,
      O => \n_0_rx_spa_r[7]_i_1\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_r0,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[3]_i_1\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[4]_i_1\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[6]_i_1\,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_spa_r[7]_i_1\,
      Q => rx_spa_r(7),
      R => '0'
    );
\rx_v_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[1]\,
      I1 => \n_0_word_aligned_data_r_reg[0]\,
      I2 => \n_0_word_aligned_data_r_reg[2]\,
      I3 => \n_0_word_aligned_data_r_reg[3]\,
      O => \n_0_rx_v_d_r[0]_i_1\
    );
\rx_v_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[11]\,
      I1 => \n_0_word_aligned_data_r_reg[9]\,
      I2 => \n_0_word_aligned_data_r_reg[8]\,
      I3 => \n_0_word_aligned_data_r_reg[10]\,
      O => rx_v_d_r0
    );
\rx_v_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[13]\,
      I1 => \n_0_word_aligned_data_r_reg[14]\,
      I2 => \n_0_word_aligned_data_r_reg[12]\,
      I3 => \n_0_word_aligned_data_r_reg[15]\,
      O => \n_0_rx_v_d_r[3]_i_1\
    );
\rx_v_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[19]\,
      I1 => \n_0_word_aligned_data_r_reg[17]\,
      I2 => \n_0_word_aligned_data_r_reg[16]\,
      I3 => \n_0_word_aligned_data_r_reg[18]\,
      O => \n_0_rx_v_d_r[4]_i_1\
    );
\rx_v_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[21]\,
      I1 => \n_0_word_aligned_data_r_reg[22]\,
      I2 => \n_0_word_aligned_data_r_reg[20]\,
      I3 => \n_0_word_aligned_data_r_reg[23]\,
      O => \n_0_rx_v_d_r[5]_i_1\
    );
\rx_v_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[27]\,
      I1 => \n_0_word_aligned_data_r_reg[25]\,
      I2 => \n_0_word_aligned_data_r_reg[24]\,
      I3 => \n_0_word_aligned_data_r_reg[26]\,
      O => \n_0_rx_v_d_r[6]_i_1\
    );
\rx_v_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_word_aligned_data_r_reg[29]\,
      I1 => \n_0_word_aligned_data_r_reg[30]\,
      I2 => \n_0_word_aligned_data_r_reg[28]\,
      I3 => \n_0_word_aligned_data_r_reg[31]\,
      O => \n_0_rx_v_d_r[7]_i_1\
    );
\rx_v_d_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[0]_i_1\,
      Q => rx_v_d_r(0),
      R => '0'
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rx_v_d_r0,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[3]_i_1\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[4]_i_1\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[5]_i_1\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[6]_i_1\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_v_d_r[7]_i_1\,
      Q => rx_v_d_r(7),
      R => '0'
    );
\word_aligned_control_bits_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => previous_cycle_control_r(1),
      I1 => \^o19\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(0),
      I5 => previous_cycle_control_r(2),
      O => \n_0_word_aligned_control_bits_r[0]_i_1\
    );
\word_aligned_control_bits_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o19\(0),
      I1 => RXCHARISK(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXCHARISK(1),
      I5 => previous_cycle_control_r(1),
      O => \n_0_word_aligned_control_bits_r[1]_i_1\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[0]_i_1\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_control_bits_r[1]_i_1\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I2,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(7),
      I1 => \^o18\(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(7),
      I5 => \n_0_previous_cycle_data_r_reg[23]\,
      O => \n_0_word_aligned_data_r[0]_i_1\
    );
\word_aligned_data_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(5),
      I1 => RXDATA(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(13),
      I5 => p_2_in(5),
      O => \n_0_word_aligned_data_r[10]_i_1\
    );
\word_aligned_data_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(4),
      I1 => RXDATA(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(12),
      I5 => p_2_in(4),
      O => \n_0_word_aligned_data_r[11]_i_1\
    );
\word_aligned_data_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(3),
      I1 => RXDATA(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(11),
      I5 => p_2_in(3),
      O => \n_0_word_aligned_data_r[12]_i_1\
    );
\word_aligned_data_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(2),
      I1 => RXDATA(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(10),
      I5 => p_2_in(2),
      O => \n_0_word_aligned_data_r[13]_i_1\
    );
\word_aligned_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(1),
      I1 => RXDATA(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(9),
      I5 => p_2_in(1),
      O => \n_0_word_aligned_data_r[14]_i_1\
    );
\word_aligned_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(0),
      I1 => RXDATA(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(8),
      I5 => p_2_in(0),
      O => \n_0_word_aligned_data_r[15]_i_1\
    );
\word_aligned_data_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(6),
      I1 => \^o18\(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(6),
      I5 => \n_0_previous_cycle_data_r_reg[22]\,
      O => \n_0_word_aligned_data_r[1]_i_1\
    );
\word_aligned_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(5),
      I1 => \^o18\(5),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(5),
      I5 => \n_0_previous_cycle_data_r_reg[21]\,
      O => \n_0_word_aligned_data_r[2]_i_1\
    );
\word_aligned_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(4),
      I1 => \^o18\(4),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(4),
      I5 => \n_0_previous_cycle_data_r_reg[20]\,
      O => \n_0_word_aligned_data_r[3]_i_1\
    );
\word_aligned_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(3),
      I1 => \^o18\(3),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(3),
      I5 => \n_0_previous_cycle_data_r_reg[19]\,
      O => \n_0_word_aligned_data_r[4]_i_1\
    );
\word_aligned_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(2),
      I1 => \^o18\(2),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(2),
      I5 => \n_0_previous_cycle_data_r_reg[18]\,
      O => \n_0_word_aligned_data_r[5]_i_1\
    );
\word_aligned_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \^o18\(1),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(1),
      I5 => \n_0_previous_cycle_data_r_reg[17]\,
      O => \n_0_word_aligned_data_r[6]_i_1\
    );
\word_aligned_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => p_2_in(0),
      I1 => \^o18\(0),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(0),
      I5 => \n_0_previous_cycle_data_r_reg[16]\,
      O => \n_0_word_aligned_data_r[7]_i_1\
    );
\word_aligned_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(7),
      I1 => RXDATA(7),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(15),
      I5 => p_2_in(7),
      O => \n_0_word_aligned_data_r[8]_i_1\
    );
\word_aligned_data_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o18\(6),
      I1 => RXDATA(6),
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => RXDATA(14),
      I5 => p_2_in(6),
      O => \n_0_word_aligned_data_r[9]_i_1\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[0]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[0]\,
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[10]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[10]\,
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[11]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[11]\,
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[12]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[12]\,
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[13]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[13]\,
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[14]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[14]\,
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[15]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[15]\,
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(7),
      Q => \n_0_word_aligned_data_r_reg[16]\,
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(6),
      Q => \n_0_word_aligned_data_r_reg[17]\,
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(5),
      Q => \n_0_word_aligned_data_r_reg[18]\,
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(4),
      Q => \n_0_word_aligned_data_r_reg[19]\,
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[1]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[1]\,
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(3),
      Q => \n_0_word_aligned_data_r_reg[20]\,
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(2),
      Q => \n_0_word_aligned_data_r_reg[21]\,
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(1),
      Q => \n_0_word_aligned_data_r_reg[22]\,
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(0),
      Q => \n_0_word_aligned_data_r_reg[23]\,
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(7),
      Q => \n_0_word_aligned_data_r_reg[24]\,
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(6),
      Q => \n_0_word_aligned_data_r_reg[25]\,
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(5),
      Q => \n_0_word_aligned_data_r_reg[26]\,
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(4),
      Q => \n_0_word_aligned_data_r_reg[27]\,
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(3),
      Q => \n_0_word_aligned_data_r_reg[28]\,
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(2),
      Q => \n_0_word_aligned_data_r_reg[29]\,
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[2]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[2]\,
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(1),
      Q => \n_0_word_aligned_data_r_reg[30]\,
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(0),
      Q => \n_0_word_aligned_data_r_reg[31]\,
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[3]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[3]\,
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[4]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[4]\,
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[5]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[5]\,
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[6]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[6]\,
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[7]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[7]\,
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[8]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[8]\,
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_word_aligned_data_r[9]_i_1\,
      Q => \n_0_word_aligned_data_r_reg[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_GEN_4BYTE is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gen_spa_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    gen_a_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_cc_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE : entity is "aurora_8b10b_SYM_GEN_4BYTE";
end aurora_8b10baurora_8b10b_SYM_GEN_4BYTE;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE is
  signal gen_a_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_3__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_3__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[26]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[28]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[29]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_3__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_4__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_3__2\ : STD_LOGIC;
  signal \n_0_TX_DATA[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 30 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[0]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[2]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_2__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \TX_DATA[15]_i_3__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \TX_DATA[1]_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \TX_DATA[22]_i_2__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \TX_DATA[23]_i_3__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_3__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_4__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \TX_DATA[6]_i_2__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \TX_DATA[7]_i_3__2\ : label is "soft_lutpair161";
begin
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I7,
      I2 => gen_sp_r,
      I3 => p_1_in,
      O => \n_0_TX_CHAR_IS_K[0]_i_1__2\
    );
\TX_CHAR_IS_K[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I7,
      I2 => gen_sp_r,
      I3 => p_1_in1_in,
      O => \n_0_TX_CHAR_IS_K[1]_i_1__2\
    );
\TX_CHAR_IS_K[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I7,
      I2 => gen_sp_r,
      I3 => p_1_in5_in,
      O => \n_0_TX_CHAR_IS_K[2]_i_1__2\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[0]_i_1__2\,
      Q => TXCHARISK(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[1]_i_1__2\,
      Q => TXCHARISK(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[2]_i_1__2\,
      Q => TXCHARISK(0),
      R => '0'
    );
\TX_DATA[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[14]_i_2__2\,
      I4 => I7,
      I5 => tx_pe_data_r(21),
      O => \n_0_TX_DATA[10]_i_1__2\
    );
\TX_DATA[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(19),
      I2 => gen_sp_r,
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2__2\,
      O => \n_0_TX_DATA[12]_i_1__2\
    );
\TX_DATA[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[15]_i_3__2\,
      I4 => I7,
      I5 => tx_pe_data_r(18),
      O => \n_0_TX_DATA[13]_i_1__2\
    );
\TX_DATA[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(17),
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2__2\,
      O => \n_0_TX_DATA[14]_i_1__2\
    );
\TX_DATA[14]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[14]_i_2__2\
    );
\TX_DATA[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in6_in,
      I2 => p_0_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__2\,
      O => \n_0_TX_DATA[15]_i_1__2\
    );
\TX_DATA[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(16),
      I2 => gen_sp_r,
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[15]_i_3__2\,
      O => \n_0_TX_DATA[15]_i_2__2\
    );
\TX_DATA[15]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[15]_i_3__2\
    );
\TX_DATA[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(14),
      I1 => gen_cc_r,
      I2 => I7,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[17]_i_1__2\
    );
\TX_DATA[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[22]_i_2__2\,
      I4 => I7,
      I5 => tx_pe_data_r(13),
      O => \n_0_TX_DATA[18]_i_1__2\
    );
\TX_DATA[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(30),
      I1 => gen_cc_r,
      I2 => I7,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[1]_i_1__2\
    );
\TX_DATA[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(11),
      I2 => gen_sp_r,
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[22]_i_2__2\,
      O => \n_0_TX_DATA[20]_i_1__2\
    );
\TX_DATA[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[23]_i_3__2\,
      I4 => I7,
      I5 => tx_pe_data_r(10),
      O => \n_0_TX_DATA[21]_i_1__2\
    );
\TX_DATA[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(9),
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[22]_i_2__2\,
      O => \n_0_TX_DATA[22]_i_1__2\
    );
\TX_DATA[22]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in8_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[22]_i_2__2\
    );
\TX_DATA[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in11_in,
      I2 => p_0_in8_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__2\,
      O => \n_0_TX_DATA[23]_i_1__2\
    );
\TX_DATA[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(8),
      I2 => gen_sp_r,
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[23]_i_3__2\,
      O => \n_0_TX_DATA[23]_i_2__2\
    );
\TX_DATA[23]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[23]_i_3__2\
    );
\TX_DATA[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFFFC"
    )
    port map (
      I0 => tx_pe_data_r(5),
      I1 => \n_0_TX_DATA[31]_i_4__2\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      I5 => I7,
      O => \n_0_TX_DATA[26]_i_1__2\
    );
\TX_DATA[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFFFC"
    )
    port map (
      I0 => tx_pe_data_r(3),
      I1 => \n_0_TX_DATA[31]_i_4__2\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      I5 => I7,
      O => \n_0_TX_DATA[28]_i_1__2\
    );
\TX_DATA[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFEEFFF0FFFF"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => gen_a_r,
      I2 => tx_pe_data_r(2),
      I3 => \n_0_TX_DATA[31]_i_4__2\,
      I4 => I7,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[29]_i_1__2\
    );
\TX_DATA[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[6]_i_2__2\,
      I4 => I7,
      I5 => tx_pe_data_r(29),
      O => \n_0_TX_DATA[2]_i_1__2\
    );
\TX_DATA[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      I0 => tx_pe_data_r(1),
      I1 => \n_0_TX_DATA[30]_i_2__2\,
      I2 => I7,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA[30]_i_1__2\
    );
\TX_DATA[30]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020003"
    )
    port map (
      I0 => gen_a_r,
      I1 => gen_sp_r,
      I2 => I7,
      I3 => \^gen_spa_r\,
      I4 => p_0_in20_in,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[30]_i_2__2\
    );
\TX_DATA[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_TX_DATA[31]_i_3__2\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      O => \n_0_TX_DATA[31]_i_1__2\
    );
\TX_DATA[31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAABBAB"
    )
    port map (
      I0 => \n_0_TX_DATA[31]_i_4__2\,
      I1 => gen_a_r,
      I2 => p_0_in17_in,
      I3 => p_0_in20_in,
      I4 => I7,
      I5 => tx_pe_data_r(0),
      O => \n_0_TX_DATA[31]_i_2__2\
    );
\TX_DATA[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => I7,
      I2 => \^gen_spa_r\,
      O => \n_0_TX_DATA[31]_i_3__2\
    );
\TX_DATA[31]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => gen_cc_r,
      I2 => I7,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[31]_i_4__2\
    );
\TX_DATA[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(27),
      I2 => gen_sp_r,
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2__2\,
      O => \n_0_TX_DATA[4]_i_1__2\
    );
\TX_DATA[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[7]_i_3__2\,
      I4 => I7,
      I5 => tx_pe_data_r(26),
      O => \n_0_TX_DATA[5]_i_1__2\
    );
\TX_DATA[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(25),
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2__2\,
      O => \n_0_TX_DATA[6]_i_1__2\
    );
\TX_DATA[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_r_r_reg[3]\,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[6]_i_2__2\
    );
\TX_DATA[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_k_r_reg[3]\,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__2\,
      O => \n_0_TX_DATA[7]_i_1__2\
    );
\TX_DATA[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(24),
      I2 => gen_sp_r,
      I3 => I7,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[7]_i_3__2\,
      O => \n_0_TX_DATA[7]_i_2__2\
    );
\TX_DATA[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \n_0_gen_r_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[7]_i_3__2\
    );
\TX_DATA[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(22),
      I1 => gen_cc_r,
      I2 => I7,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[9]_i_1__2\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => I18(0),
      Q => TXDATA(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => \n_0_TX_DATA[10]_i_1__2\,
      Q => TXDATA(18),
      R => '0'
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => I17(1),
      Q => TXDATA(19),
      R => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => \n_0_TX_DATA[12]_i_1__2\,
      Q => TXDATA(20),
      R => '0'
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => \n_0_TX_DATA[13]_i_1__2\,
      Q => TXDATA(21),
      R => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => \n_0_TX_DATA[14]_i_1__2\,
      Q => TXDATA(22),
      R => '0'
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => \n_0_TX_DATA[15]_i_2__2\,
      Q => TXDATA(23),
      R => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => I16(0),
      Q => TXDATA(8),
      R => '0'
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => \n_0_TX_DATA[17]_i_1__2\,
      Q => TXDATA(9),
      R => '0'
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => \n_0_TX_DATA[18]_i_1__2\,
      Q => TXDATA(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => I16(1),
      Q => TXDATA(11),
      R => '0'
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => \n_0_TX_DATA[1]_i_1__2\,
      Q => TXDATA(25),
      R => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => \n_0_TX_DATA[20]_i_1__2\,
      Q => TXDATA(12),
      R => '0'
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => \n_0_TX_DATA[21]_i_1__2\,
      Q => TXDATA(13),
      R => '0'
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => \n_0_TX_DATA[22]_i_1__2\,
      Q => TXDATA(14),
      R => '0'
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__2\,
      D => \n_0_TX_DATA[23]_i_2__2\,
      Q => TXDATA(15),
      R => '0'
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => I15(0),
      Q => TXDATA(0),
      R => '0'
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => I15(1),
      Q => TXDATA(1),
      R => '0'
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => \n_0_TX_DATA[26]_i_1__2\,
      Q => TXDATA(2),
      R => '0'
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => I15(2),
      Q => TXDATA(3),
      R => '0'
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => \n_0_TX_DATA[28]_i_1__2\,
      Q => TXDATA(4),
      R => '0'
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => \n_0_TX_DATA[29]_i_1__2\,
      Q => TXDATA(5),
      R => '0'
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => \n_0_TX_DATA[2]_i_1__2\,
      Q => TXDATA(26),
      R => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => \n_0_TX_DATA[30]_i_1__2\,
      Q => TXDATA(6),
      R => '0'
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__2\,
      D => \n_0_TX_DATA[31]_i_2__2\,
      Q => TXDATA(7),
      R => '0'
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => I18(1),
      Q => TXDATA(27),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => \n_0_TX_DATA[4]_i_1__2\,
      Q => TXDATA(28),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => \n_0_TX_DATA[5]_i_1__2\,
      Q => TXDATA(29),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => \n_0_TX_DATA[6]_i_1__2\,
      Q => TXDATA(30),
      R => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__2\,
      D => \n_0_TX_DATA[7]_i_2__2\,
      Q => TXDATA(31),
      R => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => I17(0),
      Q => TXDATA(16),
      R => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__2\,
      D => \n_0_TX_DATA[9]_i_1__2\,
      Q => TXDATA(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_i(0),
      Q => gen_a_r,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(3),
      Q => p_0_in20_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(2),
      Q => p_0_in11_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(1),
      Q => p_0_in6_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(3),
      Q => p_0_in17_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(2),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(1),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_SP,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(2),
      Q => p_1_in5_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(1),
      Q => p_1_in1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I12(0),
      Q => p_1_in,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => O7(5),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => O7(4),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => O7(3),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => O7(2),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => O7(1),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => O7(0),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => O7(8),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => O7(7),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => O7(6),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45 is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gen_spa_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    gen_a_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_cc_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45 : entity is "aurora_8b10b_SYM_GEN_4BYTE";
end aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45 is
  signal gen_a_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_3__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_3__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_3__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_4__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_TX_DATA[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 30 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[0]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[2]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_2__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \TX_DATA[15]_i_3__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \TX_DATA[1]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \TX_DATA[22]_i_2__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \TX_DATA[23]_i_3__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_3__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_4__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \TX_DATA[6]_i_2__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \TX_DATA[7]_i_3__1\ : label is "soft_lutpair124";
begin
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I8,
      I2 => gen_sp_r,
      I3 => p_1_in,
      O => \n_0_TX_CHAR_IS_K[0]_i_1__1\
    );
\TX_CHAR_IS_K[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I8,
      I2 => gen_sp_r,
      I3 => p_1_in1_in,
      O => \n_0_TX_CHAR_IS_K[1]_i_1__1\
    );
\TX_CHAR_IS_K[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I8,
      I2 => gen_sp_r,
      I3 => p_1_in5_in,
      O => \n_0_TX_CHAR_IS_K[2]_i_1__1\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[0]_i_1__1\,
      Q => TXCHARISK(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[1]_i_1__1\,
      Q => TXCHARISK(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[2]_i_1__1\,
      Q => TXCHARISK(0),
      R => '0'
    );
\TX_DATA[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[14]_i_2__1\,
      I4 => I8,
      I5 => tx_pe_data_r(21),
      O => \n_0_TX_DATA[10]_i_1__1\
    );
\TX_DATA[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(19),
      I2 => gen_sp_r,
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2__1\,
      O => \n_0_TX_DATA[12]_i_1__1\
    );
\TX_DATA[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[15]_i_3__1\,
      I4 => I8,
      I5 => tx_pe_data_r(18),
      O => \n_0_TX_DATA[13]_i_1__1\
    );
\TX_DATA[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(17),
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2__1\,
      O => \n_0_TX_DATA[14]_i_1__1\
    );
\TX_DATA[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[14]_i_2__1\
    );
\TX_DATA[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in6_in,
      I2 => p_0_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__1\,
      O => \n_0_TX_DATA[15]_i_1__1\
    );
\TX_DATA[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(16),
      I2 => gen_sp_r,
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[15]_i_3__1\,
      O => \n_0_TX_DATA[15]_i_2__1\
    );
\TX_DATA[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[15]_i_3__1\
    );
\TX_DATA[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(14),
      I1 => gen_cc_r,
      I2 => I8,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[17]_i_1__1\
    );
\TX_DATA[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[22]_i_2__1\,
      I4 => I8,
      I5 => tx_pe_data_r(13),
      O => \n_0_TX_DATA[18]_i_1__1\
    );
\TX_DATA[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(30),
      I1 => gen_cc_r,
      I2 => I8,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[1]_i_1__1\
    );
\TX_DATA[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(11),
      I2 => gen_sp_r,
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[22]_i_2__1\,
      O => \n_0_TX_DATA[20]_i_1__1\
    );
\TX_DATA[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[23]_i_3__1\,
      I4 => I8,
      I5 => tx_pe_data_r(10),
      O => \n_0_TX_DATA[21]_i_1__1\
    );
\TX_DATA[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(9),
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[22]_i_2__1\,
      O => \n_0_TX_DATA[22]_i_1__1\
    );
\TX_DATA[22]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in8_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[22]_i_2__1\
    );
\TX_DATA[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in11_in,
      I2 => p_0_in8_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__1\,
      O => \n_0_TX_DATA[23]_i_1__1\
    );
\TX_DATA[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(8),
      I2 => gen_sp_r,
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[23]_i_3__1\,
      O => \n_0_TX_DATA[23]_i_2__1\
    );
\TX_DATA[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[23]_i_3__1\
    );
\TX_DATA[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFFFC"
    )
    port map (
      I0 => tx_pe_data_r(5),
      I1 => \n_0_TX_DATA[31]_i_4__1\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      I5 => I8,
      O => \n_0_TX_DATA[26]_i_1__1\
    );
\TX_DATA[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFFFC"
    )
    port map (
      I0 => tx_pe_data_r(3),
      I1 => \n_0_TX_DATA[31]_i_4__1\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      I5 => I8,
      O => \n_0_TX_DATA[28]_i_1__1\
    );
\TX_DATA[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFEEFFF0FFFF"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => gen_a_r,
      I2 => tx_pe_data_r(2),
      I3 => \n_0_TX_DATA[31]_i_4__1\,
      I4 => I8,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[29]_i_1__1\
    );
\TX_DATA[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[6]_i_2__1\,
      I4 => I8,
      I5 => tx_pe_data_r(29),
      O => \n_0_TX_DATA[2]_i_1__1\
    );
\TX_DATA[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      I0 => tx_pe_data_r(1),
      I1 => \n_0_TX_DATA[30]_i_2__1\,
      I2 => I8,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA[30]_i_1__1\
    );
\TX_DATA[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020003"
    )
    port map (
      I0 => gen_a_r,
      I1 => gen_sp_r,
      I2 => I8,
      I3 => \^gen_spa_r\,
      I4 => p_0_in20_in,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[30]_i_2__1\
    );
\TX_DATA[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_TX_DATA[31]_i_3__1\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      O => \n_0_TX_DATA[31]_i_1__1\
    );
\TX_DATA[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAABBAB"
    )
    port map (
      I0 => \n_0_TX_DATA[31]_i_4__1\,
      I1 => gen_a_r,
      I2 => p_0_in17_in,
      I3 => p_0_in20_in,
      I4 => I8,
      I5 => tx_pe_data_r(0),
      O => \n_0_TX_DATA[31]_i_2__1\
    );
\TX_DATA[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => I8,
      I2 => \^gen_spa_r\,
      O => \n_0_TX_DATA[31]_i_3__1\
    );
\TX_DATA[31]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => gen_cc_r,
      I2 => I8,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[31]_i_4__1\
    );
\TX_DATA[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(27),
      I2 => gen_sp_r,
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2__1\,
      O => \n_0_TX_DATA[4]_i_1__1\
    );
\TX_DATA[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[7]_i_3__1\,
      I4 => I8,
      I5 => tx_pe_data_r(26),
      O => \n_0_TX_DATA[5]_i_1__1\
    );
\TX_DATA[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(25),
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2__1\,
      O => \n_0_TX_DATA[6]_i_1__1\
    );
\TX_DATA[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_r_r_reg[3]\,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[6]_i_2__1\
    );
\TX_DATA[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_k_r_reg[3]\,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__1\,
      O => \n_0_TX_DATA[7]_i_1__1\
    );
\TX_DATA[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(24),
      I2 => gen_sp_r,
      I3 => I8,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[7]_i_3__1\,
      O => \n_0_TX_DATA[7]_i_2__1\
    );
\TX_DATA[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \n_0_gen_r_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[7]_i_3__1\
    );
\TX_DATA[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(22),
      I1 => gen_cc_r,
      I2 => I8,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[9]_i_1__1\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => I19(0),
      Q => TXDATA(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => \n_0_TX_DATA[10]_i_1__1\,
      Q => TXDATA(18),
      R => '0'
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => I18(1),
      Q => TXDATA(19),
      R => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => \n_0_TX_DATA[12]_i_1__1\,
      Q => TXDATA(20),
      R => '0'
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => \n_0_TX_DATA[13]_i_1__1\,
      Q => TXDATA(21),
      R => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => \n_0_TX_DATA[14]_i_1__1\,
      Q => TXDATA(22),
      R => '0'
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => \n_0_TX_DATA[15]_i_2__1\,
      Q => TXDATA(23),
      R => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => I17(0),
      Q => TXDATA(8),
      R => '0'
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => \n_0_TX_DATA[17]_i_1__1\,
      Q => TXDATA(9),
      R => '0'
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => \n_0_TX_DATA[18]_i_1__1\,
      Q => TXDATA(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => I17(1),
      Q => TXDATA(11),
      R => '0'
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => \n_0_TX_DATA[1]_i_1__1\,
      Q => TXDATA(25),
      R => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => \n_0_TX_DATA[20]_i_1__1\,
      Q => TXDATA(12),
      R => '0'
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => \n_0_TX_DATA[21]_i_1__1\,
      Q => TXDATA(13),
      R => '0'
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => \n_0_TX_DATA[22]_i_1__1\,
      Q => TXDATA(14),
      R => '0'
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__1\,
      D => \n_0_TX_DATA[23]_i_2__1\,
      Q => TXDATA(15),
      R => '0'
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => I16(0),
      Q => TXDATA(0),
      R => '0'
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => I16(1),
      Q => TXDATA(1),
      R => '0'
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => \n_0_TX_DATA[26]_i_1__1\,
      Q => TXDATA(2),
      R => '0'
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => I16(2),
      Q => TXDATA(3),
      R => '0'
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => \n_0_TX_DATA[28]_i_1__1\,
      Q => TXDATA(4),
      R => '0'
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => \n_0_TX_DATA[29]_i_1__1\,
      Q => TXDATA(5),
      R => '0'
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => \n_0_TX_DATA[2]_i_1__1\,
      Q => TXDATA(26),
      R => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => \n_0_TX_DATA[30]_i_1__1\,
      Q => TXDATA(6),
      R => '0'
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__1\,
      D => \n_0_TX_DATA[31]_i_2__1\,
      Q => TXDATA(7),
      R => '0'
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => I19(1),
      Q => TXDATA(27),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => \n_0_TX_DATA[4]_i_1__1\,
      Q => TXDATA(28),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => \n_0_TX_DATA[5]_i_1__1\,
      Q => TXDATA(29),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => \n_0_TX_DATA[6]_i_1__1\,
      Q => TXDATA(30),
      R => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__1\,
      D => \n_0_TX_DATA[7]_i_2__1\,
      Q => TXDATA(31),
      R => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => I18(0),
      Q => TXDATA(16),
      R => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__1\,
      D => \n_0_TX_DATA[9]_i_1__1\,
      Q => TXDATA(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_i(0),
      Q => gen_a_r,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(3),
      Q => p_0_in20_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(2),
      Q => p_0_in11_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(1),
      Q => p_0_in6_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(3),
      Q => p_0_in17_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(2),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(1),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I14(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_SP,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(2),
      Q => p_1_in5_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(1),
      Q => p_1_in1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I13(0),
      Q => p_1_in,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(5),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(4),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => Q(3),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => Q(2),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(1),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(0),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(8),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(7),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(6),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51 is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gen_spa_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    gen_a_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_cc_r : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51 : entity is "aurora_8b10b_SYM_GEN_4BYTE";
end aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51 is
  signal gen_a_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_3__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[28]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[29]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_3__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_4__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_TX_DATA[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 30 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[0]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[2]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_2__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \TX_DATA[15]_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \TX_DATA[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \TX_DATA[22]_i_2__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \TX_DATA[23]_i_3__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_3__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_4__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \TX_DATA[6]_i_2__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \TX_DATA[7]_i_3__0\ : label is "soft_lutpair88";
begin
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I10,
      I2 => gen_sp_r,
      I3 => p_1_in,
      O => \n_0_TX_CHAR_IS_K[0]_i_1__0\
    );
\TX_CHAR_IS_K[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I10,
      I2 => gen_sp_r,
      I3 => p_1_in1_in,
      O => \n_0_TX_CHAR_IS_K[1]_i_1__0\
    );
\TX_CHAR_IS_K[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => I10,
      I2 => gen_sp_r,
      I3 => p_1_in5_in,
      O => \n_0_TX_CHAR_IS_K[2]_i_1__0\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[0]_i_1__0\,
      Q => TXCHARISK(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[1]_i_1__0\,
      Q => TXCHARISK(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[2]_i_1__0\,
      Q => TXCHARISK(0),
      R => '0'
    );
\TX_DATA[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[14]_i_2__0\,
      I4 => I10,
      I5 => tx_pe_data_r(21),
      O => \n_0_TX_DATA[10]_i_1__0\
    );
\TX_DATA[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(19),
      I2 => gen_sp_r,
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2__0\,
      O => \n_0_TX_DATA[12]_i_1__0\
    );
\TX_DATA[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[15]_i_3__0\,
      I4 => I10,
      I5 => tx_pe_data_r(18),
      O => \n_0_TX_DATA[13]_i_1__0\
    );
\TX_DATA[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(17),
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2__0\,
      O => \n_0_TX_DATA[14]_i_1__0\
    );
\TX_DATA[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[14]_i_2__0\
    );
\TX_DATA[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in6_in,
      I2 => p_0_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__0\,
      O => \n_0_TX_DATA[15]_i_1__0\
    );
\TX_DATA[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(16),
      I2 => gen_sp_r,
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[15]_i_3__0\,
      O => \n_0_TX_DATA[15]_i_2__0\
    );
\TX_DATA[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[15]_i_3__0\
    );
\TX_DATA[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(14),
      I1 => gen_cc_r,
      I2 => I10,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[17]_i_1__0\
    );
\TX_DATA[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[22]_i_2__0\,
      I4 => I10,
      I5 => tx_pe_data_r(13),
      O => \n_0_TX_DATA[18]_i_1__0\
    );
\TX_DATA[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(30),
      I1 => gen_cc_r,
      I2 => I10,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[1]_i_1__0\
    );
\TX_DATA[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(11),
      I2 => gen_sp_r,
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[22]_i_2__0\,
      O => \n_0_TX_DATA[20]_i_1__0\
    );
\TX_DATA[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[23]_i_3__0\,
      I4 => I10,
      I5 => tx_pe_data_r(10),
      O => \n_0_TX_DATA[21]_i_1__0\
    );
\TX_DATA[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(9),
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[22]_i_2__0\,
      O => \n_0_TX_DATA[22]_i_1__0\
    );
\TX_DATA[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in8_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[22]_i_2__0\
    );
\TX_DATA[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in11_in,
      I2 => p_0_in8_in,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__0\,
      O => \n_0_TX_DATA[23]_i_1__0\
    );
\TX_DATA[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(8),
      I2 => gen_sp_r,
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[23]_i_3__0\,
      O => \n_0_TX_DATA[23]_i_2__0\
    );
\TX_DATA[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[23]_i_3__0\
    );
\TX_DATA[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFFFC"
    )
    port map (
      I0 => tx_pe_data_r(5),
      I1 => \n_0_TX_DATA[31]_i_4__0\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      I5 => I10,
      O => \n_0_TX_DATA[26]_i_1__0\
    );
\TX_DATA[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFFFC"
    )
    port map (
      I0 => tx_pe_data_r(3),
      I1 => \n_0_TX_DATA[31]_i_4__0\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      I5 => I10,
      O => \n_0_TX_DATA[28]_i_1__0\
    );
\TX_DATA[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFEEFFF0FFFF"
    )
    port map (
      I0 => p_0_in20_in,
      I1 => gen_a_r,
      I2 => tx_pe_data_r(2),
      I3 => \n_0_TX_DATA[31]_i_4__0\,
      I4 => I10,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[29]_i_1__0\
    );
\TX_DATA[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[6]_i_2__0\,
      I4 => I10,
      I5 => tx_pe_data_r(29),
      O => \n_0_TX_DATA[2]_i_1__0\
    );
\TX_DATA[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
    port map (
      I0 => tx_pe_data_r(1),
      I1 => \n_0_TX_DATA[30]_i_2__0\,
      I2 => I10,
      I3 => gen_cc_r,
      O => \n_0_TX_DATA[30]_i_1__0\
    );
\TX_DATA[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020003"
    )
    port map (
      I0 => gen_a_r,
      I1 => gen_sp_r,
      I2 => I10,
      I3 => \^gen_spa_r\,
      I4 => p_0_in20_in,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[30]_i_2__0\
    );
\TX_DATA[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => gen_cc_r,
      I1 => \n_0_TX_DATA[31]_i_3__0\,
      I2 => p_0_in17_in,
      I3 => gen_a_r,
      I4 => p_0_in20_in,
      O => \n_0_TX_DATA[31]_i_1__0\
    );
\TX_DATA[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAABBAB"
    )
    port map (
      I0 => \n_0_TX_DATA[31]_i_4__0\,
      I1 => gen_a_r,
      I2 => p_0_in17_in,
      I3 => p_0_in20_in,
      I4 => I10,
      I5 => tx_pe_data_r(0),
      O => \n_0_TX_DATA[31]_i_2__0\
    );
\TX_DATA[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => I10,
      I2 => \^gen_spa_r\,
      O => \n_0_TX_DATA[31]_i_3__0\
    );
\TX_DATA[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => gen_cc_r,
      I2 => I10,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[31]_i_4__0\
    );
\TX_DATA[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(27),
      I2 => gen_sp_r,
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2__0\,
      O => \n_0_TX_DATA[4]_i_1__0\
    );
\TX_DATA[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      I3 => \n_0_TX_DATA[7]_i_3__0\,
      I4 => I10,
      I5 => tx_pe_data_r(26),
      O => \n_0_TX_DATA[5]_i_1__0\
    );
\TX_DATA[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      I2 => tx_pe_data_r(25),
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2__0\,
      O => \n_0_TX_DATA[6]_i_1__0\
    );
\TX_DATA[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_r_r_reg[3]\,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[6]_i_2__0\
    );
\TX_DATA[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_k_r_reg[3]\,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => gen_cc_r,
      I4 => \n_0_TX_DATA[31]_i_3__0\,
      O => \n_0_TX_DATA[7]_i_1__0\
    );
\TX_DATA[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => gen_cc_r,
      I1 => tx_pe_data_r(24),
      I2 => gen_sp_r,
      I3 => I10,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[7]_i_3__0\,
      O => \n_0_TX_DATA[7]_i_2__0\
    );
\TX_DATA[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \n_0_gen_r_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[7]_i_3__0\
    );
\TX_DATA[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(22),
      I1 => gen_cc_r,
      I2 => I10,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[9]_i_1__0\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => I21(0),
      Q => TXDATA(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => \n_0_TX_DATA[10]_i_1__0\,
      Q => TXDATA(18),
      R => '0'
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => I20(1),
      Q => TXDATA(19),
      R => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => \n_0_TX_DATA[12]_i_1__0\,
      Q => TXDATA(20),
      R => '0'
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => \n_0_TX_DATA[13]_i_1__0\,
      Q => TXDATA(21),
      R => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => \n_0_TX_DATA[14]_i_1__0\,
      Q => TXDATA(22),
      R => '0'
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => \n_0_TX_DATA[15]_i_2__0\,
      Q => TXDATA(23),
      R => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => I19(0),
      Q => TXDATA(8),
      R => '0'
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => \n_0_TX_DATA[17]_i_1__0\,
      Q => TXDATA(9),
      R => '0'
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => \n_0_TX_DATA[18]_i_1__0\,
      Q => TXDATA(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => I19(1),
      Q => TXDATA(11),
      R => '0'
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => \n_0_TX_DATA[1]_i_1__0\,
      Q => TXDATA(25),
      R => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => \n_0_TX_DATA[20]_i_1__0\,
      Q => TXDATA(12),
      R => '0'
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => \n_0_TX_DATA[21]_i_1__0\,
      Q => TXDATA(13),
      R => '0'
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => \n_0_TX_DATA[22]_i_1__0\,
      Q => TXDATA(14),
      R => '0'
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1__0\,
      D => \n_0_TX_DATA[23]_i_2__0\,
      Q => TXDATA(15),
      R => '0'
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => I18(0),
      Q => TXDATA(0),
      R => '0'
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => I18(1),
      Q => TXDATA(1),
      R => '0'
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => \n_0_TX_DATA[26]_i_1__0\,
      Q => TXDATA(2),
      R => '0'
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => I18(2),
      Q => TXDATA(3),
      R => '0'
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => \n_0_TX_DATA[28]_i_1__0\,
      Q => TXDATA(4),
      R => '0'
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => \n_0_TX_DATA[29]_i_1__0\,
      Q => TXDATA(5),
      R => '0'
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => \n_0_TX_DATA[2]_i_1__0\,
      Q => TXDATA(26),
      R => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => \n_0_TX_DATA[30]_i_1__0\,
      Q => TXDATA(6),
      R => '0'
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1__0\,
      D => \n_0_TX_DATA[31]_i_2__0\,
      Q => TXDATA(7),
      R => '0'
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => I21(1),
      Q => TXDATA(27),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => \n_0_TX_DATA[4]_i_1__0\,
      Q => TXDATA(28),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => \n_0_TX_DATA[5]_i_1__0\,
      Q => TXDATA(29),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => \n_0_TX_DATA[6]_i_1__0\,
      Q => TXDATA(30),
      R => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1__0\,
      D => \n_0_TX_DATA[7]_i_2__0\,
      Q => TXDATA(31),
      R => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => I20(0),
      Q => TXDATA(16),
      R => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1__0\,
      D => \n_0_TX_DATA[9]_i_1__0\,
      Q => TXDATA(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_a_i(0),
      Q => gen_a_r,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(3),
      Q => p_0_in20_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(2),
      Q => p_0_in11_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(1),
      Q => p_0_in6_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I17(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(3),
      Q => p_0_in17_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(2),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(1),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I16(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_SP,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(2),
      Q => p_1_in5_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(1),
      Q => p_1_in1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I15(0),
      Q => p_1_in,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => O7(5),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => O7(4),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => O7(3),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => O7(2),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => O7(1),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => O7(0),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => O7(8),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => O7(7),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => O7(6),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57 is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gen_spa_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    gen_scp_i : in STD_LOGIC;
    GEN_A : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    GEN_V : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_R : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GEN_K : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57 : entity is "aurora_8b10b_SYM_GEN_4BYTE";
end aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57;

architecture STRUCTURE of aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal gen_a_r : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[1]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[2]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CHAR_IS_K[3]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[10]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[11]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[12]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[13]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[14]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[15]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[16]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[17]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[18]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[19]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[1]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[20]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[21]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[22]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[23]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[24]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[25]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[26]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[27]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[28]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[29]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[29]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[2]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[30]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_4\ : STD_LOGIC;
  signal \n_0_TX_DATA[31]_i_5\ : STD_LOGIC;
  signal \n_0_TX_DATA[3]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[4]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[5]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[6]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_2\ : STD_LOGIC;
  signal \n_0_TX_DATA[7]_i_3\ : STD_LOGIC;
  signal \n_0_TX_DATA[8]_i_1\ : STD_LOGIC;
  signal \n_0_TX_DATA[9]_i_1\ : STD_LOGIC;
  signal \n_0_gen_k_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_r_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tx_pe_data_v_r_reg[1]_rep\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \TX_DATA[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \TX_DATA[0]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \TX_DATA[0]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \TX_DATA[0]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \TX_DATA[15]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \TX_DATA[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \TX_DATA[16]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \TX_DATA[16]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \TX_DATA[16]_i_1__2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \TX_DATA[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \TX_DATA[19]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \TX_DATA[19]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \TX_DATA[19]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \TX_DATA[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \TX_DATA[21]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \TX_DATA[22]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \TX_DATA[23]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \TX_DATA[27]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \TX_DATA[27]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \TX_DATA[27]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \TX_DATA[27]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \TX_DATA[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \TX_DATA[3]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \TX_DATA[3]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \TX_DATA[3]_i_1__2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \TX_DATA[6]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \TX_DATA[7]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \TX_DATA[9]_i_1\ : label is "soft_lutpair36";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I2 => gen_sp_r,
      I3 => p_1_in,
      O => \n_0_TX_CHAR_IS_K[0]_i_1\
    );
\TX_CHAR_IS_K[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I2 => gen_sp_r,
      I3 => p_1_in1_in,
      O => \n_0_TX_CHAR_IS_K[1]_i_1\
    );
\TX_CHAR_IS_K[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^gen_spa_r\,
      I1 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I2 => gen_sp_r,
      I3 => p_1_in5_in,
      O => \n_0_TX_CHAR_IS_K[2]_i_1\
    );
\TX_CHAR_IS_K[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => \n_0_TX_CHAR_IS_K[3]_i_1\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[0]_i_1\,
      Q => TXCHARISK(3),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[1]_i_1\,
      Q => TXCHARISK(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[2]_i_1\,
      Q => TXCHARISK(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_TX_CHAR_IS_K[3]_i_1\,
      Q => TXCHARISK(0),
      R => '0'
    );
\TX_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_pe_data_r(31),
      I1 => \^o1\,
      I2 => \^o2\,
      O => \n_0_TX_DATA[0]_i_1\
    );
\TX_DATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8(0),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O9(0)
    );
\TX_DATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(0),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O13(0)
    );
\TX_DATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I10(0),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O17(0)
    );
\TX_DATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => \^o2\,
      I3 => \n_0_TX_DATA[14]_i_2\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I5 => tx_pe_data_r(21),
      O => \n_0_TX_DATA[10]_i_1\
    );
\TX_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => tx_pe_data_r(20),
      I1 => \^o1\,
      I2 => \^o2\,
      O => \n_0_TX_DATA[11]_i_1\
    );
\TX_DATA[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I8(3),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O8(1)
    );
\TX_DATA[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I9(3),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O12(1)
    );
\TX_DATA[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I10(3),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O16(1)
    );
\TX_DATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => \^o2\,
      I1 => tx_pe_data_r(19),
      I2 => gen_sp_r,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2\,
      O => \n_0_TX_DATA[12]_i_1\
    );
\TX_DATA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => \^o2\,
      I3 => \n_0_TX_DATA[15]_i_3\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I5 => tx_pe_data_r(18),
      O => \n_0_TX_DATA[13]_i_1\
    );
\TX_DATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^o2\,
      I2 => tx_pe_data_r(17),
      I3 => \^o1\,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[14]_i_2\,
      O => \n_0_TX_DATA[14]_i_1\
    );
\TX_DATA[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[14]_i_2\
    );
\TX_DATA[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in1_in,
      I1 => p_0_in6_in,
      I2 => p_0_in,
      I3 => \^o2\,
      I4 => \n_0_TX_DATA[31]_i_3\,
      O => \n_0_TX_DATA[15]_i_1\
    );
\TX_DATA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => \^o2\,
      I1 => tx_pe_data_r(16),
      I2 => gen_sp_r,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[15]_i_3\,
      O => \n_0_TX_DATA[15]_i_2\
    );
\TX_DATA[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in,
      I1 => p_1_in1_in,
      I2 => p_0_in6_in,
      O => \n_0_TX_DATA[15]_i_3\
    );
\TX_DATA[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFC"
    )
    port map (
      I0 => tx_pe_data_r(15),
      I1 => p_1_in13_in,
      I2 => \^o2\,
      I3 => \^o1\,
      O => \n_0_TX_DATA[16]_i_1\
    );
\TX_DATA[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8(4),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O7(0)
    );
\TX_DATA[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(4),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O11(0)
    );
\TX_DATA[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I10(4),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O15(0)
    );
\TX_DATA[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEF0FE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^o2\,
      I2 => p_1_in13_in,
      I3 => \^o1\,
      I4 => tx_pe_data_r(14),
      O => \n_0_TX_DATA[17]_i_1\
    );
\TX_DATA[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAAABAB"
    )
    port map (
      I0 => \n_0_TX_DATA[21]_i_2\,
      I1 => gen_sp_r,
      I2 => \n_0_TX_DATA[22]_i_2\,
      I3 => tx_pe_data_r(13),
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[18]_i_1\
    );
\TX_DATA[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCD"
    )
    port map (
      I0 => \^o2\,
      I1 => p_1_in13_in,
      I2 => \^o1\,
      I3 => tx_pe_data_r(12),
      O => \n_0_TX_DATA[19]_i_1\
    );
\TX_DATA[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I8(5),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O7(1)
    );
\TX_DATA[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I9(5),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O11(1)
    );
\TX_DATA[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I10(5),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O15(1)
    );
\TX_DATA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(30),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[1]_i_1\
    );
\TX_DATA[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF4FEF4FEF4FFFF"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I1 => \^o2\,
      I2 => p_1_in13_in,
      I3 => tx_pe_data_r(11),
      I4 => \n_0_TX_DATA[31]_i_3\,
      I5 => \n_0_TX_DATA[22]_i_2\,
      O => \n_0_TX_DATA[20]_i_1\
    );
\TX_DATA[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF202"
    )
    port map (
      I0 => \n_0_TX_DATA[23]_i_3\,
      I1 => gen_sp_r,
      I2 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I3 => tx_pe_data_r(10),
      I4 => \n_0_TX_DATA[21]_i_2\,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[21]_i_1\
    );
\TX_DATA[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I3 => \^o2\,
      O => \n_0_TX_DATA[21]_i_2\
    );
\TX_DATA[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF202"
    )
    port map (
      I0 => \n_0_TX_DATA[22]_i_2\,
      I1 => \^gen_spa_r\,
      I2 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I3 => tx_pe_data_r(9),
      I4 => \n_0_TX_DATA[31]_i_5\,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[22]_i_1\
    );
\TX_DATA[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in5_in,
      I1 => p_0_in8_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[22]_i_2\
    );
\TX_DATA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_in11_in,
      I1 => p_0_in8_in,
      I2 => p_1_in13_in,
      I3 => p_1_in5_in,
      I4 => \^o2\,
      I5 => \n_0_TX_DATA[31]_i_3\,
      O => \n_0_TX_DATA[23]_i_1\
    );
\TX_DATA[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF4FFFFFEF4FEF4"
    )
    port map (
      I0 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I1 => \^o2\,
      I2 => p_1_in13_in,
      I3 => tx_pe_data_r(8),
      I4 => \n_0_TX_DATA[31]_i_3\,
      I5 => \n_0_TX_DATA[23]_i_3\,
      O => \n_0_TX_DATA[23]_i_2\
    );
\TX_DATA[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in11_in,
      O => \n_0_TX_DATA[23]_i_3\
    );
\TX_DATA[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
    port map (
      I0 => tx_pe_data_r(7),
      I1 => p_1_in13_in,
      I2 => \^o2\,
      I3 => \^o1\,
      O => \n_0_TX_DATA[24]_i_1\
    );
\TX_DATA[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8(6),
      I1 => \^o1\,
      I2 => \^o2\,
      O => D(0)
    );
\TX_DATA[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(6),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O10(0)
    );
\TX_DATA[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I10(6),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O14(0)
    );
\TX_DATA[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
    port map (
      I0 => tx_pe_data_r(6),
      I1 => p_1_in13_in,
      I2 => \^o2\,
      I3 => \^o1\,
      O => \n_0_TX_DATA[25]_i_1\
    );
\TX_DATA[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8(7),
      I1 => \^o1\,
      I2 => \^o2\,
      O => D(1)
    );
\TX_DATA[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(7),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O10(1)
    );
\TX_DATA[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I10(7),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O14(1)
    );
\TX_DATA[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFAFE"
    )
    port map (
      I0 => \n_0_TX_DATA[29]_i_2\,
      I1 => p_0_in17_in,
      I2 => p_1_in13_in,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => tx_pe_data_r(5),
      O => \n_0_TX_DATA[26]_i_1\
    );
\TX_DATA[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCD"
    )
    port map (
      I0 => \^o2\,
      I1 => p_1_in13_in,
      I2 => \^o1\,
      I3 => tx_pe_data_r(4),
      O => \n_0_TX_DATA[27]_i_1\
    );
\TX_DATA[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I8(8),
      I1 => \^o1\,
      I2 => \^o2\,
      O => D(2)
    );
\TX_DATA[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I9(8),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O10(2)
    );
\TX_DATA[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I10(8),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O14(2)
    );
\TX_DATA[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFAFE"
    )
    port map (
      I0 => \n_0_TX_DATA[29]_i_2\,
      I1 => p_0_in17_in,
      I2 => p_1_in13_in,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => tx_pe_data_r(3),
      O => \n_0_TX_DATA[28]_i_1\
    );
\TX_DATA[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FABB"
    )
    port map (
      I0 => \n_0_TX_DATA[29]_i_2\,
      I1 => p_0_in17_in,
      I2 => tx_pe_data_r(2),
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => p_1_in13_in,
      O => \n_0_TX_DATA[29]_i_1\
    );
\TX_DATA[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF00FE"
    )
    port map (
      I0 => gen_a_r,
      I1 => p_0_in20_in,
      I2 => gen_sp_r,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => \^o2\,
      I5 => \^gen_spa_r\,
      O => \n_0_TX_DATA[29]_i_2\
    );
\TX_DATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F50000F4F5"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => \^o2\,
      I3 => \n_0_TX_DATA[6]_i_2\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I5 => tx_pe_data_r(29),
      O => \n_0_TX_DATA[2]_i_1\
    );
\TX_DATA[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFC"
    )
    port map (
      I0 => tx_pe_data_r(1),
      I1 => \n_0_TX_DATA[30]_i_2\,
      I2 => p_1_in13_in,
      I3 => \^o2\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      O => \n_0_TX_DATA[30]_i_1\
    );
\TX_DATA[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020003"
    )
    port map (
      I0 => gen_a_r,
      I1 => gen_sp_r,
      I2 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I3 => \^gen_spa_r\,
      I4 => p_0_in20_in,
      I5 => p_0_in17_in,
      O => \n_0_TX_DATA[30]_i_2\
    );
\TX_DATA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => gen_a_r,
      I1 => p_0_in20_in,
      I2 => p_1_in13_in,
      I3 => p_0_in17_in,
      I4 => \^o2\,
      I5 => \n_0_TX_DATA[31]_i_3\,
      O => \n_0_TX_DATA[31]_i_1\
    );
\TX_DATA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFEFEFFFC"
    )
    port map (
      I0 => tx_pe_data_r(0),
      I1 => \n_0_TX_DATA[31]_i_4\,
      I2 => \n_0_TX_DATA[31]_i_5\,
      I3 => \^gen_spa_r\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I5 => p_1_in13_in,
      O => \n_0_TX_DATA[31]_i_2\
    );
\TX_DATA[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I2 => \^gen_spa_r\,
      O => \n_0_TX_DATA[31]_i_3\
    );
\TX_DATA[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010001"
    )
    port map (
      I0 => p_1_in13_in,
      I1 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I2 => gen_a_r,
      I3 => p_0_in17_in,
      I4 => p_0_in20_in,
      O => \n_0_TX_DATA[31]_i_4\
    );
\TX_DATA[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I2 => \^o2\,
      O => \n_0_TX_DATA[31]_i_5\
    );
\TX_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => tx_pe_data_r(28),
      I1 => \^o1\,
      I2 => \^o2\,
      O => \n_0_TX_DATA[3]_i_1\
    );
\TX_DATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I8(1),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O9(1)
    );
\TX_DATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I9(1),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O13(1)
    );
\TX_DATA[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I10(1),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O17(1)
    );
\TX_DATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAACCAACCAF"
    )
    port map (
      I0 => \^o2\,
      I1 => tx_pe_data_r(27),
      I2 => gen_sp_r,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2\,
      O => \n_0_TX_DATA[4]_i_1\
    );
\TX_DATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F40000F5F4"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => \^o2\,
      I3 => \n_0_TX_DATA[7]_i_3\,
      I4 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I5 => tx_pe_data_r(26),
      O => \n_0_TX_DATA[5]_i_1\
    );
\TX_DATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEF0FFF0EEF0EE"
    )
    port map (
      I0 => gen_sp_r,
      I1 => \^o2\,
      I2 => tx_pe_data_r(25),
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[6]_i_2\,
      O => \n_0_TX_DATA[6]_i_1\
    );
\TX_DATA[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_r_r_reg[3]\,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[6]_i_2\
    );
\TX_DATA[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_gen_k_r_reg[3]\,
      I2 => \n_0_gen_r_r_reg[3]\,
      I3 => \^o2\,
      I4 => \n_0_TX_DATA[31]_i_3\,
      O => \n_0_TX_DATA[7]_i_1\
    );
\TX_DATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAFCCAACCAA"
    )
    port map (
      I0 => \^o2\,
      I1 => tx_pe_data_r(24),
      I2 => gen_sp_r,
      I3 => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      I4 => \^gen_spa_r\,
      I5 => \n_0_TX_DATA[7]_i_3\,
      O => \n_0_TX_DATA[7]_i_2\
    );
\TX_DATA[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \n_0_gen_r_r_reg[3]\,
      I1 => p_1_in,
      I2 => \n_0_gen_k_r_reg[3]\,
      O => \n_0_TX_DATA[7]_i_3\
    );
\TX_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_pe_data_r(23),
      I1 => \^o1\,
      I2 => \^o2\,
      O => \n_0_TX_DATA[8]_i_1\
    );
\TX_DATA[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8(2),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O8(0)
    );
\TX_DATA[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9(2),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O12(0)
    );
\TX_DATA[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I10(2),
      I1 => \^o1\,
      I2 => \^o2\,
      O => O16(0)
    );
\TX_DATA[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
    port map (
      I0 => tx_pe_data_r(22),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => gen_sp_r,
      O => \n_0_TX_DATA[9]_i_1\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[0]_i_1\,
      Q => TXDATA(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[10]_i_1\,
      Q => TXDATA(18),
      R => '0'
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[11]_i_1\,
      Q => TXDATA(19),
      R => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[12]_i_1\,
      Q => TXDATA(20),
      R => '0'
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[13]_i_1\,
      Q => TXDATA(21),
      R => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[14]_i_1\,
      Q => TXDATA(22),
      R => '0'
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[15]_i_2\,
      Q => TXDATA(23),
      R => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[16]_i_1\,
      Q => TXDATA(8),
      R => '0'
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[17]_i_1\,
      Q => TXDATA(9),
      R => '0'
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[18]_i_1\,
      Q => TXDATA(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[19]_i_1\,
      Q => TXDATA(11),
      R => '0'
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[1]_i_1\,
      Q => TXDATA(25),
      R => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[20]_i_1\,
      Q => TXDATA(12),
      R => '0'
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[21]_i_1\,
      Q => TXDATA(13),
      R => '0'
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[22]_i_1\,
      Q => TXDATA(14),
      R => '0'
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[23]_i_1\,
      D => \n_0_TX_DATA[23]_i_2\,
      Q => TXDATA(15),
      R => '0'
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[24]_i_1\,
      Q => TXDATA(0),
      R => '0'
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[25]_i_1\,
      Q => TXDATA(1),
      R => '0'
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[26]_i_1\,
      Q => TXDATA(2),
      R => '0'
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[27]_i_1\,
      Q => TXDATA(3),
      R => '0'
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[28]_i_1\,
      Q => TXDATA(4),
      R => '0'
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[29]_i_1\,
      Q => TXDATA(5),
      R => '0'
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[2]_i_1\,
      Q => TXDATA(26),
      R => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[30]_i_1\,
      Q => TXDATA(6),
      R => '0'
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[31]_i_1\,
      D => \n_0_TX_DATA[31]_i_2\,
      Q => TXDATA(7),
      R => '0'
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[3]_i_1\,
      Q => TXDATA(27),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[4]_i_1\,
      Q => TXDATA(28),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[5]_i_1\,
      Q => TXDATA(29),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[6]_i_1\,
      Q => TXDATA(30),
      R => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[7]_i_1\,
      D => \n_0_TX_DATA[7]_i_2\,
      Q => TXDATA(31),
      R => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[8]_i_1\,
      Q => TXDATA(16),
      R => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => \n_0_TX_DATA[15]_i_1\,
      D => \n_0_TX_DATA[9]_i_1\,
      Q => TXDATA(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_A(0),
      Q => gen_a_r,
      R => '0'
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_cc_i,
      Q => \^o2\,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(3),
      Q => p_0_in20_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(2),
      Q => p_0_in11_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(1),
      Q => p_0_in6_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(0),
      Q => \n_0_gen_k_r_reg[3]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(3),
      Q => p_0_in17_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(2),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(1),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(0),
      Q => \n_0_gen_r_r_reg[3]\,
      R => '0'
    );
\gen_scp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_scp_i,
      Q => p_1_in13_in,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_SP,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_V(2),
      Q => p_1_in5_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_V(1),
      Q => p_1_in1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => GEN_V(0),
      Q => p_1_in,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => tx_pe_data_r(12),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => tx_pe_data_r(15),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => tx_pe_data_r(20),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => tx_pe_data_r(23),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => tx_pe_data_r(28),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => tx_pe_data_r(31),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => tx_pe_data_r(4),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => tx_pe_data_r(6),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => tx_pe_data_r(7),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I3,
      Q => \^o1\,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]_rep\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I4,
      Q => \n_0_tx_pe_data_v_r_reg[1]_rep\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC;
    gen_scp_i : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_TX_STREAM : entity is "aurora_8b10b_TX_STREAM";
end aurora_8b10baurora_8b10b_TX_STREAM;

architecture STRUCTURE of aurora_8b10baurora_8b10b_TX_STREAM is
  signal \^gen_scp_i\ : STD_LOGIC;
  signal \n_0_rst_r_i_1__3\ : STD_LOGIC;
  signal n_0_run_r_i_1 : STD_LOGIC;
  signal \n_0_start_r_i_1__3\ : STD_LOGIC;
  signal rst_r : STD_LOGIC;
  signal run_r : STD_LOGIC;
  signal tx_dst_rdy : STD_LOGIC;
  signal tx_dst_rdy_n_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rst_r_i_1__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of run_r_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \start_r_i_1__3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tx_pe_data_v_r[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tx_pe_data_v_r[1]_rep_i_1\ : label is "soft_lutpair176";
begin
  gen_scp_i <= \^gen_scp_i\;
GEN_CC_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => do_cc,
      Q => gen_cc_i,
      R => '0'
    );
\rst_r_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => rst_r,
      I1 => do_cc,
      I2 => I1,
      O => \n_0_rst_r_i_1__3\
    );
rst_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rst_r_i_1__3\,
      Q => rst_r,
      R => '0'
    );
run_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
    port map (
      I0 => run_r,
      I1 => do_cc,
      I2 => \^gen_scp_i\,
      I3 => I1,
      O => n_0_run_r_i_1
    );
run_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_run_r_i_1,
      Q => run_r,
      R => '0'
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_dst_rdy,
      O => s_axi_tx_tready
    );
\start_r_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => \^gen_scp_i\,
      I1 => do_cc,
      I2 => rst_r,
      I3 => I1,
      O => \n_0_start_r_i_1__3\
    );
start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_start_r_i_1__3\,
      Q => \^gen_scp_i\,
      R => '0'
    );
tx_dst_rdy_n_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => do_cc,
      I1 => run_r,
      I2 => I1,
      O => tx_dst_rdy_n_r0
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => tx_dst_rdy_n_r0,
      Q => tx_dst_rdy,
      R => '0'
    );
\tx_pe_data_v_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axi_tx_tvalid,
      I1 => tx_dst_rdy,
      O => O1
    );
\tx_pe_data_v_r[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axi_tx_tvalid,
      I1 => tx_dst_rdy,
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_i : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync is
  signal \^o1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O1 <= \^o1\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_49
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_50
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O49(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O50(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O50(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O51(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O51(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O52(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O52(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O53(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O53(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_51
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_52
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_53
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_54
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_55
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O48(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O48(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O49(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => \^o1\,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \^o1\,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_10 is
  port (
    data_valid_sync : out STD_LOGIC;
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxfsm_data_valid_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    init_wait_done : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    time_out_1us : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    time_out_100us : in STD_LOGIC;
    I27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_10 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_10;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_10 is
  signal \n_0_FSM_onehot_rx_state[2]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_8\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_7__0\ : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_5 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_6 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\FSM_onehot_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => I21,
      I1 => I22,
      I2 => I23,
      I3 => I24,
      I4 => \n_0_FSM_onehot_rx_state[2]_i_6\,
      I5 => I25,
      O => D(0)
    );
\FSM_onehot_rx_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => I19,
      I1 => I12,
      I2 => Q(7),
      I3 => Q(6),
      I4 => s_level_out_d3,
      I5 => I26,
      O => \n_0_FSM_onehot_rx_state[2]_i_6\
    );
\FSM_onehot_rx_state[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => s_level_out_d3,
      O => \n_0_FSM_onehot_rx_state[9]_i_11\
    );
\FSM_onehot_rx_state[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
    port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(8),
      I4 => s_level_out_d3,
      O => \n_0_FSM_onehot_rx_state[9]_i_17\
    );
\FSM_onehot_rx_state[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[9]_i_5\,
      I1 => I9,
      I2 => \n_0_FSM_onehot_rx_state[9]_i_7\,
      I3 => \n_0_FSM_onehot_rx_state[9]_i_8\,
      I4 => s_level_out_d3,
      I5 => I10,
      O => E(0)
    );
\FSM_onehot_rx_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => I8,
      I2 => time_out_100us,
      I3 => I27,
      O => D(1)
    );
\FSM_onehot_rx_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFA9FAFAFAA9"
    )
    port map (
      I0 => Q(7),
      I1 => \n_0_FSM_onehot_rx_state[9]_i_11\,
      I2 => I11,
      I3 => Q(5),
      I4 => Q(4),
      I5 => rxresetdone_s3,
      O => \n_0_FSM_onehot_rx_state[9]_i_5\
    );
\FSM_onehot_rx_state[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFD00FD00FD00"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(8),
      I4 => Q(0),
      I5 => Q(1),
      O => \n_0_FSM_onehot_rx_state[9]_i_7\
    );
\FSM_onehot_rx_state[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F8F088"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[9]_i_17\,
      I1 => init_wait_done,
      I2 => I12,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I13,
      O => \n_0_FSM_onehot_rx_state[9]_i_8\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => data_valid_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_140
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O127(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O127(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O128(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O128(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O129(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O129(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O130(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O130(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O131(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O131(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_141
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_142
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_143
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_144
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_145
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_146
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O126(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O126(0)
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => reset_time_out,
      I1 => I4,
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => I8,
      O => O2
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => \n_0_reset_time_out_i_7__0\,
      I1 => I14,
      I2 => I15,
      I3 => I16,
      I4 => I17,
      I5 => I18,
      O => reset_time_out
    );
\reset_time_out_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(5),
      I3 => s_level_out_d3,
      I4 => Q(2),
      I5 => Q(3),
      O => \n_0_reset_time_out_i_7__0\
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => I1,
      I2 => I2,
      I3 => n_0_rx_fsm_reset_done_int_i_5,
      I4 => n_0_rx_fsm_reset_done_int_i_6,
      I5 => I3,
      O => O1
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => time_out_1us,
      I1 => Q(8),
      I2 => I8,
      I3 => s_level_out_d3,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => Q(8),
      I1 => I19,
      I2 => Q(7),
      I3 => Q(6),
      I4 => s_level_out_d3,
      I5 => I20,
      O => n_0_rx_fsm_reset_done_int_i_5
    );
rx_fsm_reset_done_int_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => I19,
      I1 => Q(8),
      I2 => I20,
      I3 => Q(7),
      I4 => Q(6),
      I5 => s_level_out_d3,
      O => n_0_rx_fsm_reset_done_int_i_6
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => rxfsm_data_valid_r,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_11 is
  port (
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_11 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_11;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_11 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => s_level_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_133
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O121(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O121(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O122(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O122(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O123(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O123(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O124(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O124(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O125(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O125(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_134
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_135
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_136
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_137
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_138
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_139
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O120(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O120(0)
    );
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => I1,
      I2 => s_level_out_d3,
      O => O1
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_12 is
  port (
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    data_valid_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_12 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_12;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_12 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\FSM_onehot_rx_state[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => s_level_out_d3,
      I3 => Q(0),
      I4 => I4,
      I5 => I5,
      O => O1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_147
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_148
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O133(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O134(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O134(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O135(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O135(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O136(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O136(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O137(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O137(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_149
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_150
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_151
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_152
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_153
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O132(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O132(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O133(1)
    );
reset_time_out_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F08A"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      I2 => data_valid_sync,
      I3 => Q(1),
      O => O2
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => I1,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_13 is
  port (
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_13 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_13;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_13 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => s_level_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_154
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O139(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O139(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O140(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O140(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O141(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O141(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O142(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O142(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O143(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O143(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_155
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_156
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_157
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_158
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_159
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_160
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O138(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O138(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_14 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clear : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_14 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_14;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_14 is
  signal \^o1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O1 <= \^o1\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_105
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_106
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O97(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O98(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O98(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O99(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O99(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O100(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O100(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O101(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O101(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_107
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_108
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_109
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_110
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_111
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O96(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O96(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O97(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^o1\,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_15 is
  port (
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    wait_bypass_count_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    time_out_wait_bypass : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_15 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_15;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_15 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_112
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_113
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O103(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O104(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O104(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O105(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O105(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O106(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O106(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O107(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O107(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_114
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_115
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_116
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_117
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_118
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O102(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O102(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O103(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0400000000"
    )
    port map (
      I0 => I2,
      I1 => wait_bypass_count_reg(0),
      I2 => I3,
      I3 => time_out_wait_bypass,
      I4 => s_level_out_d4,
      I5 => I4,
      O => O2
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
    port map (
      I0 => I2,
      I1 => wait_bypass_count_reg(0),
      I2 => I3,
      I3 => s_level_out_d4,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_16 is
  port (
    rxresetdone_s3 : out STD_LOGIC;
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_16 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_16;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_16 is
  signal \^rxresetdone_s3\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  rxresetdone_s3 <= \^rxresetdone_s3\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_126
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_127
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O115(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O116(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O116(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O117(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O117(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O118(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O118(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O119(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O119(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_128
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_129
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_130
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_131
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_132
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O114(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O114(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O115(1)
    );
reset_time_out_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \^rxresetdone_s3\,
      I1 => Q(1),
      I2 => Q(0),
      O => O1
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => rxfsm_rxresetdone_r,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => \^rxresetdone_s3\,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \^rxresetdone_s3\,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_17 is
  port (
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    time_out_wait_bypass : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_17 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_17;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_17 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\FSM_onehot_rx_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => I2,
      I1 => Q(2),
      I2 => I1,
      I3 => Q(0),
      I4 => Q(1),
      I5 => s_level_out_d4,
      O => O1
    );
\FSM_onehot_rx_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030010"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => I1,
      I4 => Q(2),
      I5 => I2,
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_119
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_120
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O109(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O110(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O110(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O111(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O111(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O112(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O112(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O113(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O113(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_121
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_122
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_123
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_124
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_125
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O108(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O108(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O109(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_wait_bypass,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_21 is
  port (
    gtrxreset_ss : out STD_LOGIC;
    s_out_d1_cdc_to_238 : out STD_LOGIC;
    s_out_d2_239 : out STD_LOGIC;
    s_out_d3_240 : out STD_LOGIC;
    s_out_d4_241 : out STD_LOGIC;
    s_out_d5_242 : out STD_LOGIC;
    s_out_d6_243 : out STD_LOGIC;
    s_out_d7_244 : out STD_LOGIC;
    O214 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O215 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O216 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O217 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O218 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O219 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_i : out STD_LOGIC;
    I2 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_21 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_21;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_21 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\gtrxreset_o_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDA"
    )
    port map (
      I0 => Q(0),
      I1 => s_level_out_d3,
      I2 => Q(2),
      I3 => Q(1),
      O => gtrxreset_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => gtrxreset_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_238
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O215(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O215(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O216(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O216(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O217(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O217(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O218(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O218(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O219(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O219(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_239
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_240
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_241
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_242
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_243
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_244
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O214(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O214(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I2,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F330C00FCE2FCE2"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(1),
      I2 => I4,
      I3 => Q(2),
      I4 => I1,
      I5 => Q(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_22 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_out_d1_cdc_to_231 : out STD_LOGIC;
    s_out_d2_232 : out STD_LOGIC;
    s_out_d3_233 : out STD_LOGIC;
    s_out_d4_234 : out STD_LOGIC;
    s_out_d5_235 : out STD_LOGIC;
    s_out_d6_236 : out STD_LOGIC;
    s_out_d7_237 : out STD_LOGIC;
    O208 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O209 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O210 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O211 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O212 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O213 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_22 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_22;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_22 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_231
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O209(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O209(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O210(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O210(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O211(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O211(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O212(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O212(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O213(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O213(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_232
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_233
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_234
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_235
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_236
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_237
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O208(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O208(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I1,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_23 is
  port (
    rxpmaresetdone_ss : out STD_LOGIC;
    s_out_d1_cdc_to_224 : out STD_LOGIC;
    s_out_d2_225 : out STD_LOGIC;
    s_out_d3_226 : out STD_LOGIC;
    s_out_d4_227 : out STD_LOGIC;
    s_out_d5_228 : out STD_LOGIC;
    s_out_d6_229 : out STD_LOGIC;
    s_out_d7_230 : out STD_LOGIC;
    O202 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O203 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O204 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O205 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O206 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O207 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I3 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_23 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_23;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_23 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => rxpmaresetdone_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_224
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O203(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O203(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O204(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O204(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O205(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O205(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O206(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O206(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O207(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O207(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_225
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_226
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_227
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_228
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_229
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_230
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O202(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O202(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I3,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => rxpmaresetdone_sss,
      O => O1
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F0F4040F0F0"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => rxpmaresetdone_sss,
      I2 => Q(0),
      I3 => I4,
      I4 => Q(2),
      I5 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_25 is
  port (
    gtrxreset_ss : out STD_LOGIC;
    s_out_d1_cdc_to_217 : out STD_LOGIC;
    s_out_d2_218 : out STD_LOGIC;
    s_out_d3_219 : out STD_LOGIC;
    s_out_d4_220 : out STD_LOGIC;
    s_out_d5_221 : out STD_LOGIC;
    s_out_d6_222 : out STD_LOGIC;
    s_out_d7_223 : out STD_LOGIC;
    O195 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O198 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O199 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O200 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_i : out STD_LOGIC;
    I3 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_25 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_25;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_25 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\gtrxreset_o_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDA"
    )
    port map (
      I0 => Q(0),
      I1 => s_level_out_d3,
      I2 => Q(2),
      I3 => Q(1),
      O => gtrxreset_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => gtrxreset_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_217
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O196(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O196(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O197(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O197(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O198(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O198(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O199(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O199(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O200(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O200(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_218
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_219
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_220
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_221
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_222
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_223
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O195(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O195(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I3,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F330C00FCE2FCE2"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(1),
      I2 => I4,
      I3 => Q(2),
      I4 => I1,
      I5 => Q(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_26 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_out_d1_cdc_to_210 : out STD_LOGIC;
    s_out_d2_211 : out STD_LOGIC;
    s_out_d3_212 : out STD_LOGIC;
    s_out_d4_213 : out STD_LOGIC;
    s_out_d5_214 : out STD_LOGIC;
    s_out_d6_215 : out STD_LOGIC;
    s_out_d7_216 : out STD_LOGIC;
    O189 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O191 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_26 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_26;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_26 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_210
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O190(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O190(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O191(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O191(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O192(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O192(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O193(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O193(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O194(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O194(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_211
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_212
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_213
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_214
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_215
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_216
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O189(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O189(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I2,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_27 is
  port (
    rxpmaresetdone_ss : out STD_LOGIC;
    s_out_d1_cdc_to_203 : out STD_LOGIC;
    s_out_d2_204 : out STD_LOGIC;
    s_out_d3_205 : out STD_LOGIC;
    s_out_d4_206 : out STD_LOGIC;
    s_out_d5_207 : out STD_LOGIC;
    s_out_d6_208 : out STD_LOGIC;
    s_out_d7_209 : out STD_LOGIC;
    O183 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O184 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O185 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O186 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O188 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_27 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_27;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_27 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => rxpmaresetdone_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_203
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O184(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O184(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O185(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O185(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O186(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O186(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O187(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O187(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O188(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O188(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_204
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_205
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_206
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_207
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_208
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_209
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O183(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O183(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => rxpmaresetdone_sss,
      O => O1
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F0F4040F0F0"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => rxpmaresetdone_sss,
      I2 => Q(0),
      I3 => I4,
      I4 => Q(2),
      I5 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_29 is
  port (
    gtrxreset_ss : out STD_LOGIC;
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_i : out STD_LOGIC;
    I2 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_29 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_29;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_29 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\gtrxreset_o_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDA"
    )
    port map (
      I0 => Q(0),
      I1 => s_level_out_d3,
      I2 => Q(2),
      I3 => Q(1),
      O => gtrxreset_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => gtrxreset_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_196
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O177(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O177(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O178(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O178(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O179(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O179(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O180(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O180(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O181(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O181(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_197
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_198
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_199
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_200
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_201
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_202
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O176(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O176(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I2,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F330C00FCE2FCE2"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(1),
      I2 => I4,
      I3 => Q(2),
      I4 => I1,
      I5 => Q(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_3 is
  port (
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_3 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_3;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_3 is
  signal n_0_s_level_out_d1_cdc_to_i_1 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_84
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_85
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O79(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O80(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O80(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O81(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O81(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O82(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O82(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O83(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O83(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_86
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_87
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_88
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_89
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_90
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O78(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O78(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O79(1)
    );
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => I1,
      I2 => s_level_out_d3,
      O => O1
    );
s_level_out_d1_cdc_to_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pll_not_locked,
      O => n_0_s_level_out_d1_cdc_to_i_1
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_s_level_out_d1_cdc_to_i_1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_30 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_30 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_30;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_30 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_189
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O171(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O171(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O172(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O172(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O173(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O173(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O174(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O174(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O175(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O175(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_190
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_191
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_192
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_193
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_194
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_195
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O170(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O170(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I1,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_31 is
  port (
    rxpmaresetdone_ss : out STD_LOGIC;
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I3 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_31 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_31;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_31 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => rxpmaresetdone_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_182
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O165(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O165(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O166(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O166(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O167(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O167(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O168(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O168(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O169(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O169(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_183
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_184
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_185
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_186
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_187
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_188
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O164(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O164(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I3,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => rxpmaresetdone_sss,
      O => O1
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F0F4040F0F0"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => rxpmaresetdone_sss,
      I2 => Q(0),
      I3 => I4,
      I4 => Q(2),
      I5 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_33 is
  port (
    O6 : out STD_LOGIC;
    gtrxreset_ss : out STD_LOGIC;
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_33 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_33;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_33 is
  signal \^o6\ : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O6 <= \^o6\;
gtrxreset_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDA"
    )
    port map (
      I0 => Q(0),
      I1 => s_level_out_d3,
      I2 => Q(2),
      I3 => Q(1),
      O => gtrxreset_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => gtrxreset_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_175
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O158(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O158(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O159(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O159(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O160(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O160(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O161(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O161(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O162(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O162(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_176
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_177
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_178
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_179
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_180
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_181
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O157(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O157(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => SR(0),
      Q => \^o6\,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => \^o6\,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F330C00FCE2FCE2"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(1),
      I2 => I2,
      I3 => Q(2),
      I4 => I1,
      I5 => Q(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_34 is
  port (
    O5 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    common_reset_i : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_34 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_34;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_34 is
  signal \^o5\ : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O5 <= \^o5\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_168
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O152(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O152(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O153(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O153(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O154(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O154(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O155(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O155(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O156(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O156(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_169
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_170
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_171
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_172
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_173
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_174
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O151(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O151(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => common_reset_i,
      Q => \^o5\,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => \^o5\,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_35 is
  port (
    rxpmaresetdone_ss : out STD_LOGIC;
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_35 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_35;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_35 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => rxpmaresetdone_ss
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_161
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O146(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O146(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O147(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O147(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O148(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O148(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O149(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O149(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O150(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O150(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_162
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_163
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_164
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_165
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_166
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_167
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O145(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O145(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => I1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => rxpmaresetdone_sss,
      O => O1
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F0F4040F0F0"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => rxpmaresetdone_sss,
      I2 => Q(0),
      I3 => I2,
      I4 => Q(2),
      I5 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_36 is
  port (
    s_out_d1_cdc_to_0 : out STD_LOGIC;
    s_out_d2_1 : out STD_LOGIC;
    s_out_d3_2 : out STD_LOGIC;
    s_out_d4_3 : out STD_LOGIC;
    s_out_d5_4 : out STD_LOGIC;
    s_out_d6_5 : out STD_LOGIC;
    s_out_d7_6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O220 : out STD_LOGIC;
    link_reset_r : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    gt_txresetdone_r3 : in STD_LOGIC;
    gt_rxresetdone_r3 : in STD_LOGIC;
    tx_lock_sync : in STD_LOGIC;
    reset : in STD_LOGIC;
    pll_not_locked_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_36 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_36;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_36 is
  signal \^o220\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O220 <= \^o220\;
\ch_bond_done_dly_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o220\,
      I1 => en_chan_sync_i,
      O => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O8(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O9(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O9(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O10(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O10(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O11(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O11(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O12(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O12(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O7(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O7(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O8(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => link_reset_r,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
sys_reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => gt_txresetdone_r3,
      I1 => gt_rxresetdone_r3,
      I2 => s_level_out_d3,
      I3 => tx_lock_sync,
      I4 => reset,
      I5 => pll_not_locked_sync,
      O => \^o220\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_37 is
  port (
    pll_not_locked_sync : out STD_LOGIC;
    s_out_d1_cdc_to_7 : out STD_LOGIC;
    s_out_d2_8 : out STD_LOGIC;
    s_out_d3_9 : out STD_LOGIC;
    s_out_d4_10 : out STD_LOGIC;
    s_out_d5_11 : out STD_LOGIC;
    s_out_d6_12 : out STD_LOGIC;
    s_out_d7_13 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pll_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_37 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_37;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_37 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => pll_not_locked_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_7
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O14(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O14(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O15(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O15(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O16(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O16(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O17(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O17(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O18(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O18(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_8
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_9
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_10
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_11
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_12
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_13
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O13(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O13(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => pll_not_locked,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_38 is
  port (
    tx_lock_sync : out STD_LOGIC;
    s_out_d1_cdc_to_14 : out STD_LOGIC;
    s_out_d2_15 : out STD_LOGIC;
    s_out_d3_16 : out STD_LOGIC;
    s_out_d4_17 : out STD_LOGIC;
    s_out_d5_18 : out STD_LOGIC;
    s_out_d6_19 : out STD_LOGIC;
    s_out_d7_20 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_lock : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_38 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_38;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_38 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => tx_lock_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_14
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O20(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O20(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O21(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O21(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O22(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O22(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O23(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O23(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O24(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O24(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_15
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_16
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_17
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_18
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_19
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_20
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O19(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O19(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => tx_lock,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_39 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to : out STD_LOGIC;
    s_out_d2 : out STD_LOGIC;
    s_out_d3 : out STD_LOGIC;
    s_out_d4 : out STD_LOGIC;
    s_out_d5 : out STD_LOGIC;
    s_out_d6 : out STD_LOGIC;
    s_out_d7 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    tx_resetdone_out : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_39 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_39;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_39 is
  signal \^o1\ : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O1 <= \^o1\;
gt_txresetdone_r2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_level_out_d3,
      O => O7
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \out\(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => tx_resetdone_out,
      Q => \^o1\,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_4 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_4 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_4;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_4 is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_8\ : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O1 <= \^o1\;
\FSM_onehot_tx_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[7]_i_8\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(0),
      I5 => I1,
      O => O2
    );
\FSM_onehot_tx_state[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAAA8AAA8"
    )
    port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(6),
      I4 => s_level_out_d3,
      I5 => Q(2),
      O => \n_0_FSM_onehot_tx_state[7]_i_8\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_91
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_92
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O85(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O86(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O86(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O87(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O87(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O88(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O88(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O89(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O89(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_93
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_94
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_95
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_96
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_97
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O84(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O84(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O85(1)
    );
reset_time_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(6),
      I2 => Q(2),
      I3 => I2,
      I4 => I3,
      I5 => I4,
      O => O3
    );
reset_time_out_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => s_level_out_d3,
      I1 => Q(2),
      O => O4
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => quad1_common_lock_in,
      Q => \^o1\,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \^o1\,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_40 is
  port (
    cc_sync : out STD_LOGIC;
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_cc_extend_r2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_40 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_40;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_40 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => cc_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_42
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O43(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O43(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O44(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O44(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O45(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O45(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O46(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O46(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O47(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O47(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_43
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_44
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_45
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_46
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_47
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_48
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O42(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O42(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cc_extend_r2,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_46 is
  port (
    cc_sync : out STD_LOGIC;
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_cc_extend_r2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_46 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_46;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_46 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => cc_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_35
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O37(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O37(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O38(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O38(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O39(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O39(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O40(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O40(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O41(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O41(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_36
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_37
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_38
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_39
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_40
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_41
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O36(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O36(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cc_extend_r2,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_5 is
  port (
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_5 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_5;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_5 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => s_level_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_98
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O91(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O91(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O92(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O92(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O93(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O93(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O94(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O94(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O95(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O95(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_99
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_100
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_101
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_102
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_103
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_104
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O90(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O90(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_52 is
  port (
    cc_sync : out STD_LOGIC;
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_cc_extend_r2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_52 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_52;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_52 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => cc_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_28
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O31(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O31(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O32(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O32(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O33(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O33(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O34(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O34(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O35(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O35(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_29
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_30
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_31
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_32
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_33
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_34
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O30(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O30(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cc_extend_r2,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_58 is
  port (
    cc_sync : out STD_LOGIC;
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_cc_extend_r2 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_58 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_58;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_58 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_level_out_d3,
      O => cc_sync
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_21
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O25(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O25(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O26(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O26(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O27(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O27(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O28(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O28(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O29(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O29(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_22
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_23
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_24
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_25
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_26
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_27
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O24(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O24(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cc_extend_r2,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_6 is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clear : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_6 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_6;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_6 is
  signal \^o1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
  O1 <= \^o1\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_56
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_57
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O55(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O56(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O56(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O57(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O57(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O58(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O58(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O59(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O59(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_58
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_59
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_60
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_61
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_62
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O54(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O54(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O55(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^o1\,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \^o1\,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_7 is
  port (
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    time_out_wait_bypass : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    time_out_2ms : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_7 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_7;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_7 is
  signal \n_0_FSM_onehot_tx_state[2]_i_4\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[2]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[7]_i_2\ : label is "soft_lutpair220";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\FSM_onehot_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => time_out_2ms,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \n_0_FSM_onehot_tx_state[2]_i_4\,
      I5 => I4,
      O => D(0)
    );
\FSM_onehot_tx_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => I5,
      O => \n_0_FSM_onehot_tx_state[2]_i_4\
    );
\FSM_onehot_tx_state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => I5,
      O => D(1)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_70
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_71
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O67(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O68(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O68(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O69(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O69(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O70(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O70(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O71(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O71(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_72
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_73
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_74
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_75
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_76
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O66(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O66(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O67(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_wait_bypass,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_8 is
  port (
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    time_out_wait_bypass : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_8 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_8;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_8 is
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_63
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_64
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O61(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O62(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O62(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O63(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O63(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O64(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O64(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O65(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O65(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_65
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_66
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_67
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_68
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_69
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O60(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O60(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O61(1)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => I1,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I4,
      I3 => time_out_wait_bypass,
      I4 => s_level_out_d4,
      I5 => I5,
      O => O2
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I4,
      I3 => s_level_out_d4,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_cdc_sync_9 is
  port (
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    txfsm_txresetdone_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_cdc_sync_9 : entity is "aurora_8b10b_cdc_sync";
end aurora_8b10baurora_8b10b_cdc_sync_9;

architecture STRUCTURE of aurora_8b10baurora_8b10b_cdc_sync_9 is
  signal reset_time_out : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  signal s_level_out_d5 : STD_LOGIC;
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d3_reg : label is std.standard.true;
  attribute ASYNC_REG of s_level_out_d4_reg : label is std.standard.true;
  attribute keep : string;
  attribute keep of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d5_reg : label is std.standard.true;
  attribute keep of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG of s_level_out_d6_reg : label is std.standard.true;
  attribute keep of s_level_out_d6_reg : label is "yes";
begin
\FSM_onehot_tx_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => I6,
      I1 => Q(1),
      I2 => s_level_out_d4,
      I3 => I7,
      I4 => I8,
      I5 => I9,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d1_cdc_to_77
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d2_78
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O73(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O74(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O74(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O75(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O75(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O76(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O76(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O77(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O77(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d3_79
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d4_80
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d5_81
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d6_82
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => s_out_d7_83
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O72(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O72(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O73(1)
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => reset_time_out,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O => O1
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF23000000000000"
    )
    port map (
      I0 => s_level_out_d4,
      I1 => Q(0),
      I2 => Q(1),
      I3 => mmcm_lock_reclocked,
      I4 => I10,
      I5 => I11,
      O => reset_time_out
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => txfsm_txresetdone_r,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_GLOBAL_LOGIC is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_lanes_i : out STD_LOGIC_VECTOR ( 0 to 3 );
    en_chan_sync_i : out STD_LOGIC;
    gen_v_i : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gen_a_i : out STD_LOGIC_VECTOR ( 0 to 3 );
    gen_k_i : out STD_LOGIC_VECTOR ( 0 to 15 );
    gen_r_i : out STD_LOGIC_VECTOR ( 0 to 15 );
    O1 : out STD_LOGIC;
    start_rx_i : out STD_LOGIC;
    gtrxreset_i : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    ch_bond_done_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk : in STD_LOGIC;
    all_lanes_v_c : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    good_as_r0 : in STD_LOGIC;
    power_down : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lane_up : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_GLOBAL_LOGIC : entity is "aurora_8b10b_GLOBAL_LOGIC";
end aurora_8b10baurora_8b10b_GLOBAL_LOGIC;

architecture STRUCTURE of aurora_8b10baurora_8b10b_GLOBAL_LOGIC is
  signal gen_ver_i : STD_LOGIC;
  signal reset_channel_i : STD_LOGIC;
  signal txver_count_r0 : STD_LOGIC;
  signal wait_for_lane_up_r0 : STD_LOGIC;
begin
channel_err_detect_i: entity work.aurora_8b10baurora_8b10b_CHANNEL_ERR_DETECT
    port map (
      I2(7 downto 0) => I2(7 downto 0),
      I3(3 downto 0) => I3(3 downto 0),
      SR(0) => SR(0),
      hard_err => hard_err,
      lane_up(0 to 3) => lane_up(0 to 3),
      power_down => power_down,
      reset_channel_i => reset_channel_i,
      soft_err => soft_err,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
channel_init_sm_i: entity work.aurora_8b10baurora_8b10b_CHANNEL_INIT_SM
    port map (
      D(3 downto 0) => D(3 downto 0),
      I1 => I1,
      O1 => O1,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      all_lanes_v_c => all_lanes_v_c,
      ch_bond_done_i(3 downto 0) => ch_bond_done_i(3 downto 0),
      en_chan_sync_i => en_chan_sync_i,
      gen_ver_i => gen_ver_i,
      good_as_r0 => good_as_r0,
      gtrxreset_i => gtrxreset_i,
      reset_channel_i => reset_channel_i,
      reset_lanes_i(0 to 3) => reset_lanes_i(0 to 3),
      start_rx_i => start_rx_i,
      txver_count_r0 => txver_count_r0,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
idle_and_ver_gen_i: entity work.aurora_8b10baurora_8b10b_IDLE_AND_VER_GEN
    port map (
      SR(0) => SR(0),
      gen_a_i(0 to 3) => gen_a_i(0 to 3),
      gen_k_i(0 to 15) => gen_k_i(0 to 15),
      gen_r_i(0 to 15) => gen_r_i(0 to 15),
      gen_v_i(11 downto 0) => gen_v_i(11 downto 0),
      gen_ver_i => gen_ver_i,
      txver_count_r0 => txver_count_r0,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_RESET_LOGIC is
  port (
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to : out STD_LOGIC;
    s_out_d2 : out STD_LOGIC;
    s_out_d3 : out STD_LOGIC;
    s_out_d4 : out STD_LOGIC;
    s_out_d5 : out STD_LOGIC;
    s_out_d6 : out STD_LOGIC;
    s_out_d7 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_0 : out STD_LOGIC;
    s_out_d2_1 : out STD_LOGIC;
    s_out_d3_2 : out STD_LOGIC;
    s_out_d4_3 : out STD_LOGIC;
    s_out_d5_4 : out STD_LOGIC;
    s_out_d6_5 : out STD_LOGIC;
    s_out_d7_6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_7 : out STD_LOGIC;
    s_out_d2_8 : out STD_LOGIC;
    s_out_d3_9 : out STD_LOGIC;
    s_out_d4_10 : out STD_LOGIC;
    s_out_d5_11 : out STD_LOGIC;
    s_out_d6_12 : out STD_LOGIC;
    s_out_d7_13 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_14 : out STD_LOGIC;
    s_out_d2_15 : out STD_LOGIC;
    s_out_d3_16 : out STD_LOGIC;
    s_out_d4_17 : out STD_LOGIC;
    s_out_d5_18 : out STD_LOGIC;
    s_out_d6_19 : out STD_LOGIC;
    s_out_d7_20 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O220 : out STD_LOGIC;
    tx_resetdone_out : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    link_reset_r : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    tx_lock : in STD_LOGIC;
    I1 : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_RESET_LOGIC : entity is "aurora_8b10b_RESET_LOGIC";
end aurora_8b10baurora_8b10b_RESET_LOGIC;

architecture STRUCTURE of aurora_8b10baurora_8b10b_RESET_LOGIC is
  signal gt_rxresetdone_r : STD_LOGIC;
  signal gt_rxresetdone_r2 : STD_LOGIC;
  signal gt_rxresetdone_r3 : STD_LOGIC;
  signal gt_txresetdone_r : STD_LOGIC;
  signal gt_txresetdone_r2 : STD_LOGIC;
  signal gt_txresetdone_r3 : STD_LOGIC;
  signal n_20_tx_resetdone_cdc_sync : STD_LOGIC;
  signal pll_not_locked_sync : STD_LOGIC;
  signal tx_lock_sync : STD_LOGIC;
begin
gt_rxresetdone_r2_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => I1,
      D => gt_rxresetdone_r,
      Q => gt_rxresetdone_r2
    );
gt_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gt_rxresetdone_r2,
      Q => gt_rxresetdone_r3,
      R => '0'
    );
gt_rxresetdone_r_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => I1,
      D => '1',
      Q => gt_rxresetdone_r
    );
gt_txresetdone_r2_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => n_20_tx_resetdone_cdc_sync,
      D => gt_txresetdone_r,
      Q => gt_txresetdone_r2
    );
gt_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => gt_txresetdone_r2,
      Q => gt_txresetdone_r3,
      R => '0'
    );
gt_txresetdone_r_reg: unisim.vcomponents.FDCE
    port map (
      C => user_clk,
      CE => '1',
      CLR => n_20_tx_resetdone_cdc_sync,
      D => '1',
      Q => gt_txresetdone_r
    );
link_reset_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_36
    port map (
      O10(1 downto 0) => O10(1 downto 0),
      O11(1 downto 0) => O11(1 downto 0),
      O12(1 downto 0) => O12(1 downto 0),
      O220 => O220,
      O7(1 downto 0) => O7(1 downto 0),
      O8(1 downto 0) => O8(1 downto 0),
      O9(1 downto 0) => O9(1 downto 0),
      SR(0) => SR(0),
      en_chan_sync_i => en_chan_sync_i,
      gt_rxresetdone_r3 => gt_rxresetdone_r3,
      gt_txresetdone_r3 => gt_txresetdone_r3,
      link_reset_r => link_reset_r,
      pll_not_locked_sync => pll_not_locked_sync,
      reset => reset,
      s_out_d1_cdc_to_0 => s_out_d1_cdc_to_0,
      s_out_d2_1 => s_out_d2_1,
      s_out_d3_2 => s_out_d3_2,
      s_out_d4_3 => s_out_d4_3,
      s_out_d5_4 => s_out_d5_4,
      s_out_d6_5 => s_out_d6_5,
      s_out_d7_6 => s_out_d7_6,
      tx_lock_sync => tx_lock_sync,
      user_clk => user_clk
    );
pll_not_locked_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_37
    port map (
      O13(1 downto 0) => O13(1 downto 0),
      O14(1 downto 0) => O14(1 downto 0),
      O15(1 downto 0) => O15(1 downto 0),
      O16(1 downto 0) => O16(1 downto 0),
      O17(1 downto 0) => O17(1 downto 0),
      O18(1 downto 0) => O18(1 downto 0),
      pll_not_locked => pll_not_locked,
      pll_not_locked_sync => pll_not_locked_sync,
      s_out_d1_cdc_to_7 => s_out_d1_cdc_to_7,
      s_out_d2_8 => s_out_d2_8,
      s_out_d3_9 => s_out_d3_9,
      s_out_d4_10 => s_out_d4_10,
      s_out_d5_11 => s_out_d5_11,
      s_out_d6_12 => s_out_d6_12,
      s_out_d7_13 => s_out_d7_13,
      user_clk => user_clk
    );
tx_lock_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_38
    port map (
      O19(1 downto 0) => O19(1 downto 0),
      O20(1 downto 0) => O20(1 downto 0),
      O21(1 downto 0) => O21(1 downto 0),
      O22(1 downto 0) => O22(1 downto 0),
      O23(1 downto 0) => O23(1 downto 0),
      O24(1 downto 0) => O24(1 downto 0),
      s_out_d1_cdc_to_14 => s_out_d1_cdc_to_14,
      s_out_d2_15 => s_out_d2_15,
      s_out_d3_16 => s_out_d3_16,
      s_out_d4_17 => s_out_d4_17,
      s_out_d5_18 => s_out_d5_18,
      s_out_d6_19 => s_out_d6_19,
      s_out_d7_20 => s_out_d7_20,
      tx_lock => tx_lock,
      tx_lock_sync => tx_lock_sync,
      user_clk => user_clk
    );
tx_resetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_39
    port map (
      O1 => O1,
      O2(1 downto 0) => O2(1 downto 0),
      O3(1 downto 0) => O3(1 downto 0),
      O4(1 downto 0) => O4(1 downto 0),
      O5(1 downto 0) => O5(1 downto 0),
      O6(1 downto 0) => O6(1 downto 0),
      O7 => n_20_tx_resetdone_cdc_sync,
      \out\(1 downto 0) => \out\(1 downto 0),
      s_out_d1_cdc_to => s_out_d1_cdc_to,
      s_out_d2 => s_out_d2,
      s_out_d3 => s_out_d3,
      s_out_d4 => s_out_d4,
      s_out_d5 => s_out_d5,
      s_out_d6 => s_out_d6,
      s_out_d7 => s_out_d7,
      tx_resetdone_out => tx_resetdone_out,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gtrxreset_seq is
  port (
    s_out_d1_cdc_to_224 : out STD_LOGIC;
    s_out_d2_225 : out STD_LOGIC;
    s_out_d3_226 : out STD_LOGIC;
    s_out_d4_227 : out STD_LOGIC;
    s_out_d5_228 : out STD_LOGIC;
    s_out_d6_229 : out STD_LOGIC;
    s_out_d7_230 : out STD_LOGIC;
    O202 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O203 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O204 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O205 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O206 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O207 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_231 : out STD_LOGIC;
    s_out_d2_232 : out STD_LOGIC;
    s_out_d3_233 : out STD_LOGIC;
    s_out_d4_234 : out STD_LOGIC;
    s_out_d5_235 : out STD_LOGIC;
    s_out_d6_236 : out STD_LOGIC;
    s_out_d7_237 : out STD_LOGIC;
    O208 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O209 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O210 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O211 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O212 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O213 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_238 : out STD_LOGIC;
    s_out_d2_239 : out STD_LOGIC;
    s_out_d3_240 : out STD_LOGIC;
    s_out_d4_241 : out STD_LOGIC;
    s_out_d5_242 : out STD_LOGIC;
    s_out_d6_243 : out STD_LOGIC;
    s_out_d7_244 : out STD_LOGIC;
    O214 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O215 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O216 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O217 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O218 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O219 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_out : out STD_LOGIC;
    drpen_i : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_i : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    I4 : in STD_LOGIC;
    drpdo_out_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in_lane3 : in STD_LOGIC;
    drpdi_in_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane3 : in STD_LOGIC;
    drpaddr_in_lane3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gtrxreset_seq : entity is "aurora_8b10b_gtrxreset_seq";
end aurora_8b10baurora_8b10b_gtrxreset_seq;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gtrxreset_seq is
  signal drp_op_done : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal n_0_DRP_OP_DONE_i_1 : STD_LOGIC;
  signal \n_0_rd_data[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_rd_data_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[10]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[11]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[12]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[13]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[14]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[15]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[6]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[7]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[8]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[9]\ : STD_LOGIC;
  signal n_21_rxpmaresetdone_cdc_sync : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_ss : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtpe2_i_i_19__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gtpe2_i_i_20__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gtpe2_i_i_21__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gtpe2_i_i_22__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gtpe2_i_i_23__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gtpe2_i_i_24__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gtpe2_i_i_25__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gtpe2_i_i_26__2\ : label is "soft_lutpair195";
begin
DRP_OP_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
    port map (
      I0 => drp_op_done,
      I1 => state(1),
      I2 => state(0),
      I3 => I4,
      I4 => state(2),
      I5 => gtrxreset_ss,
      O => n_0_DRP_OP_DONE_i_1
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => n_0_DRP_OP_DONE_i_1,
      Q => drp_op_done,
      R => '0'
    );
\gtpe2_i_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(8),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[8]\,
      O => DRPDI(8)
    );
\gtpe2_i_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(7),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[7]\,
      O => DRPDI(7)
    );
\gtpe2_i_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(6),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[6]\,
      O => DRPDI(6)
    );
\gtpe2_i_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(5),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[5]\,
      O => DRPDI(5)
    );
\gtpe2_i_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(4),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[4]\,
      O => DRPDI(4)
    );
\gtpe2_i_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(3),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[3]\,
      O => DRPDI(3)
    );
\gtpe2_i_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(2),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[2]\,
      O => DRPDI(2)
    );
\gtpe2_i_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(1),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[1]\,
      O => DRPDI(1)
    );
\gtpe2_i_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(0),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[0]\,
      O => DRPDI(0)
    );
\gtpe2_i_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(8),
      O => DRPADDR(8)
    );
\gtpe2_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88B8B8"
    )
    port map (
      I0 => drpen_in_lane3,
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => drpen_i
    );
\gtpe2_i_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(7),
      O => DRPADDR(7)
    );
\gtpe2_i_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(6),
      O => DRPADDR(6)
    );
\gtpe2_i_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(5),
      O => DRPADDR(5)
    );
\gtpe2_i_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in_lane3(4),
      I1 => drp_op_done,
      O => DRPADDR(4)
    );
\gtpe2_i_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(3),
      O => DRPADDR(3)
    );
\gtpe2_i_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(2),
      O => DRPADDR(2)
    );
\gtpe2_i_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane3(1),
      O => DRPADDR(1)
    );
\gtpe2_i_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in_lane3(0),
      I1 => drp_op_done,
      O => DRPADDR(0)
    );
\gtpe2_i_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3CAA00"
    )
    port map (
      I0 => drpwe_in_lane3,
      I1 => state(2),
      I2 => state(0),
      I3 => drp_op_done,
      I4 => state(1),
      O => drpwe_i
    );
\gtpe2_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(15),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[15]\,
      O => DRPDI(15)
    );
\gtpe2_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(14),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[14]\,
      O => DRPDI(14)
    );
\gtpe2_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(13),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[13]\,
      O => DRPDI(13)
    );
\gtpe2_i_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(12),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[12]\,
      O => DRPDI(12)
    );
\gtpe2_i_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
    port map (
      I0 => drpdi_in_lane3(11),
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(2),
      I4 => \n_0_rd_data_reg[11]\,
      I5 => state(1),
      O => DRPDI(11)
    );
\gtpe2_i_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(10),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[10]\,
      O => DRPDI(10)
    );
\gtpe2_i_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane3(9),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[9]\,
      O => DRPDI(9)
    );
gtrxreset_in_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_21
    port map (
      D(0) => next_state(0),
      I1 => n_21_rxpmaresetdone_cdc_sync,
      I2 => I2,
      I4 => I4,
      O214(1 downto 0) => O214(1 downto 0),
      O215(1 downto 0) => O215(1 downto 0),
      O216(1 downto 0) => O216(1 downto 0),
      O217(1 downto 0) => O217(1 downto 0),
      O218(1 downto 0) => O218(1 downto 0),
      O219(1 downto 0) => O219(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      gtrxreset_i => gtrxreset_i,
      gtrxreset_ss => gtrxreset_ss,
      s_out_d1_cdc_to_238 => s_out_d1_cdc_to_238,
      s_out_d2_239 => s_out_d2_239,
      s_out_d3_240 => s_out_d3_240,
      s_out_d4_241 => s_out_d4_241,
      s_out_d5_242 => s_out_d5_242,
      s_out_d6_243 => s_out_d6_243,
      s_out_d7_244 => s_out_d7_244
    );
gtrxreset_o_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => gtrxreset_out,
      R => rst_ss
    );
\rd_data[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => state(1),
      I1 => I4,
      I2 => state(0),
      I3 => state(2),
      O => \n_0_rd_data[15]_i_1__2\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(0),
      Q => \n_0_rd_data_reg[0]\,
      R => rst_ss
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(10),
      Q => \n_0_rd_data_reg[10]\,
      R => rst_ss
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(11),
      Q => \n_0_rd_data_reg[11]\,
      R => rst_ss
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(12),
      Q => \n_0_rd_data_reg[12]\,
      R => rst_ss
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(13),
      Q => \n_0_rd_data_reg[13]\,
      R => rst_ss
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(14),
      Q => \n_0_rd_data_reg[14]\,
      R => rst_ss
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(15),
      Q => \n_0_rd_data_reg[15]\,
      R => rst_ss
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(1),
      Q => \n_0_rd_data_reg[1]\,
      R => rst_ss
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(2),
      Q => \n_0_rd_data_reg[2]\,
      R => rst_ss
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(3),
      Q => \n_0_rd_data_reg[3]\,
      R => rst_ss
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(4),
      Q => \n_0_rd_data_reg[4]\,
      R => rst_ss
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(5),
      Q => \n_0_rd_data_reg[5]\,
      R => rst_ss
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(6),
      Q => \n_0_rd_data_reg[6]\,
      R => rst_ss
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(7),
      Q => \n_0_rd_data_reg[7]\,
      R => rst_ss
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(8),
      Q => \n_0_rd_data_reg[8]\,
      R => rst_ss
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__2\,
      D => drpdo_out_lane3(9),
      Q => \n_0_rd_data_reg[9]\,
      R => rst_ss
    );
rst_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_22
    port map (
      I1 => I1,
      O208(1 downto 0) => O208(1 downto 0),
      O209(1 downto 0) => O209(1 downto 0),
      O210(1 downto 0) => O210(1 downto 0),
      O211(1 downto 0) => O211(1 downto 0),
      O212(1 downto 0) => O212(1 downto 0),
      O213(1 downto 0) => O213(1 downto 0),
      SR(0) => rst_ss,
      drpclk_in => drpclk_in,
      s_out_d1_cdc_to_231 => s_out_d1_cdc_to_231,
      s_out_d2_232 => s_out_d2_232,
      s_out_d3_233 => s_out_d3_233,
      s_out_d4_234 => s_out_d4_234,
      s_out_d5_235 => s_out_d5_235,
      s_out_d6_236 => s_out_d6_236,
      s_out_d7_237 => s_out_d7_237
    );
rxpmaresetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_23
    port map (
      D(0) => next_state(1),
      I3 => I3,
      I4 => I4,
      O1 => n_21_rxpmaresetdone_cdc_sync,
      O202(1 downto 0) => O202(1 downto 0),
      O203(1 downto 0) => O203(1 downto 0),
      O204(1 downto 0) => O204(1 downto 0),
      O205(1 downto 0) => O205(1 downto 0),
      O206(1 downto 0) => O206(1 downto 0),
      O207(1 downto 0) => O207(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      rxpmaresetdone_ss => rxpmaresetdone_ss,
      rxpmaresetdone_sss => rxpmaresetdone_sss,
      s_out_d1_cdc_to_224 => s_out_d1_cdc_to_224,
      s_out_d2_225 => s_out_d2_225,
      s_out_d3_226 => s_out_d3_226,
      s_out_d4_227 => s_out_d4_227,
      s_out_d5_228 => s_out_d5_228,
      s_out_d6_229 => s_out_d6_229,
      s_out_d7_230 => s_out_d7_230
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss,
      R => rst_ss
    );
\state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => I4,
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(0),
      Q => state(0),
      R => rst_ss
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(1),
      Q => state(1),
      R => rst_ss
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(2),
      Q => state(2),
      R => rst_ss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gtrxreset_seq_24 is
  port (
    s_out_d1_cdc_to_203 : out STD_LOGIC;
    s_out_d2_204 : out STD_LOGIC;
    s_out_d3_205 : out STD_LOGIC;
    s_out_d4_206 : out STD_LOGIC;
    s_out_d5_207 : out STD_LOGIC;
    s_out_d6_208 : out STD_LOGIC;
    s_out_d7_209 : out STD_LOGIC;
    O183 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O184 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O185 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O186 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O188 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_210 : out STD_LOGIC;
    s_out_d2_211 : out STD_LOGIC;
    s_out_d3_212 : out STD_LOGIC;
    s_out_d4_213 : out STD_LOGIC;
    s_out_d5_214 : out STD_LOGIC;
    s_out_d6_215 : out STD_LOGIC;
    s_out_d7_216 : out STD_LOGIC;
    O189 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O191 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_217 : out STD_LOGIC;
    s_out_d2_218 : out STD_LOGIC;
    s_out_d3_219 : out STD_LOGIC;
    s_out_d4_220 : out STD_LOGIC;
    s_out_d5_221 : out STD_LOGIC;
    s_out_d6_222 : out STD_LOGIC;
    s_out_d7_223 : out STD_LOGIC;
    O195 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O198 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O199 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O200 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_out : out STD_LOGIC;
    drpen_i : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_i : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    I4 : in STD_LOGIC;
    drpdo_out_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in_lane2 : in STD_LOGIC;
    drpdi_in_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane2 : in STD_LOGIC;
    drpaddr_in_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gtrxreset_seq_24 : entity is "aurora_8b10b_gtrxreset_seq";
end aurora_8b10baurora_8b10b_gtrxreset_seq_24;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gtrxreset_seq_24 is
  signal drp_op_done : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal n_0_DRP_OP_DONE_i_1 : STD_LOGIC;
  signal \n_0_rd_data[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_rd_data_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[10]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[11]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[12]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[13]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[14]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[15]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[6]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[7]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[8]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[9]\ : STD_LOGIC;
  signal n_21_rxpmaresetdone_cdc_sync : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_ss : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtpe2_i_i_19__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gtpe2_i_i_20__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gtpe2_i_i_21__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gtpe2_i_i_22__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gtpe2_i_i_23__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gtpe2_i_i_24__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gtpe2_i_i_25__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gtpe2_i_i_26__1\ : label is "soft_lutpair190";
begin
DRP_OP_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
    port map (
      I0 => drp_op_done,
      I1 => state(1),
      I2 => state(0),
      I3 => I4,
      I4 => state(2),
      I5 => gtrxreset_ss,
      O => n_0_DRP_OP_DONE_i_1
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => n_0_DRP_OP_DONE_i_1,
      Q => drp_op_done,
      R => '0'
    );
\gtpe2_i_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(8),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[8]\,
      O => DRPDI(8)
    );
\gtpe2_i_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(7),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[7]\,
      O => DRPDI(7)
    );
\gtpe2_i_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(6),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[6]\,
      O => DRPDI(6)
    );
\gtpe2_i_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(5),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[5]\,
      O => DRPDI(5)
    );
\gtpe2_i_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(4),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[4]\,
      O => DRPDI(4)
    );
\gtpe2_i_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(3),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[3]\,
      O => DRPDI(3)
    );
\gtpe2_i_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(2),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[2]\,
      O => DRPDI(2)
    );
\gtpe2_i_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(1),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[1]\,
      O => DRPDI(1)
    );
\gtpe2_i_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(0),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[0]\,
      O => DRPDI(0)
    );
\gtpe2_i_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(8),
      O => DRPADDR(8)
    );
\gtpe2_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88B8B8"
    )
    port map (
      I0 => drpen_in_lane2,
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => drpen_i
    );
\gtpe2_i_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(7),
      O => DRPADDR(7)
    );
\gtpe2_i_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(6),
      O => DRPADDR(6)
    );
\gtpe2_i_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(5),
      O => DRPADDR(5)
    );
\gtpe2_i_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in_lane2(4),
      I1 => drp_op_done,
      O => DRPADDR(4)
    );
\gtpe2_i_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(3),
      O => DRPADDR(3)
    );
\gtpe2_i_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(2),
      O => DRPADDR(2)
    );
\gtpe2_i_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane2(1),
      O => DRPADDR(1)
    );
\gtpe2_i_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in_lane2(0),
      I1 => drp_op_done,
      O => DRPADDR(0)
    );
\gtpe2_i_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3CAA00"
    )
    port map (
      I0 => drpwe_in_lane2,
      I1 => state(2),
      I2 => state(0),
      I3 => drp_op_done,
      I4 => state(1),
      O => drpwe_i
    );
\gtpe2_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(15),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[15]\,
      O => DRPDI(15)
    );
\gtpe2_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(14),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[14]\,
      O => DRPDI(14)
    );
\gtpe2_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(13),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[13]\,
      O => DRPDI(13)
    );
\gtpe2_i_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(12),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[12]\,
      O => DRPDI(12)
    );
\gtpe2_i_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
    port map (
      I0 => drpdi_in_lane2(11),
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(2),
      I4 => \n_0_rd_data_reg[11]\,
      I5 => state(1),
      O => DRPDI(11)
    );
\gtpe2_i_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(10),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[10]\,
      O => DRPDI(10)
    );
\gtpe2_i_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane2(9),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[9]\,
      O => DRPDI(9)
    );
gtrxreset_in_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_25
    port map (
      D(0) => next_state(0),
      I1 => n_21_rxpmaresetdone_cdc_sync,
      I3 => I3,
      I4 => I4,
      O195(1 downto 0) => O195(1 downto 0),
      O196(1 downto 0) => O196(1 downto 0),
      O197(1 downto 0) => O197(1 downto 0),
      O198(1 downto 0) => O198(1 downto 0),
      O199(1 downto 0) => O199(1 downto 0),
      O200(1 downto 0) => O200(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      gtrxreset_i => gtrxreset_i,
      gtrxreset_ss => gtrxreset_ss,
      s_out_d1_cdc_to_217 => s_out_d1_cdc_to_217,
      s_out_d2_218 => s_out_d2_218,
      s_out_d3_219 => s_out_d3_219,
      s_out_d4_220 => s_out_d4_220,
      s_out_d5_221 => s_out_d5_221,
      s_out_d6_222 => s_out_d6_222,
      s_out_d7_223 => s_out_d7_223
    );
gtrxreset_o_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => gtrxreset_out,
      R => rst_ss
    );
\rd_data[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => state(1),
      I1 => I4,
      I2 => state(0),
      I3 => state(2),
      O => \n_0_rd_data[15]_i_1__1\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(0),
      Q => \n_0_rd_data_reg[0]\,
      R => rst_ss
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(10),
      Q => \n_0_rd_data_reg[10]\,
      R => rst_ss
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(11),
      Q => \n_0_rd_data_reg[11]\,
      R => rst_ss
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(12),
      Q => \n_0_rd_data_reg[12]\,
      R => rst_ss
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(13),
      Q => \n_0_rd_data_reg[13]\,
      R => rst_ss
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(14),
      Q => \n_0_rd_data_reg[14]\,
      R => rst_ss
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(15),
      Q => \n_0_rd_data_reg[15]\,
      R => rst_ss
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(1),
      Q => \n_0_rd_data_reg[1]\,
      R => rst_ss
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(2),
      Q => \n_0_rd_data_reg[2]\,
      R => rst_ss
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(3),
      Q => \n_0_rd_data_reg[3]\,
      R => rst_ss
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(4),
      Q => \n_0_rd_data_reg[4]\,
      R => rst_ss
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(5),
      Q => \n_0_rd_data_reg[5]\,
      R => rst_ss
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(6),
      Q => \n_0_rd_data_reg[6]\,
      R => rst_ss
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(7),
      Q => \n_0_rd_data_reg[7]\,
      R => rst_ss
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(8),
      Q => \n_0_rd_data_reg[8]\,
      R => rst_ss
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__1\,
      D => drpdo_out_lane2(9),
      Q => \n_0_rd_data_reg[9]\,
      R => rst_ss
    );
rst_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_26
    port map (
      I2 => I2,
      O189(1 downto 0) => O189(1 downto 0),
      O190(1 downto 0) => O190(1 downto 0),
      O191(1 downto 0) => O191(1 downto 0),
      O192(1 downto 0) => O192(1 downto 0),
      O193(1 downto 0) => O193(1 downto 0),
      O194(1 downto 0) => O194(1 downto 0),
      SR(0) => rst_ss,
      drpclk_in => drpclk_in,
      s_out_d1_cdc_to_210 => s_out_d1_cdc_to_210,
      s_out_d2_211 => s_out_d2_211,
      s_out_d3_212 => s_out_d3_212,
      s_out_d4_213 => s_out_d4_213,
      s_out_d5_214 => s_out_d5_214,
      s_out_d6_215 => s_out_d6_215,
      s_out_d7_216 => s_out_d7_216
    );
rxpmaresetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_27
    port map (
      D(0) => next_state(1),
      I1 => I1,
      I4 => I4,
      O1 => n_21_rxpmaresetdone_cdc_sync,
      O183(1 downto 0) => O183(1 downto 0),
      O184(1 downto 0) => O184(1 downto 0),
      O185(1 downto 0) => O185(1 downto 0),
      O186(1 downto 0) => O186(1 downto 0),
      O187(1 downto 0) => O187(1 downto 0),
      O188(1 downto 0) => O188(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      rxpmaresetdone_ss => rxpmaresetdone_ss,
      rxpmaresetdone_sss => rxpmaresetdone_sss,
      s_out_d1_cdc_to_203 => s_out_d1_cdc_to_203,
      s_out_d2_204 => s_out_d2_204,
      s_out_d3_205 => s_out_d3_205,
      s_out_d4_206 => s_out_d4_206,
      s_out_d5_207 => s_out_d5_207,
      s_out_d6_208 => s_out_d6_208,
      s_out_d7_209 => s_out_d7_209
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss,
      R => rst_ss
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => I4,
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(0),
      Q => state(0),
      R => rst_ss
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(1),
      Q => state(1),
      R => rst_ss
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(2),
      Q => state(2),
      R => rst_ss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gtrxreset_seq_28 is
  port (
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_out : out STD_LOGIC;
    drpen_i : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_i : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    I4 : in STD_LOGIC;
    drpdo_out_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane1 : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gtrxreset_seq_28 : entity is "aurora_8b10b_gtrxreset_seq";
end aurora_8b10baurora_8b10b_gtrxreset_seq_28;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gtrxreset_seq_28 is
  signal drp_op_done : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal n_0_DRP_OP_DONE_i_1 : STD_LOGIC;
  signal \n_0_rd_data[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_data_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[10]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[11]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[12]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[13]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[14]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[15]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[4]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[6]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[7]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[8]\ : STD_LOGIC;
  signal \n_0_rd_data_reg[9]\ : STD_LOGIC;
  signal n_21_rxpmaresetdone_cdc_sync : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_ss : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtpe2_i_i_19__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gtpe2_i_i_20__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gtpe2_i_i_21__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gtpe2_i_i_22__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gtpe2_i_i_23__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gtpe2_i_i_24__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gtpe2_i_i_25__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gtpe2_i_i_26__0\ : label is "soft_lutpair185";
begin
DRP_OP_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
    port map (
      I0 => drp_op_done,
      I1 => state(1),
      I2 => state(0),
      I3 => I4,
      I4 => state(2),
      I5 => gtrxreset_ss,
      O => n_0_DRP_OP_DONE_i_1
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => n_0_DRP_OP_DONE_i_1,
      Q => drp_op_done,
      R => '0'
    );
\gtpe2_i_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(8),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[8]\,
      O => DRPDI(8)
    );
\gtpe2_i_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(7),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[7]\,
      O => DRPDI(7)
    );
\gtpe2_i_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(6),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[6]\,
      O => DRPDI(6)
    );
\gtpe2_i_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(5),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[5]\,
      O => DRPDI(5)
    );
\gtpe2_i_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(4),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[4]\,
      O => DRPDI(4)
    );
\gtpe2_i_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(3),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[3]\,
      O => DRPDI(3)
    );
\gtpe2_i_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(2),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[2]\,
      O => DRPDI(2)
    );
\gtpe2_i_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(1),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[1]\,
      O => DRPDI(1)
    );
\gtpe2_i_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(0),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[0]\,
      O => DRPDI(0)
    );
\gtpe2_i_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(8),
      O => DRPADDR(8)
    );
\gtpe2_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88B8B8"
    )
    port map (
      I0 => drpen_in_lane1,
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => drpen_i
    );
\gtpe2_i_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(7),
      O => DRPADDR(7)
    );
\gtpe2_i_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(6),
      O => DRPADDR(6)
    );
\gtpe2_i_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(5),
      O => DRPADDR(5)
    );
\gtpe2_i_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in_lane1(4),
      I1 => drp_op_done,
      O => DRPADDR(4)
    );
\gtpe2_i_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(3),
      O => DRPADDR(3)
    );
\gtpe2_i_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(2),
      O => DRPADDR(2)
    );
\gtpe2_i_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in_lane1(1),
      O => DRPADDR(1)
    );
\gtpe2_i_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in_lane1(0),
      I1 => drp_op_done,
      O => DRPADDR(0)
    );
\gtpe2_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3CAA00"
    )
    port map (
      I0 => drpwe_in_lane1,
      I1 => state(2),
      I2 => state(0),
      I3 => drp_op_done,
      I4 => state(1),
      O => drpwe_i
    );
\gtpe2_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(15),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[15]\,
      O => DRPDI(15)
    );
\gtpe2_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(14),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[14]\,
      O => DRPDI(14)
    );
\gtpe2_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(13),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[13]\,
      O => DRPDI(13)
    );
\gtpe2_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(12),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[12]\,
      O => DRPDI(12)
    );
\gtpe2_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
    port map (
      I0 => drpdi_in_lane1(11),
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(2),
      I4 => \n_0_rd_data_reg[11]\,
      I5 => state(1),
      O => DRPDI(11)
    );
\gtpe2_i_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(10),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[10]\,
      O => DRPDI(10)
    );
\gtpe2_i_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in_lane1(9),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => \n_0_rd_data_reg[9]\,
      O => DRPDI(9)
    );
gtrxreset_in_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_29
    port map (
      D(0) => next_state(0),
      I1 => n_21_rxpmaresetdone_cdc_sync,
      I2 => I2,
      I4 => I4,
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      O181(1 downto 0) => O181(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      gtrxreset_i => gtrxreset_i,
      gtrxreset_ss => gtrxreset_ss,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_202 => s_out_d7_202
    );
gtrxreset_o_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => gtrxreset_out,
      R => rst_ss
    );
\rd_data[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => state(1),
      I1 => I4,
      I2 => state(0),
      I3 => state(2),
      O => \n_0_rd_data[15]_i_1__0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(0),
      Q => \n_0_rd_data_reg[0]\,
      R => rst_ss
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(10),
      Q => \n_0_rd_data_reg[10]\,
      R => rst_ss
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(11),
      Q => \n_0_rd_data_reg[11]\,
      R => rst_ss
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(12),
      Q => \n_0_rd_data_reg[12]\,
      R => rst_ss
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(13),
      Q => \n_0_rd_data_reg[13]\,
      R => rst_ss
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(14),
      Q => \n_0_rd_data_reg[14]\,
      R => rst_ss
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(15),
      Q => \n_0_rd_data_reg[15]\,
      R => rst_ss
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(1),
      Q => \n_0_rd_data_reg[1]\,
      R => rst_ss
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(2),
      Q => \n_0_rd_data_reg[2]\,
      R => rst_ss
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(3),
      Q => \n_0_rd_data_reg[3]\,
      R => rst_ss
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(4),
      Q => \n_0_rd_data_reg[4]\,
      R => rst_ss
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(5),
      Q => \n_0_rd_data_reg[5]\,
      R => rst_ss
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(6),
      Q => \n_0_rd_data_reg[6]\,
      R => rst_ss
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(7),
      Q => \n_0_rd_data_reg[7]\,
      R => rst_ss
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(8),
      Q => \n_0_rd_data_reg[8]\,
      R => rst_ss
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1__0\,
      D => drpdo_out_lane1(9),
      Q => \n_0_rd_data_reg[9]\,
      R => rst_ss
    );
rst_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_30
    port map (
      I1 => I1,
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      SR(0) => rst_ss,
      drpclk_in => drpclk_in,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d2_190 => s_out_d2_190,
      s_out_d3_191 => s_out_d3_191,
      s_out_d4_192 => s_out_d4_192,
      s_out_d5_193 => s_out_d5_193,
      s_out_d6_194 => s_out_d6_194,
      s_out_d7_195 => s_out_d7_195
    );
rxpmaresetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_31
    port map (
      D(0) => next_state(1),
      I3 => I3,
      I4 => I4,
      O1 => n_21_rxpmaresetdone_cdc_sync,
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      rxpmaresetdone_ss => rxpmaresetdone_ss,
      rxpmaresetdone_sss => rxpmaresetdone_sss,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d2_183 => s_out_d2_183,
      s_out_d3_184 => s_out_d3_184,
      s_out_d4_185 => s_out_d4_185,
      s_out_d5_186 => s_out_d5_186,
      s_out_d6_187 => s_out_d6_187,
      s_out_d7_188 => s_out_d7_188
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss,
      R => rst_ss
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => I4,
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(0),
      Q => state(0),
      R => rst_ss
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(1),
      Q => state(1),
      R => rst_ss
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(2),
      Q => state(2),
      R => rst_ss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gtrxreset_seq_32 is
  port (
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrxreset_out : out STD_LOGIC;
    drpen_i : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_i : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    common_reset_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    drpdo_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gtrxreset_seq_32 : entity is "aurora_8b10b_gtrxreset_seq";
end aurora_8b10baurora_8b10b_gtrxreset_seq_32;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gtrxreset_seq_32 is
  signal drp_op_done : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal n_0_DRP_OP_DONE_i_1 : STD_LOGIC;
  signal \n_0_rd_data[15]_i_1\ : STD_LOGIC;
  signal n_21_rxpmaresetdone_cdc_sync : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rst_ss : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtpe2_i_i_19 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of gtpe2_i_i_20 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of gtpe2_i_i_21 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of gtpe2_i_i_22 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of gtpe2_i_i_23 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of gtpe2_i_i_24 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of gtpe2_i_i_25 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of gtpe2_i_i_26 : label is "soft_lutpair180";
begin
DRP_OP_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
    port map (
      I0 => drp_op_done,
      I1 => state(1),
      I2 => state(0),
      I3 => I2,
      I4 => state(2),
      I5 => gtrxreset_ss,
      O => n_0_DRP_OP_DONE_i_1
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => n_0_DRP_OP_DONE_i_1,
      Q => drp_op_done,
      R => '0'
    );
gtpe2_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88B8B8"
    )
    port map (
      I0 => drpen_in,
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      O => drpen_i
    );
gtpe2_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(8),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(8),
      O => DRPDI(8)
    );
gtpe2_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(7),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(7),
      O => DRPDI(7)
    );
gtpe2_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(6),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(6),
      O => DRPDI(6)
    );
gtpe2_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(5),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(5),
      O => DRPDI(5)
    );
gtpe2_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(4),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(4),
      O => DRPDI(4)
    );
gtpe2_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(3),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(3),
      O => DRPDI(3)
    );
gtpe2_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(2),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(2),
      O => DRPDI(2)
    );
gtpe2_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(1),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(1),
      O => DRPDI(1)
    );
gtpe2_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(0),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(0),
      O => DRPDI(0)
    );
gtpe2_i_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(8),
      O => DRPADDR(8)
    );
gtpe2_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3CAA00"
    )
    port map (
      I0 => drpwe_in,
      I1 => state(2),
      I2 => state(0),
      I3 => drp_op_done,
      I4 => state(1),
      O => drpwe_i
    );
gtpe2_i_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(7),
      O => DRPADDR(7)
    );
gtpe2_i_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(6),
      O => DRPADDR(6)
    );
gtpe2_i_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(5),
      O => DRPADDR(5)
    );
gtpe2_i_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in(4),
      I1 => drp_op_done,
      O => DRPADDR(4)
    );
gtpe2_i_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(3),
      O => DRPADDR(3)
    );
gtpe2_i_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(2),
      O => DRPADDR(2)
    );
gtpe2_i_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => drp_op_done,
      I1 => drpaddr_in(1),
      O => DRPADDR(1)
    );
gtpe2_i_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => drpaddr_in(0),
      I1 => drp_op_done,
      O => DRPADDR(0)
    );
gtpe2_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(15),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(15),
      O => DRPDI(15)
    );
gtpe2_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(14),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(14),
      O => DRPDI(14)
    );
gtpe2_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(13),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(13),
      O => DRPDI(13)
    );
gtpe2_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(12),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(12),
      O => DRPDI(12)
    );
gtpe2_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
    port map (
      I0 => drpdi_in(11),
      I1 => drp_op_done,
      I2 => state(0),
      I3 => state(2),
      I4 => rd_data(11),
      I5 => state(1),
      O => DRPDI(11)
    );
gtpe2_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(10),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(10),
      O => DRPDI(10)
    );
gtpe2_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ACACA0A0A0A0A0"
    )
    port map (
      I0 => drpdi_in(9),
      I1 => state(1),
      I2 => drp_op_done,
      I3 => state(0),
      I4 => state(2),
      I5 => rd_data(9),
      O => DRPDI(9)
    );
gtrxreset_in_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_33
    port map (
      D(0) => next_state(0),
      I1 => n_21_rxpmaresetdone_cdc_sync,
      I2 => I2,
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O162(1 downto 0) => O162(1 downto 0),
      O6 => O6,
      Q(2 downto 0) => state(2 downto 0),
      SR(0) => SR(0),
      drpclk_in => drpclk_in,
      gtrxreset_i => gtrxreset_i,
      gtrxreset_ss => gtrxreset_ss,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d2_176 => s_out_d2_176,
      s_out_d3_177 => s_out_d3_177,
      s_out_d4_178 => s_out_d4_178,
      s_out_d5_179 => s_out_d5_179,
      s_out_d6_180 => s_out_d6_180,
      s_out_d7_181 => s_out_d7_181
    );
gtrxreset_o_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => gtrxreset_out,
      R => rst_ss
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => state(1),
      I1 => I2,
      I2 => state(0),
      I3 => state(2),
      O => \n_0_rd_data[15]_i_1\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(0),
      Q => rd_data(0),
      R => rst_ss
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(10),
      Q => rd_data(10),
      R => rst_ss
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(11),
      Q => rd_data(11),
      R => rst_ss
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(12),
      Q => rd_data(12),
      R => rst_ss
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(13),
      Q => rd_data(13),
      R => rst_ss
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(14),
      Q => rd_data(14),
      R => rst_ss
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(15),
      Q => rd_data(15),
      R => rst_ss
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(1),
      Q => rd_data(1),
      R => rst_ss
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(2),
      Q => rd_data(2),
      R => rst_ss
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(3),
      Q => rd_data(3),
      R => rst_ss
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(4),
      Q => rd_data(4),
      R => rst_ss
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(5),
      Q => rd_data(5),
      R => rst_ss
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(6),
      Q => rd_data(6),
      R => rst_ss
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(7),
      Q => rd_data(7),
      R => rst_ss
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(8),
      Q => rd_data(8),
      R => rst_ss
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => \n_0_rd_data[15]_i_1\,
      D => drpdo_out(9),
      Q => rd_data(9),
      R => rst_ss
    );
rst_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_34
    port map (
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O5 => O5,
      SR(0) => rst_ss,
      common_reset_i => common_reset_i,
      drpclk_in => drpclk_in,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d2_169 => s_out_d2_169,
      s_out_d3_170 => s_out_d3_170,
      s_out_d4_171 => s_out_d4_171,
      s_out_d5_172 => s_out_d5_172,
      s_out_d6_173 => s_out_d6_173,
      s_out_d7_174 => s_out_d7_174
    );
rxpmaresetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_35
    port map (
      D(0) => next_state(1),
      I1 => I1,
      I2 => I2,
      O1 => n_21_rxpmaresetdone_cdc_sync,
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O150(1 downto 0) => O150(1 downto 0),
      Q(2 downto 0) => state(2 downto 0),
      drpclk_in => drpclk_in,
      rxpmaresetdone_ss => rxpmaresetdone_ss,
      rxpmaresetdone_sss => rxpmaresetdone_sss,
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d2_162 => s_out_d2_162,
      s_out_d3_163 => s_out_d3_163,
      s_out_d4_164 => s_out_d4_164,
      s_out_d5_165 => s_out_d5_165,
      s_out_d6_166 => s_out_d6_166,
      s_out_d7_167 => s_out_d7_167
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss,
      R => rst_ss
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => I2,
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(0),
      Q => state(0),
      R => rst_ss
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(1),
      Q => state(1),
      R => rst_ss
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => drpclk_in,
      CE => '1',
      D => next_state(2),
      Q => state(2),
      R => rst_ss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_hotplug is
  port (
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_lane3_i : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_hotplug : entity is "aurora_8b10b_hotplug";
end aurora_8b10baurora_8b10b_hotplug;

architecture STRUCTURE of aurora_8b10baurora_8b10b_hotplug is
  signal cc_sync : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_1__2\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_2__2\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_3__2\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_4__2\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_5__2\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_1__2\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_2__2\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1__2\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1__2\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1__2\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1__2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[20]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute counter : integer;
  attribute counter of \count_for_reset_r_reg[0]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[10]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[11]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[12]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[13]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[14]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[15]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[16]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[17]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[18]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[19]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[1]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[20]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[21]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[2]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[3]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[4]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[5]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[6]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[7]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[8]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[9]\ : label is 23;
begin
\count_for_reset_r[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2__2\
    );
\count_for_reset_r[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3__2\
    );
\count_for_reset_r[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4__2\
    );
\count_for_reset_r[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5__2\
    );
\count_for_reset_r[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2__2\
    );
\count_for_reset_r[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3__2\
    );
\count_for_reset_r[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4__2\
    );
\count_for_reset_r[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5__2\
    );
\count_for_reset_r[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2__2\
    );
\count_for_reset_r[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3__2\
    );
\count_for_reset_r[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4__2\
    );
\count_for_reset_r[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5__2\
    );
\count_for_reset_r[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_2__2\
    );
\count_for_reset_r[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_3__2\
    );
\count_for_reset_r[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2__2\
    );
\count_for_reset_r[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3__2\
    );
\count_for_reset_r[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4__2\
    );
\count_for_reset_r[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5__2\
    );
\count_for_reset_r[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2__2\
    );
\count_for_reset_r[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3__2\
    );
\count_for_reset_r[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4__2\
    );
\count_for_reset_r[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5__2\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[0]_i_1__2\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1__2\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1__2\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1__2\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1__2\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1__2\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1__2\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1__2\,
      S(3) => \n_0_count_for_reset_r[0]_i_2__2\,
      S(2) => \n_0_count_for_reset_r[0]_i_3__2\,
      S(1) => \n_0_count_for_reset_r[0]_i_4__2\,
      S(0) => \n_0_count_for_reset_r[0]_i_5__2\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[8]_i_1__2\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[8]_i_1__2\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[12]_i_1__2\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1__2\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1__2\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1__2\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1__2\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1__2\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1__2\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1__2\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1__2\,
      S(3) => \n_0_count_for_reset_r[12]_i_2__2\,
      S(2) => \n_0_count_for_reset_r[12]_i_3__2\,
      S(1) => \n_0_count_for_reset_r[12]_i_4__2\,
      S(0) => \n_0_count_for_reset_r[12]_i_5__2\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[12]_i_1__2\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[12]_i_1__2\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[12]_i_1__2\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[16]_i_1__2\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1__2\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1__2\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1__2\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1__2\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1__2\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1__2\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1__2\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1__2\,
      S(3) => \n_0_count_for_reset_r[16]_i_2__2\,
      S(2) => \n_0_count_for_reset_r[16]_i_3__2\,
      S(1) => \n_0_count_for_reset_r[16]_i_4__2\,
      S(0) => \n_0_count_for_reset_r[16]_i_5__2\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[16]_i_1__2\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[16]_i_1__2\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[16]_i_1__2\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[0]_i_1__2\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[20]_i_1__2\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1__2\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[20]_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_count_for_reset_r_reg[20]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1__2\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1__2\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_count_for_reset_r[20]_i_2__2\,
      S(0) => \n_0_count_for_reset_r[20]_i_3__2\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[20]_i_1__2\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[0]_i_1__2\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[0]_i_1__2\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[4]_i_1__2\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1__2\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1__2\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1__2\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1__2\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1__2\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1__2\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1__2\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1__2\,
      S(3) => \n_0_count_for_reset_r[4]_i_2__2\,
      S(2) => \n_0_count_for_reset_r[4]_i_3__2\,
      S(1) => \n_0_count_for_reset_r[4]_i_4__2\,
      S(0) => \n_0_count_for_reset_r[4]_i_5__2\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[4]_i_1__2\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[4]_i_1__2\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[4]_i_1__2\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[8]_i_1__2\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1__2\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1__2\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1__2\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1__2\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1__2\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1__2\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1__2\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1__2\,
      S(3) => \n_0_count_for_reset_r[8]_i_2__2\,
      S(2) => \n_0_count_for_reset_r[8]_i_3__2\,
      S(1) => \n_0_count_for_reset_r[8]_i_4__2\,
      S(0) => \n_0_count_for_reset_r[8]_i_5__2\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[8]_i_1__2\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
\link_reset_0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_link_reset_0_i_2__2\,
      I1 => \n_0_link_reset_0_i_3__2\,
      I2 => \n_0_link_reset_0_i_4__2\,
      I3 => \n_0_link_reset_0_i_5__2\,
      O => \n_0_link_reset_0_i_1__2\
    );
\link_reset_0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      I1 => count_for_reset_r_reg(20),
      I2 => count_for_reset_r_reg(21),
      I3 => count_for_reset_r_reg(17),
      I4 => count_for_reset_r_reg(18),
      O => \n_0_link_reset_0_i_2__2\
    );
\link_reset_0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F8F8F8"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(1),
      I4 => count_for_reset_r_reg(0),
      O => \n_0_link_reset_0_i_3__2\
    );
\link_reset_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(12),
      I4 => count_for_reset_r_reg(5),
      I5 => count_for_reset_r_reg(8),
      O => \n_0_link_reset_0_i_4__2\
    );
\link_reset_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      I1 => count_for_reset_r_reg(10),
      I2 => count_for_reset_r_reg(14),
      I3 => count_for_reset_r_reg(15),
      I4 => count_for_reset_r_reg(11),
      I5 => count_for_reset_r_reg(13),
      O => \n_0_link_reset_0_i_5__2\
    );
link_reset_0_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_link_reset_0_i_1__2\,
      Q => link_reset_0,
      R => '0'
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_lane3_i,
      R => '0'
    );
rx_cc_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_40
    port map (
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      cc_sync => cc_sync,
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_out_d1_cdc_to_42 => s_out_d1_cdc_to_42,
      s_out_d2_43 => s_out_d2_43,
      s_out_d3_44 => s_out_d3_44,
      s_out_d4_45 => s_out_d4_45,
      s_out_d5_46 => s_out_d5_46,
      s_out_d6_47 => s_out_d6_47,
      s_out_d7_48 => s_out_d7_48
    );
\rx_cc_extend_r2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_rx_cc_extend_r_reg[0]\,
      I2 => \n_0_rx_cc_extend_r2_i_2__2\,
      O => \n_0_rx_cc_extend_r2_i_1__2\
    );
\rx_cc_extend_r2_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(5),
      I3 => p_0_in(6),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \n_0_rx_cc_extend_r2_i_2__2\
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_extend_r2_i_1__2\,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \n_0_rx_cc_extend_r_reg[0]\,
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(0),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(1),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(2),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in(3),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(5),
      Q => p_0_in(4),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(6),
      Q => p_0_in(5),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_i,
      Q => p_0_in(6),
      R => reset_lanes_i(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_hotplug_42 is
  port (
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_lane2_i : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_hotplug_42 : entity is "aurora_8b10b_hotplug";
end aurora_8b10baurora_8b10b_hotplug_42;

architecture STRUCTURE of aurora_8b10baurora_8b10b_hotplug_42 is
  signal cc_sync : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_1__1\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_2__1\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_3__1\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_4__1\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_5__1\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_1__1\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_2__1\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1__1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1__1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1__1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1__1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[20]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute counter : integer;
  attribute counter of \count_for_reset_r_reg[0]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[10]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[11]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[12]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[13]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[14]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[15]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[16]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[17]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[18]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[19]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[1]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[20]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[21]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[2]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[3]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[4]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[5]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[6]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[7]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[8]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[9]\ : label is 23;
begin
\count_for_reset_r[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2__1\
    );
\count_for_reset_r[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3__1\
    );
\count_for_reset_r[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4__1\
    );
\count_for_reset_r[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5__1\
    );
\count_for_reset_r[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2__1\
    );
\count_for_reset_r[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3__1\
    );
\count_for_reset_r[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4__1\
    );
\count_for_reset_r[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5__1\
    );
\count_for_reset_r[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2__1\
    );
\count_for_reset_r[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3__1\
    );
\count_for_reset_r[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4__1\
    );
\count_for_reset_r[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5__1\
    );
\count_for_reset_r[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_2__1\
    );
\count_for_reset_r[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_3__1\
    );
\count_for_reset_r[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2__1\
    );
\count_for_reset_r[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3__1\
    );
\count_for_reset_r[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4__1\
    );
\count_for_reset_r[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5__1\
    );
\count_for_reset_r[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2__1\
    );
\count_for_reset_r[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3__1\
    );
\count_for_reset_r[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4__1\
    );
\count_for_reset_r[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5__1\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[0]_i_1__1\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1__1\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1__1\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1__1\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1__1\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1__1\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1__1\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1__1\,
      S(3) => \n_0_count_for_reset_r[0]_i_2__1\,
      S(2) => \n_0_count_for_reset_r[0]_i_3__1\,
      S(1) => \n_0_count_for_reset_r[0]_i_4__1\,
      S(0) => \n_0_count_for_reset_r[0]_i_5__1\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[8]_i_1__1\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[8]_i_1__1\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[12]_i_1__1\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1__1\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1__1\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1__1\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1__1\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1__1\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1__1\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1__1\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1__1\,
      S(3) => \n_0_count_for_reset_r[12]_i_2__1\,
      S(2) => \n_0_count_for_reset_r[12]_i_3__1\,
      S(1) => \n_0_count_for_reset_r[12]_i_4__1\,
      S(0) => \n_0_count_for_reset_r[12]_i_5__1\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[12]_i_1__1\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[12]_i_1__1\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[12]_i_1__1\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[16]_i_1__1\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1__1\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1__1\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1__1\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1__1\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1__1\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1__1\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1__1\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1__1\,
      S(3) => \n_0_count_for_reset_r[16]_i_2__1\,
      S(2) => \n_0_count_for_reset_r[16]_i_3__1\,
      S(1) => \n_0_count_for_reset_r[16]_i_4__1\,
      S(0) => \n_0_count_for_reset_r[16]_i_5__1\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[16]_i_1__1\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[16]_i_1__1\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[16]_i_1__1\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[0]_i_1__1\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[20]_i_1__1\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1__1\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_count_for_reset_r_reg[20]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1__1\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1__1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_count_for_reset_r[20]_i_2__1\,
      S(0) => \n_0_count_for_reset_r[20]_i_3__1\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[20]_i_1__1\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[0]_i_1__1\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[0]_i_1__1\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[4]_i_1__1\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1__1\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1__1\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1__1\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1__1\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1__1\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1__1\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1__1\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1__1\,
      S(3) => \n_0_count_for_reset_r[4]_i_2__1\,
      S(2) => \n_0_count_for_reset_r[4]_i_3__1\,
      S(1) => \n_0_count_for_reset_r[4]_i_4__1\,
      S(0) => \n_0_count_for_reset_r[4]_i_5__1\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[4]_i_1__1\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[4]_i_1__1\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[4]_i_1__1\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[8]_i_1__1\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1__1\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1__1\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1__1\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1__1\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1__1\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1__1\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1__1\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1__1\,
      S(3) => \n_0_count_for_reset_r[8]_i_2__1\,
      S(2) => \n_0_count_for_reset_r[8]_i_3__1\,
      S(1) => \n_0_count_for_reset_r[8]_i_4__1\,
      S(0) => \n_0_count_for_reset_r[8]_i_5__1\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[8]_i_1__1\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
\link_reset_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_link_reset_0_i_2__1\,
      I1 => \n_0_link_reset_0_i_3__1\,
      I2 => \n_0_link_reset_0_i_4__1\,
      I3 => \n_0_link_reset_0_i_5__1\,
      O => \n_0_link_reset_0_i_1__1\
    );
\link_reset_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      I1 => count_for_reset_r_reg(20),
      I2 => count_for_reset_r_reg(21),
      I3 => count_for_reset_r_reg(17),
      I4 => count_for_reset_r_reg(18),
      O => \n_0_link_reset_0_i_2__1\
    );
\link_reset_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F8F8F8"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(1),
      I4 => count_for_reset_r_reg(0),
      O => \n_0_link_reset_0_i_3__1\
    );
\link_reset_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(12),
      I4 => count_for_reset_r_reg(5),
      I5 => count_for_reset_r_reg(8),
      O => \n_0_link_reset_0_i_4__1\
    );
\link_reset_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      I1 => count_for_reset_r_reg(10),
      I2 => count_for_reset_r_reg(14),
      I3 => count_for_reset_r_reg(15),
      I4 => count_for_reset_r_reg(11),
      I5 => count_for_reset_r_reg(13),
      O => \n_0_link_reset_0_i_5__1\
    );
link_reset_0_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_link_reset_0_i_1__1\,
      Q => link_reset_0,
      R => '0'
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_lane2_i,
      R => '0'
    );
rx_cc_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_46
    port map (
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      cc_sync => cc_sync,
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_out_d1_cdc_to_35 => s_out_d1_cdc_to_35,
      s_out_d2_36 => s_out_d2_36,
      s_out_d3_37 => s_out_d3_37,
      s_out_d4_38 => s_out_d4_38,
      s_out_d5_39 => s_out_d5_39,
      s_out_d6_40 => s_out_d6_40,
      s_out_d7_41 => s_out_d7_41
    );
\rx_cc_extend_r2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_rx_cc_extend_r_reg[0]\,
      I2 => \n_0_rx_cc_extend_r2_i_2__1\,
      O => \n_0_rx_cc_extend_r2_i_1__1\
    );
\rx_cc_extend_r2_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(5),
      I3 => p_0_in(6),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \n_0_rx_cc_extend_r2_i_2__1\
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_extend_r2_i_1__1\,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \n_0_rx_cc_extend_r_reg[0]\,
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(0),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(1),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(2),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in(3),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(5),
      Q => p_0_in(4),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(6),
      Q => p_0_in(5),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_i,
      Q => p_0_in(6),
      R => reset_lanes_i(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_hotplug_48 is
  port (
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_out : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    link_reset_lane2_i : in STD_LOGIC;
    link_reset_lane0_i : in STD_LOGIC;
    link_reset_lane3_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_hotplug_48 : entity is "aurora_8b10b_hotplug";
end aurora_8b10baurora_8b10b_hotplug_48;

architecture STRUCTURE of aurora_8b10baurora_8b10b_hotplug_48 is
  signal cc_sync : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_lane1_i : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_1__0\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_2__0\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_3__0\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_4__0\ : STD_LOGIC;
  signal \n_0_link_reset_0_i_5__0\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r2_i_2__0\ : STD_LOGIC;
  signal \n_0_rx_cc_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[20]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute counter : integer;
  attribute counter of \count_for_reset_r_reg[0]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[10]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[11]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[12]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[13]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[14]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[15]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[16]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[17]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[18]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[19]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[1]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[20]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[21]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[2]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[3]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[4]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[5]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[6]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[7]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[8]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[9]\ : label is 23;
begin
\count_for_reset_r[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2__0\
    );
\count_for_reset_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3__0\
    );
\count_for_reset_r[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4__0\
    );
\count_for_reset_r[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5__0\
    );
\count_for_reset_r[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2__0\
    );
\count_for_reset_r[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3__0\
    );
\count_for_reset_r[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4__0\
    );
\count_for_reset_r[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5__0\
    );
\count_for_reset_r[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2__0\
    );
\count_for_reset_r[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3__0\
    );
\count_for_reset_r[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4__0\
    );
\count_for_reset_r[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5__0\
    );
\count_for_reset_r[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_2__0\
    );
\count_for_reset_r[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_3__0\
    );
\count_for_reset_r[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2__0\
    );
\count_for_reset_r[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3__0\
    );
\count_for_reset_r[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4__0\
    );
\count_for_reset_r[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5__0\
    );
\count_for_reset_r[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2__0\
    );
\count_for_reset_r[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3__0\
    );
\count_for_reset_r[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4__0\
    );
\count_for_reset_r[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5__0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[0]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[0]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[0]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[0]_i_5__0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[12]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[12]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[12]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[12]_i_5__0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[12]_i_1__0\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[16]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[16]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[16]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[16]_i_5__0\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[16]_i_1__0\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[20]_i_1__0\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1__0\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_count_for_reset_r_reg[20]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1__0\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_count_for_reset_r[20]_i_2__0\,
      S(0) => \n_0_count_for_reset_r[20]_i_3__0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[20]_i_1__0\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[0]_i_1__0\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[4]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[4]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[4]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[4]_i_5__0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[4]_i_1__0\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1__0\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1__0\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1__0\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1__0\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1__0\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1__0\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1__0\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1__0\,
      S(3) => \n_0_count_for_reset_r[8]_i_2__0\,
      S(2) => \n_0_count_for_reset_r[8]_i_3__0\,
      S(1) => \n_0_count_for_reset_r[8]_i_4__0\,
      S(0) => \n_0_count_for_reset_r[8]_i_5__0\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[8]_i_1__0\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
\link_reset_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_link_reset_0_i_2__0\,
      I1 => \n_0_link_reset_0_i_3__0\,
      I2 => \n_0_link_reset_0_i_4__0\,
      I3 => \n_0_link_reset_0_i_5__0\,
      O => \n_0_link_reset_0_i_1__0\
    );
\link_reset_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      I1 => count_for_reset_r_reg(20),
      I2 => count_for_reset_r_reg(21),
      I3 => count_for_reset_r_reg(17),
      I4 => count_for_reset_r_reg(18),
      O => \n_0_link_reset_0_i_2__0\
    );
\link_reset_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F8F8F8"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(1),
      I4 => count_for_reset_r_reg(0),
      O => \n_0_link_reset_0_i_3__0\
    );
\link_reset_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(12),
      I4 => count_for_reset_r_reg(5),
      I5 => count_for_reset_r_reg(8),
      O => \n_0_link_reset_0_i_4__0\
    );
\link_reset_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      I1 => count_for_reset_r_reg(10),
      I2 => count_for_reset_r_reg(14),
      I3 => count_for_reset_r_reg(15),
      I4 => count_for_reset_r_reg(11),
      I5 => count_for_reset_r_reg(13),
      O => \n_0_link_reset_0_i_5__0\
    );
link_reset_0_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_link_reset_0_i_1__0\,
      Q => link_reset_0,
      R => '0'
    );
link_reset_out_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => link_reset_lane1_i,
      I1 => link_reset_lane2_i,
      I2 => link_reset_lane0_i,
      I3 => link_reset_lane3_i,
      O => link_reset_out
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_lane1_i,
      R => '0'
    );
rx_cc_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_52
    port map (
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      cc_sync => cc_sync,
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_out_d1_cdc_to_28 => s_out_d1_cdc_to_28,
      s_out_d2_29 => s_out_d2_29,
      s_out_d3_30 => s_out_d3_30,
      s_out_d4_31 => s_out_d4_31,
      s_out_d5_32 => s_out_d5_32,
      s_out_d6_33 => s_out_d6_33,
      s_out_d7_34 => s_out_d7_34
    );
\rx_cc_extend_r2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_rx_cc_extend_r_reg[0]\,
      I2 => \n_0_rx_cc_extend_r2_i_2__0\,
      O => \n_0_rx_cc_extend_r2_i_1__0\
    );
\rx_cc_extend_r2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(5),
      I3 => p_0_in(6),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \n_0_rx_cc_extend_r2_i_2__0\
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_rx_cc_extend_r2_i_1__0\,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \n_0_rx_cc_extend_r_reg[0]\,
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(0),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(1),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(2),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in(3),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(5),
      Q => p_0_in(4),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(6),
      Q => p_0_in(5),
      R => reset_lanes_i(0)
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_i,
      Q => p_0_in(6),
      R => reset_lanes_i(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_hotplug_54 is
  port (
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_lane0_i : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_cc_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_hotplug_54 : entity is "aurora_8b10b_hotplug";
end aurora_8b10baurora_8b10b_hotplug_54;

architecture STRUCTURE of aurora_8b10baurora_8b10b_hotplug_54 is
  signal cc_sync : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal link_reset_0 : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[12]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[16]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[20]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_2\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_3\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_4\ : STD_LOGIC;
  signal \n_0_count_for_reset_r[8]_i_5\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_link_reset_0_i_1 : STD_LOGIC;
  signal n_0_link_reset_0_i_2 : STD_LOGIC;
  signal n_0_link_reset_0_i_3 : STD_LOGIC;
  signal n_0_link_reset_0_i_4 : STD_LOGIC;
  signal n_0_link_reset_0_i_5 : STD_LOGIC;
  signal n_0_rx_cc_extend_r2_i_1 : STD_LOGIC;
  signal n_0_rx_cc_extend_r2_i_2 : STD_LOGIC;
  signal \n_0_rx_cc_extend_r_reg[0]\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_count_for_reset_r_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute counter : integer;
  attribute counter of \count_for_reset_r_reg[0]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[10]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[11]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[12]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[13]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[14]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[15]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[16]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[17]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[18]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[19]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[1]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[20]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[21]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[2]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[3]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[4]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[5]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[6]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[7]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[8]\ : label is 23;
  attribute counter of \count_for_reset_r_reg[9]\ : label is 23;
begin
\count_for_reset_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(3),
      O => \n_0_count_for_reset_r[0]_i_2\
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      O => \n_0_count_for_reset_r[0]_i_3\
    );
\count_for_reset_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(1),
      O => \n_0_count_for_reset_r[0]_i_4\
    );
\count_for_reset_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => count_for_reset_r_reg(0),
      O => \n_0_count_for_reset_r[0]_i_5\
    );
\count_for_reset_r[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(15),
      O => \n_0_count_for_reset_r[12]_i_2\
    );
\count_for_reset_r[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(14),
      O => \n_0_count_for_reset_r[12]_i_3\
    );
\count_for_reset_r[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(13),
      O => \n_0_count_for_reset_r[12]_i_4\
    );
\count_for_reset_r[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(12),
      O => \n_0_count_for_reset_r[12]_i_5\
    );
\count_for_reset_r[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      O => \n_0_count_for_reset_r[16]_i_2\
    );
\count_for_reset_r[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(18),
      O => \n_0_count_for_reset_r[16]_i_3\
    );
\count_for_reset_r[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(17),
      O => \n_0_count_for_reset_r[16]_i_4\
    );
\count_for_reset_r[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      O => \n_0_count_for_reset_r[16]_i_5\
    );
\count_for_reset_r[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(21),
      O => \n_0_count_for_reset_r[20]_i_2\
    );
\count_for_reset_r[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(20),
      O => \n_0_count_for_reset_r[20]_i_3\
    );
\count_for_reset_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      O => \n_0_count_for_reset_r[4]_i_2\
    );
\count_for_reset_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(6),
      O => \n_0_count_for_reset_r[4]_i_3\
    );
\count_for_reset_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(5),
      O => \n_0_count_for_reset_r[4]_i_4\
    );
\count_for_reset_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(4),
      O => \n_0_count_for_reset_r[4]_i_5\
    );
\count_for_reset_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(11),
      O => \n_0_count_for_reset_r[8]_i_2\
    );
\count_for_reset_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(10),
      O => \n_0_count_for_reset_r[8]_i_3\
    );
\count_for_reset_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(9),
      O => \n_0_count_for_reset_r[8]_i_4\
    );
\count_for_reset_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => count_for_reset_r_reg(8),
      O => \n_0_count_for_reset_r[8]_i_5\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_count_for_reset_r_reg[0]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[0]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[0]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_count_for_reset_r_reg[0]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[0]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[0]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[0]_i_1\,
      S(3) => \n_0_count_for_reset_r[0]_i_2\,
      S(2) => \n_0_count_for_reset_r[0]_i_3\,
      S(1) => \n_0_count_for_reset_r[0]_i_4\,
      S(0) => \n_0_count_for_reset_r[0]_i_5\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[8]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[12]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[12]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[12]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[12]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[12]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[12]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[12]_i_1\,
      S(3) => \n_0_count_for_reset_r[12]_i_2\,
      S(2) => \n_0_count_for_reset_r[12]_i_3\,
      S(1) => \n_0_count_for_reset_r[12]_i_4\,
      S(0) => \n_0_count_for_reset_r[12]_i_5\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[12]_i_1\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[12]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[16]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[16]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[16]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[16]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[16]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[16]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[16]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[16]_i_1\,
      S(3) => \n_0_count_for_reset_r[16]_i_2\,
      S(2) => \n_0_count_for_reset_r[16]_i_3\,
      S(1) => \n_0_count_for_reset_r[16]_i_4\,
      S(0) => \n_0_count_for_reset_r[16]_i_5\
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[16]_i_1\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[16]_i_1\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_count_for_reset_r_reg[20]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 2) => \NLW_count_for_reset_r_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_count_for_reset_r_reg[20]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[20]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_count_for_reset_r[20]_i_2\,
      S(0) => \n_0_count_for_reset_r[20]_i_3\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[20]_i_1\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[0]_i_1\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[0]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[4]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[4]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[4]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[4]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[4]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[4]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[4]_i_1\,
      S(3) => \n_0_count_for_reset_r[4]_i_2\,
      S(2) => \n_0_count_for_reset_r[4]_i_3\,
      S(1) => \n_0_count_for_reset_r[4]_i_4\,
      S(0) => \n_0_count_for_reset_r[4]_i_5\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_5_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_4_count_for_reset_r_reg[4]_i_1\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_7_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_count_for_reset_r_reg[4]_i_1\,
      CO(3) => \n_0_count_for_reset_r_reg[8]_i_1\,
      CO(2) => \n_1_count_for_reset_r_reg[8]_i_1\,
      CO(1) => \n_2_count_for_reset_r_reg[8]_i_1\,
      CO(0) => \n_3_count_for_reset_r_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_count_for_reset_r_reg[8]_i_1\,
      O(2) => \n_5_count_for_reset_r_reg[8]_i_1\,
      O(1) => \n_6_count_for_reset_r_reg[8]_i_1\,
      O(0) => \n_7_count_for_reset_r_reg[8]_i_1\,
      S(3) => \n_0_count_for_reset_r[8]_i_2\,
      S(2) => \n_0_count_for_reset_r[8]_i_3\,
      S(1) => \n_0_count_for_reset_r[8]_i_4\,
      S(0) => \n_0_count_for_reset_r[8]_i_5\
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_6_count_for_reset_r_reg[8]_i_1\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
link_reset_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => n_0_link_reset_0_i_2,
      I1 => n_0_link_reset_0_i_3,
      I2 => n_0_link_reset_0_i_4,
      I3 => n_0_link_reset_0_i_5,
      O => n_0_link_reset_0_i_1
    );
link_reset_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => count_for_reset_r_reg(16),
      I1 => count_for_reset_r_reg(20),
      I2 => count_for_reset_r_reg(21),
      I3 => count_for_reset_r_reg(17),
      I4 => count_for_reset_r_reg(18),
      O => n_0_link_reset_0_i_2
    );
link_reset_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F8F8F8"
    )
    port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(1),
      I4 => count_for_reset_r_reg(0),
      O => n_0_link_reset_0_i_3
    );
link_reset_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(7),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(12),
      I4 => count_for_reset_r_reg(5),
      I5 => count_for_reset_r_reg(8),
      O => n_0_link_reset_0_i_4
    );
link_reset_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => count_for_reset_r_reg(19),
      I1 => count_for_reset_r_reg(10),
      I2 => count_for_reset_r_reg(14),
      I3 => count_for_reset_r_reg(15),
      I4 => count_for_reset_r_reg(11),
      I5 => count_for_reset_r_reg(13),
      O => n_0_link_reset_0_i_5
    );
link_reset_0_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_link_reset_0_i_1,
      Q => link_reset_0,
      R => '0'
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_lane0_i,
      R => '0'
    );
rx_cc_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_58
    port map (
      O24(1 downto 0) => O24(1 downto 0),
      O25(1 downto 0) => O25(1 downto 0),
      O26(1 downto 0) => O26(1 downto 0),
      O27(1 downto 0) => O27(1 downto 0),
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      cc_sync => cc_sync,
      init_clk_in => init_clk_in,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      s_out_d1_cdc_to_21 => s_out_d1_cdc_to_21,
      s_out_d2_22 => s_out_d2_22,
      s_out_d3_23 => s_out_d3_23,
      s_out_d4_24 => s_out_d4_24,
      s_out_d5_25 => s_out_d5_25,
      s_out_d6_26 => s_out_d6_26,
      s_out_d7_27 => s_out_d7_27
    );
rx_cc_extend_r2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_rx_cc_extend_r_reg[0]\,
      I2 => n_0_rx_cc_extend_r2_i_2,
      O => n_0_rx_cc_extend_r2_i_1
    );
rx_cc_extend_r2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(5),
      I3 => p_0_in(6),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => n_0_rx_cc_extend_r2_i_2
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_rx_cc_extend_r2_i_1,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \n_0_rx_cc_extend_r_reg[0]\,
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(0),
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(1),
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(2),
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in(3),
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(5),
      Q => p_0_in(4),
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(6),
      Q => p_0_in(5),
      R => RESET_LANES(0)
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_i,
      Q => p_0_in(6),
      R => RESET_LANES(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_rx_startup_fsm is
  port (
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm_gt_rx_reset_t : out STD_LOGIC;
    gt_rxuserrdy_i : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    gt0_pll0refclklost_in : in STD_LOGIC;
    rx_cdrlocked : in STD_LOGIC;
    rxfsm_soft_reset_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_rx_startup_fsm : entity is "aurora_8b10b_rx_startup_fsm";
end aurora_8b10baurora_8b10b_rx_startup_fsm;

architecture STRUCTURE of aurora_8b10baurora_8b10b_rx_startup_fsm is
  signal check_tlock_max : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \^fsm_gt_rx_reset_t\ : STD_LOGIC;
  signal \^gt_rxuserrdy_i\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[8]\ : STD_LOGIC;
  signal n_0_GTRXRESET_i_1 : STD_LOGIC;
  signal n_0_RXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_i_2 : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal \n_0_init_wait_count[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_reclocked_i_2__0\ : STD_LOGIC;
  signal n_0_reset_time_out_i_10 : STD_LOGIC;
  signal n_0_reset_time_out_i_11 : STD_LOGIC;
  signal n_0_reset_time_out_i_13 : STD_LOGIC;
  signal \n_0_reset_time_out_i_3__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_4__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_5__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_6__0\ : STD_LOGIC;
  signal n_0_reset_time_out_i_8 : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__0\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_i_2 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_4 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_reg : STD_LOGIC;
  signal n_0_time_out_100us_i_1 : STD_LOGIC;
  signal n_0_time_out_100us_i_2 : STD_LOGIC;
  signal n_0_time_out_100us_i_3 : STD_LOGIC;
  signal n_0_time_out_1us_i_1 : STD_LOGIC;
  signal n_0_time_out_1us_i_2 : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_3__0\ : STD_LOGIC;
  signal n_0_time_out_2ms_i_4 : STD_LOGIC;
  signal n_0_time_out_2ms_i_5 : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_3__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__0\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_2 : STD_LOGIC;
  signal n_0_time_tlock_max_i_3 : STD_LOGIC;
  signal n_0_time_tlock_max_i_4 : STD_LOGIC;
  signal n_0_time_tlock_max_i_5 : STD_LOGIC;
  signal n_0_time_tlock_max_i_6 : STD_LOGIC;
  signal n_0_time_tlock_max_i_7 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_19_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_19_pll0lock_cdc_sync : STD_LOGIC;
  signal n_19_rx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_19_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal n_20_data_valid_cdc_sync : STD_LOGIC;
  signal n_20_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_20_pll0lock_cdc_sync : STD_LOGIC;
  signal n_20_rx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_20_rxresetdone_cdc_sync : STD_LOGIC;
  signal n_20_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal n_21_data_valid_cdc_sync : STD_LOGIC;
  signal n_22_data_valid_cdc_sync : STD_LOGIC;
  signal n_23_data_valid_cdc_sync : STD_LOGIC;
  signal n_24_data_valid_cdc_sync : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal run_phase_alignment_int : STD_LOGIC;
  signal rx_state_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_100us : STD_LOGIC;
  signal time_out_1us : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[2]_i_10\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[2]_i_11\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[2]_i_8\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[3]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[3]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[5]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[6]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[7]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[9]_i_12\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[9]_i_14\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[9]_i_15\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[9]_i_16\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of check_tlock_max_i_2 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair217";
  attribute counter : integer;
  attribute counter of \init_wait_count_reg[0]\ : label is 28;
  attribute counter of \init_wait_count_reg[1]\ : label is 28;
  attribute counter of \init_wait_count_reg[2]\ : label is 28;
  attribute counter of \init_wait_count_reg[3]\ : label is 28;
  attribute counter of \init_wait_count_reg[4]\ : label is 28;
  attribute counter of \init_wait_count_reg[5]\ : label is 28;
  attribute counter of \init_wait_count_reg[6]\ : label is 28;
  attribute counter of \init_wait_count_reg[7]\ : label is 28;
  attribute SOFT_HLUTNM of \init_wait_done_i_2__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3__0\ : label is "soft_lutpair199";
  attribute counter of \mmcm_lock_count_reg[0]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[1]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[2]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[3]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[4]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[5]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[6]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[7]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[8]\ : label is 31;
  attribute counter of \mmcm_lock_count_reg[9]\ : label is 31;
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_2__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of reset_time_out_i_10 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of reset_time_out_i_13 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \reset_time_out_i_4__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of reset_time_out_i_8 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of time_out_100us_i_3 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of time_out_2ms_i_5 : label is "soft_lutpair209";
  attribute counter of \time_out_counter_reg[0]\ : label is 29;
  attribute counter of \time_out_counter_reg[10]\ : label is 29;
  attribute counter of \time_out_counter_reg[11]\ : label is 29;
  attribute counter of \time_out_counter_reg[12]\ : label is 29;
  attribute counter of \time_out_counter_reg[13]\ : label is 29;
  attribute counter of \time_out_counter_reg[14]\ : label is 29;
  attribute counter of \time_out_counter_reg[15]\ : label is 29;
  attribute counter of \time_out_counter_reg[16]\ : label is 29;
  attribute counter of \time_out_counter_reg[17]\ : label is 29;
  attribute counter of \time_out_counter_reg[18]\ : label is 29;
  attribute counter of \time_out_counter_reg[1]\ : label is 29;
  attribute counter of \time_out_counter_reg[2]\ : label is 29;
  attribute counter of \time_out_counter_reg[3]\ : label is 29;
  attribute counter of \time_out_counter_reg[4]\ : label is 29;
  attribute counter of \time_out_counter_reg[5]\ : label is 29;
  attribute counter of \time_out_counter_reg[6]\ : label is 29;
  attribute counter of \time_out_counter_reg[7]\ : label is 29;
  attribute counter of \time_out_counter_reg[8]\ : label is 29;
  attribute counter of \time_out_counter_reg[9]\ : label is 29;
  attribute SOFT_HLUTNM of time_tlock_max_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of time_tlock_max_i_3 : label is "soft_lutpair209";
  attribute counter of \wait_bypass_count_reg[0]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[10]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[11]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[12]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[1]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[2]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[3]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[4]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[5]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[6]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[7]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[8]\ : label is 30;
  attribute counter of \wait_bypass_count_reg[9]\ : label is 30;
begin
  fsm_gt_rx_reset_t <= \^fsm_gt_rx_reset_t\;
  gt_rxuserrdy_i <= \^gt_rxuserrdy_i\;
\FSM_onehot_rx_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => time_tlock_max,
      O => \n_0_FSM_onehot_rx_state[2]_i_10\
    );
\FSM_onehot_rx_state[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => time_out_100us,
      O => \n_0_FSM_onehot_rx_state[2]_i_11\
    );
\FSM_onehot_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => n_0_check_tlock_max_i_2,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I4 => check_tlock_max,
      I5 => \n_0_FSM_onehot_rx_state[2]_i_8\,
      O => \n_0_FSM_onehot_rx_state[2]_i_2\
    );
\FSM_onehot_rx_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => time_out_2ms,
      I2 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I3 => rx_state_reg(3),
      I4 => \n_0_FSM_onehot_rx_state[2]_i_9\,
      O => \n_0_FSM_onehot_rx_state[2]_i_3\
    );
\FSM_onehot_rx_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      I3 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I4 => run_phase_alignment_int,
      I5 => \n_0_FSM_onehot_rx_state[3]_i_3\,
      O => \n_0_FSM_onehot_rx_state[2]_i_4\
    );
\FSM_onehot_rx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => n_0_check_tlock_max_i_2,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I3 => check_tlock_max,
      I4 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_rx_state[2]_i_10\,
      O => \n_0_FSM_onehot_rx_state[2]_i_5\
    );
\FSM_onehot_rx_state[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => time_out_2ms,
      O => \n_0_FSM_onehot_rx_state[2]_i_8\
    );
\FSM_onehot_rx_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => check_tlock_max,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I5 => run_phase_alignment_int,
      O => \n_0_FSM_onehot_rx_state[2]_i_9\
    );
\FSM_onehot_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      I3 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I4 => run_phase_alignment_int,
      I5 => \n_0_FSM_onehot_rx_state[3]_i_3\,
      O => \n_0_FSM_onehot_rx_state[3]_i_1\
    );
\FSM_onehot_rx_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => check_tlock_max,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_FSM_onehot_rx_state[3]_i_2\
    );
\FSM_onehot_rx_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I2 => rx_state_reg(3),
      O => \n_0_FSM_onehot_rx_state[3]_i_3\
    );
\FSM_onehot_rx_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I1 => time_out_2ms,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state[5]_i_2\,
      O => \n_0_FSM_onehot_rx_state[4]_i_1\
    );
\FSM_onehot_rx_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_rx_state[5]_i_2\,
      O => \n_0_FSM_onehot_rx_state[5]_i_1\
    );
\FSM_onehot_rx_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I4 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      I5 => rx_state_reg(3),
      O => \n_0_FSM_onehot_rx_state[5]_i_2\
    );
\FSM_onehot_rx_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[6]_i_2\,
      I1 => time_tlock_max,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_rx_state[6]_i_1\
    );
\FSM_onehot_rx_state[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => check_tlock_max,
      I2 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => n_0_check_tlock_max_i_2,
      O => \n_0_FSM_onehot_rx_state[6]_i_2\
    );
\FSM_onehot_rx_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[7]_i_2\,
      I1 => time_out_2ms,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_rx_state[7]_i_1\
    );
\FSM_onehot_rx_state[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => check_tlock_max,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => n_0_check_tlock_max_i_2,
      O => \n_0_FSM_onehot_rx_state[7]_i_2\
    );
\FSM_onehot_rx_state[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_2\
    );
\FSM_onehot_rx_state[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I3 => check_tlock_max,
      O => \n_0_FSM_onehot_rx_state[8]_i_3\
    );
\FSM_onehot_rx_state[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => gt0_pll0refclklost_in,
      I1 => \n_0_FSM_onehot_rx_state[9]_i_4\,
      I2 => rxfsm_soft_reset_r,
      O => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I4 => rx_state_reg(3),
      I5 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O => \n_0_FSM_onehot_rx_state[9]_i_10\
    );
\FSM_onehot_rx_state[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      O => \n_0_FSM_onehot_rx_state[9]_i_12\
    );
\FSM_onehot_rx_state[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F44444F444"
    )
    port map (
      I0 => gt0_pll0refclklost_in,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => check_tlock_max,
      I3 => time_tlock_max,
      I4 => n_0_reset_time_out_reg,
      I5 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_FSM_onehot_rx_state[9]_i_13\
    );
\FSM_onehot_rx_state[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => check_tlock_max,
      I2 => n_0_reset_time_out_reg,
      I3 => time_out_100us,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => \n_0_FSM_onehot_rx_state[9]_i_14\
    );
\FSM_onehot_rx_state[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I1 => rx_cdrlocked,
      I2 => run_phase_alignment_int,
      O => \n_0_FSM_onehot_rx_state[9]_i_15\
    );
\FSM_onehot_rx_state[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF88AA88"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => n_0_reset_time_out_reg,
      I3 => time_out_2ms,
      I4 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_FSM_onehot_rx_state[9]_i_16\
    );
\FSM_onehot_rx_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I2 => rx_state_reg(3),
      I3 => run_phase_alignment_int,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I5 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      O => \n_0_FSM_onehot_rx_state[9]_i_4\
    );
\FSM_onehot_rx_state[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I3 => rx_state_reg(3),
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => \n_0_FSM_onehot_rx_state[9]_i_9\
    );
\FSM_onehot_rx_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => '0',
      Q => \n_0_FSM_onehot_rx_state_reg[1]\,
      S => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => n_24_data_valid_cdc_sync,
      Q => \n_0_FSM_onehot_rx_state_reg[2]\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[3]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[3]\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[4]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[4]\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[5]_i_1\,
      Q => check_tlock_max,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[6]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[6]\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => \n_0_FSM_onehot_rx_state[7]_i_1\,
      Q => run_phase_alignment_int,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => n_19_time_out_wait_bypass_cdc_sync,
      Q => \n_0_FSM_onehot_rx_state_reg[8]\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_22_data_valid_cdc_sync,
      D => n_23_data_valid_cdc_sync,
      Q => rx_state_reg(3),
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
GTRXRESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33F73300"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[5]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state[3]_i_1\,
      I4 => \^fsm_gt_rx_reset_t\,
      O => n_0_GTRXRESET_i_1
    );
GTRXRESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_GTRXRESET_i_1,
      Q => \^fsm_gt_rx_reset_t\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BF8880"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => gt_txuserrdy_i,
      I2 => \n_0_FSM_onehot_rx_state[7]_i_2\,
      I3 => \n_0_FSM_onehot_rx_state[3]_i_1\,
      I4 => \^gt_rxuserrdy_i\,
      O => n_0_RXUSERRDY_i_1
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_RXUSERRDY_i_1,
      Q => \^gt_rxuserrdy_i\,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
check_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
    port map (
      I0 => n_0_check_tlock_max_i_2,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I2 => check_tlock_max,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I5 => n_0_check_tlock_max_reg,
      O => n_0_check_tlock_max_i_1
    );
check_tlock_max_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I1 => run_phase_alignment_int,
      I2 => rx_state_reg(3),
      I3 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => n_0_check_tlock_max_i_2
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_check_tlock_max_i_1,
      Q => n_0_check_tlock_max_reg,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
data_valid_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_10
    port map (
      D(1) => n_23_data_valid_cdc_sync,
      D(0) => n_24_data_valid_cdc_sync,
      E(0) => n_22_data_valid_cdc_sync,
      I1 => n_0_rx_fsm_reset_done_int_i_3,
      I10 => \n_0_FSM_onehot_rx_state[9]_i_9\,
      I11 => \n_0_FSM_onehot_rx_state[9]_i_12\,
      I12 => \n_0_FSM_onehot_rx_state[3]_i_3\,
      I13 => \n_0_FSM_onehot_rx_state[3]_i_2\,
      I14 => n_0_reset_time_out_i_8,
      I15 => n_20_pll0lock_cdc_sync,
      I16 => n_0_reset_time_out_i_10,
      I17 => n_0_reset_time_out_i_11,
      I18 => n_20_rxresetdone_cdc_sync,
      I19 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I2 => n_0_rx_fsm_reset_done_int_i_4,
      I20 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I21 => \n_0_FSM_onehot_rx_state[2]_i_2\,
      I22 => \n_0_FSM_onehot_rx_state[2]_i_3\,
      I23 => \n_0_FSM_onehot_rx_state[2]_i_4\,
      I24 => \n_0_FSM_onehot_rx_state[2]_i_5\,
      I25 => n_20_time_out_wait_bypass_cdc_sync,
      I26 => \n_0_FSM_onehot_rx_state[2]_i_11\,
      I27 => \n_0_FSM_onehot_rx_state[9]_i_10\,
      I3 => n_0_rx_fsm_reset_done_int_reg,
      I4 => \n_0_reset_time_out_i_3__0\,
      I5 => \n_0_reset_time_out_i_4__0\,
      I6 => \n_0_reset_time_out_i_5__0\,
      I7 => \n_0_reset_time_out_i_6__0\,
      I8 => n_0_reset_time_out_reg,
      I9 => n_19_pll0lock_cdc_sync,
      O1 => n_20_data_valid_cdc_sync,
      O126(1 downto 0) => O126(1 downto 0),
      O127(1 downto 0) => O127(1 downto 0),
      O128(1 downto 0) => O128(1 downto 0),
      O129(1 downto 0) => O129(1 downto 0),
      O130(1 downto 0) => O130(1 downto 0),
      O131(1 downto 0) => O131(1 downto 0),
      O2 => n_21_data_valid_cdc_sync,
      Q(8) => rx_state_reg(3),
      Q(7) => \n_0_FSM_onehot_rx_state_reg[8]\,
      Q(6) => run_phase_alignment_int,
      Q(5) => \n_0_FSM_onehot_rx_state_reg[6]\,
      Q(4) => check_tlock_max,
      Q(3) => \n_0_FSM_onehot_rx_state_reg[4]\,
      Q(2) => \n_0_FSM_onehot_rx_state_reg[3]\,
      Q(1) => \n_0_FSM_onehot_rx_state_reg[2]\,
      Q(0) => \n_0_FSM_onehot_rx_state_reg[1]\,
      data_valid_sync => data_valid_sync,
      init_clk_in => init_clk_in,
      init_wait_done => init_wait_done,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      rxresetdone_s3 => rxresetdone_s3,
      s_out_d1_cdc_to_140 => s_out_d1_cdc_to_140,
      s_out_d2_141 => s_out_d2_141,
      s_out_d3_142 => s_out_d3_142,
      s_out_d4_143 => s_out_d4_143,
      s_out_d5_144 => s_out_d5_144,
      s_out_d6_145 => s_out_d6_145,
      s_out_d7_146 => s_out_d7_146,
      time_out_100us => time_out_100us,
      time_out_1us => time_out_1us
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => init_wait_count_reg(0),
      O => \n_0_init_wait_count[0]_i_1__0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__2\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      O => \p_0_in__2\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__2\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      O => \p_0_in__2\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__2\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
    port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => \n_0_init_wait_count[6]_i_2__0\,
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(6),
      O => \p_0_in__2\(6)
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \n_0_init_wait_count[6]_i_2__0\
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => \n_0_init_wait_count[7]_i_3__0\,
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(7),
      I5 => init_wait_count_reg(3),
      O => \n_0_init_wait_count[7]_i_1__0\
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => init_wait_count_reg(6),
      I1 => \n_0_init_wait_count[7]_i_4__0\,
      I2 => init_wait_count_reg(7),
      O => \p_0_in__2\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(2),
      O => \n_0_init_wait_count[7]_i_3__0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => \n_0_init_wait_count[7]_i_4__0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \n_0_init_wait_count[0]_i_1__0\,
      Q => init_wait_count_reg(0),
      R => '0'
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(1),
      Q => init_wait_count_reg(1),
      R => '0'
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(2),
      Q => init_wait_count_reg(2),
      R => '0'
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(3),
      Q => init_wait_count_reg(3),
      R => '0'
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(4),
      Q => init_wait_count_reg(4),
      R => '0'
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(5),
      Q => init_wait_count_reg(5),
      R => '0'
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(6),
      Q => init_wait_count_reg(6),
      R => '0'
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      D => \p_0_in__2\(7),
      Q => init_wait_count_reg(7),
      R => '0'
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
    port map (
      I0 => init_wait_done,
      I1 => \n_0_init_wait_count[7]_i_3__0\,
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(4),
      I5 => \n_0_init_wait_done_i_2__0\,
      O => \n_0_init_wait_done_i_1__0\
    );
\init_wait_done_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => init_wait_count_reg(6),
      I1 => init_wait_count_reg(7),
      O => \n_0_init_wait_done_i_2__0\
    );
init_wait_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_init_wait_done_i_1__0\,
      Q => init_wait_done,
      R => '0'
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I1 => mmcm_lock_count_reg(6),
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I2 => mmcm_lock_count_reg(7),
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I2 => mmcm_lock_count_reg(6),
      I3 => mmcm_lock_count_reg(8),
      O => \p_0_in__3\(8)
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I2 => mmcm_lock_count_reg(6),
      I3 => mmcm_lock_count_reg(8),
      I4 => mmcm_lock_count_reg(9),
      O => \n_0_mmcm_lock_count[9]_i_2__0\
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
    port map (
      I0 => mmcm_lock_count_reg(8),
      I1 => mmcm_lock_count_reg(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I3 => mmcm_lock_count_reg(7),
      I4 => mmcm_lock_count_reg(9),
      O => \p_0_in__3\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \n_0_mmcm_lock_count[9]_i_4__0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(0),
      Q => mmcm_lock_count_reg(0),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(1),
      Q => mmcm_lock_count_reg(1),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(2),
      Q => mmcm_lock_count_reg(2),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(3),
      Q => mmcm_lock_count_reg(3),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(4),
      Q => mmcm_lock_count_reg(4),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(5),
      Q => mmcm_lock_count_reg(5),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(6),
      Q => mmcm_lock_count_reg(6),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(7),
      Q => mmcm_lock_count_reg(7),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(8),
      Q => mmcm_lock_count_reg(8),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__3\(9),
      Q => mmcm_lock_count_reg(9),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
mmcm_lock_reclocked_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_11
    port map (
      I1 => \n_0_mmcm_lock_reclocked_i_2__0\,
      O1 => n_20_mmcm_lock_reclocked_cdc_sync,
      O120(1 downto 0) => O120(1 downto 0),
      O121(1 downto 0) => O121(1 downto 0),
      O122(1 downto 0) => O122(1 downto 0),
      O123(1 downto 0) => O123(1 downto 0),
      O124(1 downto 0) => O124(1 downto 0),
      O125(1 downto 0) => O125(1 downto 0),
      SR(0) => n_19_mmcm_lock_reclocked_cdc_sync,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      s_out_d1_cdc_to_133 => s_out_d1_cdc_to_133,
      s_out_d2_134 => s_out_d2_134,
      s_out_d3_135 => s_out_d3_135,
      s_out_d4_136 => s_out_d4_136,
      s_out_d5_137 => s_out_d5_137,
      s_out_d6_138 => s_out_d6_138,
      s_out_d7_139 => s_out_d7_139
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => mmcm_lock_count_reg(9),
      I1 => mmcm_lock_count_reg(8),
      I2 => mmcm_lock_count_reg(6),
      I3 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I4 => mmcm_lock_count_reg(7),
      O => \n_0_mmcm_lock_reclocked_i_2__0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_20_mmcm_lock_reclocked_cdc_sync,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll0lock_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_12
    port map (
      I1 => I1,
      I2 => \n_0_FSM_onehot_rx_state[9]_i_13\,
      I3 => \n_0_FSM_onehot_rx_state[9]_i_14\,
      I4 => \n_0_FSM_onehot_rx_state[9]_i_15\,
      I5 => \n_0_FSM_onehot_rx_state[9]_i_16\,
      O1 => n_19_pll0lock_cdc_sync,
      O132(1 downto 0) => O132(1 downto 0),
      O133(1 downto 0) => O133(1 downto 0),
      O134(1 downto 0) => O134(1 downto 0),
      O135(1 downto 0) => O135(1 downto 0),
      O136(1 downto 0) => O136(1 downto 0),
      O137(1 downto 0) => O137(1 downto 0),
      O2 => n_20_pll0lock_cdc_sync,
      Q(1) => \n_0_FSM_onehot_rx_state_reg[8]\,
      Q(0) => \n_0_FSM_onehot_rx_state_reg[3]\,
      data_valid_sync => data_valid_sync,
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_147 => s_out_d1_cdc_to_147,
      s_out_d2_148 => s_out_d2_148,
      s_out_d3_149 => s_out_d3_149,
      s_out_d4_150 => s_out_d4_150,
      s_out_d5_151 => s_out_d5_151,
      s_out_d6_152 => s_out_d6_152,
      s_out_d7_153 => s_out_d7_153
    );
pll1lock_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_13
    port map (
      O138(1 downto 0) => O138(1 downto 0),
      O139(1 downto 0) => O139(1 downto 0),
      O140(1 downto 0) => O140(1 downto 0),
      O141(1 downto 0) => O141(1 downto 0),
      O142(1 downto 0) => O142(1 downto 0),
      O143(1 downto 0) => O143(1 downto 0),
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_154 => s_out_d1_cdc_to_154,
      s_out_d2_155 => s_out_d2_155,
      s_out_d3_156 => s_out_d3_156,
      s_out_d4_157 => s_out_d4_157,
      s_out_d5_158 => s_out_d5_158,
      s_out_d6_159 => s_out_d6_159,
      s_out_d7_160 => s_out_d7_160
    );
reset_time_out_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => check_tlock_max,
      I2 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => n_0_reset_time_out_i_10
    );
reset_time_out_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I1 => check_tlock_max,
      I2 => mmcm_lock_reclocked,
      O => n_0_reset_time_out_i_11
    );
reset_time_out_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => n_0_reset_time_out_i_13
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030010"
    )
    port map (
      I0 => gt0_pll0refclklost_in,
      I1 => n_0_check_tlock_max_i_2,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I4 => check_tlock_max,
      I5 => \n_0_FSM_onehot_rx_state_reg[6]\,
      O => \n_0_reset_time_out_i_3__0\
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00222000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[2]_i_9\,
      I1 => rx_state_reg(3),
      I2 => rx_cdrlocked,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => \n_0_reset_time_out_i_4__0\
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I1 => rx_state_reg(3),
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I5 => run_phase_alignment_int,
      O => \n_0_reset_time_out_i_5__0\
    );
\reset_time_out_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => n_0_reset_time_out_i_13,
      I2 => \n_0_FSM_onehot_rx_state[9]_i_12\,
      I3 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I4 => check_tlock_max,
      I5 => rx_state_reg(3),
      O => \n_0_reset_time_out_i_6__0\
    );
reset_time_out_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => rx_cdrlocked,
      I2 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I4 => check_tlock_max,
      O => n_0_reset_time_out_i_8
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_21_data_valid_cdc_sync,
      Q => n_0_reset_time_out_reg,
      S => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
run_phase_alignment_int_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_14
    port map (
      I1 => n_0_run_phase_alignment_int_reg,
      O1 => n_0_run_phase_alignment_int_cdc_sync,
      O100(1 downto 0) => O100(1 downto 0),
      O101(1 downto 0) => O101(1 downto 0),
      O96(1 downto 0) => O96(1 downto 0),
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99(1 downto 0) => O99(1 downto 0),
      clear => clear,
      s_out_d1_cdc_to_105 => s_out_d1_cdc_to_105,
      s_out_d2_106 => s_out_d2_106,
      s_out_d3_107 => s_out_d3_107,
      s_out_d4_108 => s_out_d4_108,
      s_out_d5_109 => s_out_d5_109,
      s_out_d6_110 => s_out_d6_110,
      s_out_d7_111 => s_out_d7_111,
      user_clk => user_clk
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => n_0_run_phase_alignment_int_i_2,
      I2 => \n_0_FSM_onehot_rx_state[3]_i_1\,
      I3 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__0\
    );
run_phase_alignment_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I1 => run_phase_alignment_int,
      I2 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I4 => rx_state_reg(3),
      I5 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O => n_0_run_phase_alignment_int_i_2
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__0\,
      Q => n_0_run_phase_alignment_int_reg,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
rx_fsm_reset_done_int_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_15
    port map (
      I1 => n_0_rx_fsm_reset_done_int_reg,
      I2 => \n_0_time_out_wait_bypass_i_2__0\,
      I3 => \n_0_time_out_wait_bypass_i_3__0\,
      I4 => n_0_run_phase_alignment_int_cdc_sync,
      O1 => n_19_rx_fsm_reset_done_int_cdc_sync,
      O102(1 downto 0) => O102(1 downto 0),
      O103(1 downto 0) => O103(1 downto 0),
      O104(1 downto 0) => O104(1 downto 0),
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107(1 downto 0) => O107(1 downto 0),
      O2 => n_20_rx_fsm_reset_done_int_cdc_sync,
      s_out_d1_cdc_to_112 => s_out_d1_cdc_to_112,
      s_out_d2_113 => s_out_d2_113,
      s_out_d3_114 => s_out_d3_114,
      s_out_d4_115 => s_out_d4_115,
      s_out_d5_116 => s_out_d5_116,
      s_out_d6_117 => s_out_d6_117,
      s_out_d7_118 => s_out_d7_118,
      time_out_wait_bypass => time_out_wait_bypass,
      user_clk => user_clk,
      wait_bypass_count_reg(0) => wait_bypass_count_reg(9)
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I1 => \n_0_FSM_onehot_rx_state[3]_i_3\,
      I2 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I3 => run_phase_alignment_int,
      I4 => time_out_100us,
      I5 => n_0_reset_time_out_reg,
      O => n_0_rx_fsm_reset_done_int_i_3
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => time_out_1us,
      I3 => n_0_reset_time_out_reg,
      I4 => rx_state_reg(3),
      I5 => \n_0_FSM_onehot_rx_state[2]_i_9\,
      O => n_0_rx_fsm_reset_done_int_i_4
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_20_data_valid_cdc_sync,
      Q => n_0_rx_fsm_reset_done_int_reg,
      R => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
rxresetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_16
    port map (
      O1 => n_20_rxresetdone_cdc_sync,
      O114(1 downto 0) => O114(1 downto 0),
      O115(1 downto 0) => O115(1 downto 0),
      O116(1 downto 0) => O116(1 downto 0),
      O117(1 downto 0) => O117(1 downto 0),
      O118(1 downto 0) => O118(1 downto 0),
      O119(1 downto 0) => O119(1 downto 0),
      Q(1) => \n_0_FSM_onehot_rx_state_reg[6]\,
      Q(0) => \n_0_FSM_onehot_rx_state_reg[2]\,
      init_clk_in => init_clk_in,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r,
      rxresetdone_s3 => rxresetdone_s3,
      s_out_d1_cdc_to_126 => s_out_d1_cdc_to_126,
      s_out_d2_127 => s_out_d2_127,
      s_out_d3_128 => s_out_d3_128,
      s_out_d4_129 => s_out_d4_129,
      s_out_d5_130 => s_out_d5_130,
      s_out_d6_131 => s_out_d6_131,
      s_out_d7_132 => s_out_d7_132
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
    port map (
      I0 => n_0_time_out_2ms_i_4,
      I1 => n_0_time_tlock_max_i_2,
      I2 => n_0_time_out_100us_i_2,
      I3 => time_out_counter_reg(4),
      I4 => n_0_time_out_100us_i_3,
      I5 => time_out_100us,
      O => n_0_time_out_100us_i_1
    );
time_out_100us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(6),
      O => n_0_time_out_100us_i_2
    );
time_out_100us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(9),
      I3 => n_0_time_out_2ms_i_5,
      O => n_0_time_out_100us_i_3
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_100us_i_1,
      Q => time_out_100us,
      R => n_0_reset_time_out_reg
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
    port map (
      I0 => \n_0_time_out_2ms_i_2__0\,
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      I3 => n_0_time_out_1us_i_2,
      I4 => n_0_time_tlock_max_i_2,
      I5 => time_out_1us,
      O => n_0_time_out_1us_i_1
    );
time_out_1us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(6),
      O => n_0_time_out_1us_i_2
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_1us_i_1,
      Q => time_out_1us,
      R => n_0_reset_time_out_reg
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
    port map (
      I0 => \n_0_time_out_2ms_i_2__0\,
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(6),
      I3 => \n_0_time_out_2ms_i_3__0\,
      I4 => n_0_time_out_2ms_i_4,
      I5 => time_out_2ms,
      O => \n_0_time_out_2ms_i_1__0\
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => n_0_time_out_2ms_i_5,
      O => \n_0_time_out_2ms_i_2__0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      O => \n_0_time_out_2ms_i_3__0\
    );
time_out_2ms_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(2),
      O => n_0_time_out_2ms_i_4
    );
time_out_2ms_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(10),
      O => n_0_time_out_2ms_i_5
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__0\,
      Q => time_out_2ms,
      R => n_0_reset_time_out_reg
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => \n_0_time_out_2ms_i_2__0\,
      I3 => \n_0_time_out_2ms_i_3__0\,
      I4 => n_0_time_out_2ms_i_4,
      O => \n_0_time_out_counter[0]_i_1__0\
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_3__0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_4__0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_5__0\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__0\
    );
\time_out_counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__0\
    );
\time_out_counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__0\
    );
\time_out_counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__0\
    );
\time_out_counter[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__0\
    );
\time_out_counter[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__0\
    );
\time_out_counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__0\
    );
\time_out_counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__0\
    );
\time_out_counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__0\
    );
\time_out_counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__0\
    );
\time_out_counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__0\
    );
\time_out_counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__0\
    );
\time_out_counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__0\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__0\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__0\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__0\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__0\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__0\,
      S(3) => \n_0_time_out_counter[0]_i_3__0\,
      S(2) => \n_0_time_out_counter[0]_i_4__0\,
      S(1) => \n_0_time_out_counter[0]_i_5__0\,
      S(0) => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__0\,
      S(3) => \n_0_time_out_counter[12]_i_2__0\,
      S(2) => \n_0_time_out_counter[12]_i_3__0\,
      S(1) => \n_0_time_out_counter[12]_i_4__0\,
      S(0) => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__0\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__0\,
      S(1) => \n_0_time_out_counter[16]_i_3__0\,
      S(0) => \n_0_time_out_counter[16]_i_4__0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__0\,
      S(3) => \n_0_time_out_counter[4]_i_2__0\,
      S(2) => \n_0_time_out_counter[4]_i_3__0\,
      S(1) => \n_0_time_out_counter[4]_i_4__0\,
      S(0) => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__0\,
      S(3) => \n_0_time_out_counter[8]_i_2__0\,
      S(2) => \n_0_time_out_counter[8]_i_3__0\,
      S(1) => \n_0_time_out_counter[8]_i_4__0\,
      S(0) => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
time_out_wait_bypass_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_17
    port map (
      D(0) => n_19_time_out_wait_bypass_cdc_sync,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I2 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O1 => n_20_time_out_wait_bypass_cdc_sync,
      O108(1 downto 0) => O108(1 downto 0),
      O109(1 downto 0) => O109(1 downto 0),
      O110(1 downto 0) => O110(1 downto 0),
      O111(1 downto 0) => O111(1 downto 0),
      O112(1 downto 0) => O112(1 downto 0),
      O113(1 downto 0) => O113(1 downto 0),
      Q(2) => rx_state_reg(3),
      Q(1) => \n_0_FSM_onehot_rx_state_reg[8]\,
      Q(0) => run_phase_alignment_int,
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_119 => s_out_d1_cdc_to_119,
      s_out_d2_120 => s_out_d2_120,
      s_out_d3_121 => s_out_d3_121,
      s_out_d4_122 => s_out_d4_122,
      s_out_d5_123 => s_out_d5_123,
      s_out_d6_124 => s_out_d6_124,
      s_out_d7_125 => s_out_d7_125,
      time_out_wait_bypass => time_out_wait_bypass
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(4),
      I4 => wait_bypass_count_reg(1),
      I5 => wait_bypass_count_reg(7),
      O => \n_0_time_out_wait_bypass_i_2__0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      I1 => wait_bypass_count_reg(6),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(0),
      I5 => wait_bypass_count_reg(12),
      O => \n_0_time_out_wait_bypass_i_3__0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_20_rx_fsm_reset_done_int_cdc_sync,
      Q => time_out_wait_bypass,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFC888"
    )
    port map (
      I0 => n_0_time_tlock_max_i_2,
      I1 => n_0_check_tlock_max_reg,
      I2 => n_0_time_tlock_max_i_3,
      I3 => time_out_counter_reg(12),
      I4 => n_0_time_tlock_max_i_4,
      I5 => time_tlock_max,
      O => \n_0_time_tlock_max_i_1__0\
    );
time_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(16),
      O => n_0_time_tlock_max_i_2
    );
time_tlock_max_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => n_0_time_tlock_max_i_3
    );
time_tlock_max_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8A8A8A8A8"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(18),
      I3 => n_0_time_tlock_max_i_5,
      I4 => n_0_time_tlock_max_i_6,
      I5 => n_0_time_tlock_max_i_7,
      O => n_0_time_tlock_max_i_4
    );
time_tlock_max_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      O => n_0_time_tlock_max_i_5
    );
time_tlock_max_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(4),
      O => n_0_time_tlock_max_i_6
    );
time_tlock_max_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(7),
      O => n_0_time_tlock_max_i_7
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__0\,
      Q => time_tlock_max,
      R => n_0_reset_time_out_reg
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_4__0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_5__0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_6__0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__0\
    );
\wait_bypass_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__0\
    );
\wait_bypass_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__0\
    );
\wait_bypass_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__0\
    );
\wait_bypass_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__0\
    );
\wait_bypass_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__0\
    );
\wait_bypass_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      S(3) => \n_0_wait_bypass_count[0]_i_4__0\,
      S(2) => \n_0_wait_bypass_count[0]_i_5__0\,
      S(1) => \n_0_wait_bypass_count[0]_i_6__0\,
      S(0) => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_rx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_tx_startup_fsm is
  port (
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_resetdone_out : out STD_LOGIC;
    gt_tx_reset_i : out STD_LOGIC;
    common_reset_i : out STD_LOGIC;
    gt_txuserrdy_i : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    gt0_pll0refclklost_in : in STD_LOGIC;
    gt_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_tx_startup_fsm : entity is "aurora_8b10b_tx_startup_fsm";
end aurora_8b10baurora_8b10b_tx_startup_fsm;

architecture STRUCTURE of aurora_8b10baurora_8b10b_tx_startup_fsm is
  signal clear : STD_LOGIC;
  signal \^common_reset_i\ : STD_LOGIC;
  signal \^gt_tx_reset_i\ : STD_LOGIC;
  signal \^gt_txuserrdy_i\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_reset_i : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[2]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[7]\ : STD_LOGIC;
  signal n_0_GTTXRESET_i_1 : STD_LOGIC;
  signal n_0_GTTXRESET_i_2 : STD_LOGIC;
  signal n_0_MMCM_RESET_i_1 : STD_LOGIC;
  signal n_0_PLL0_RESET_i_1 : STD_LOGIC;
  signal n_0_TXUSERRDY_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_2\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_1\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_4\ : STD_LOGIC;
  signal n_0_init_wait_done_i_1 : STD_LOGIC;
  signal n_0_init_wait_done_i_2 : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4\ : STD_LOGIC;
  signal n_0_mmcm_lock_reclocked_i_2 : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_1 : STD_LOGIC;
  signal n_0_pll_reset_asserted_reg : STD_LOGIC;
  signal n_0_reset_time_out_i_3 : STD_LOGIC;
  signal n_0_reset_time_out_i_6 : STD_LOGIC;
  signal n_0_reset_time_out_i_7 : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_cdc_sync : STD_LOGIC;
  signal n_0_run_phase_alignment_int_i_1 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal n_0_time_out_2ms_i_2 : STD_LOGIC;
  signal n_0_time_out_2ms_i_3 : STD_LOGIC;
  signal \n_0_time_out_2ms_i_4__0\ : STD_LOGIC;
  signal n_0_time_out_500us_i_1 : STD_LOGIC;
  signal n_0_time_out_500us_i_2 : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_2 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_3 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_4 : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_2__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__0\ : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_1 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_2 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_4 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_19_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_19_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal n_19_tx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_19_txresetdone_cdc_sync : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_20_mmcm_lock_reclocked_cdc_sync : STD_LOGIC;
  signal n_20_pll0lock_cdc_sync : STD_LOGIC;
  signal n_20_time_out_wait_bypass_cdc_sync : STD_LOGIC;
  signal n_20_tx_fsm_reset_done_int_cdc_sync : STD_LOGIC;
  signal n_20_txresetdone_cdc_sync : STD_LOGIC;
  signal n_21_pll0lock_cdc_sync : STD_LOGIC;
  signal n_22_pll0lock_cdc_sync : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal run_phase_alignment_int : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_500us : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal tx_fsm_reset_done_int : STD_LOGIC;
  signal \^tx_resetdone_out\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[2]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[2]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[4]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[5]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[6]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of GTTXRESET_i_2 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of PLL0_RESET_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair231";
  attribute counter : integer;
  attribute counter of \init_wait_count_reg[0]\ : label is 24;
  attribute counter of \init_wait_count_reg[1]\ : label is 24;
  attribute counter of \init_wait_count_reg[2]\ : label is 24;
  attribute counter of \init_wait_count_reg[3]\ : label is 24;
  attribute counter of \init_wait_count_reg[4]\ : label is 24;
  attribute counter of \init_wait_count_reg[5]\ : label is 24;
  attribute counter of \init_wait_count_reg[6]\ : label is 24;
  attribute counter of \init_wait_count_reg[7]\ : label is 24;
  attribute SOFT_HLUTNM of init_wait_done_i_2 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3\ : label is "soft_lutpair223";
  attribute counter of \mmcm_lock_count_reg[0]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[1]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[2]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[3]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[4]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[5]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[6]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[7]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[8]\ : label is 27;
  attribute counter of \mmcm_lock_count_reg[9]\ : label is 27;
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_2 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of reset_time_out_i_6 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of reset_time_out_i_7 : label is "soft_lutpair226";
  attribute counter of \time_out_counter_reg[0]\ : label is 25;
  attribute counter of \time_out_counter_reg[10]\ : label is 25;
  attribute counter of \time_out_counter_reg[11]\ : label is 25;
  attribute counter of \time_out_counter_reg[12]\ : label is 25;
  attribute counter of \time_out_counter_reg[13]\ : label is 25;
  attribute counter of \time_out_counter_reg[14]\ : label is 25;
  attribute counter of \time_out_counter_reg[15]\ : label is 25;
  attribute counter of \time_out_counter_reg[16]\ : label is 25;
  attribute counter of \time_out_counter_reg[17]\ : label is 25;
  attribute counter of \time_out_counter_reg[18]\ : label is 25;
  attribute counter of \time_out_counter_reg[1]\ : label is 25;
  attribute counter of \time_out_counter_reg[2]\ : label is 25;
  attribute counter of \time_out_counter_reg[3]\ : label is 25;
  attribute counter of \time_out_counter_reg[4]\ : label is 25;
  attribute counter of \time_out_counter_reg[5]\ : label is 25;
  attribute counter of \time_out_counter_reg[6]\ : label is 25;
  attribute counter of \time_out_counter_reg[7]\ : label is 25;
  attribute counter of \time_out_counter_reg[8]\ : label is 25;
  attribute counter of \time_out_counter_reg[9]\ : label is 25;
  attribute SOFT_HLUTNM of tx_fsm_reset_done_int_i_3 : label is "soft_lutpair228";
  attribute counter of \wait_bypass_count_reg[0]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[10]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[11]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[12]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[13]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[14]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[15]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[16]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[1]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[2]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[3]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[4]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[5]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[6]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[7]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[8]\ : label is 26;
  attribute counter of \wait_bypass_count_reg[9]\ : label is 26;
begin
  common_reset_i <= \^common_reset_i\;
  gt_tx_reset_i <= \^gt_tx_reset_i\;
  gt_txuserrdy_i <= \^gt_txuserrdy_i\;
  tx_resetdone_out <= \^tx_resetdone_out\;
\FSM_onehot_tx_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => n_0_tx_fsm_reset_done_int_i_4,
      O => tx_fsm_reset_done_int
    );
\FSM_onehot_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I1 => run_phase_alignment_int,
      I2 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I4 => n_0_tx_fsm_reset_done_int_i_3,
      O => \n_0_FSM_onehot_tx_state[2]_i_2\
    );
\FSM_onehot_tx_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[6]_i_3\,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I3 => time_out_500us,
      I4 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_tx_state[2]_i_3\
    );
\FSM_onehot_tx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => time_tlock_max,
      I2 => mmcm_lock_reclocked,
      I3 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I5 => \n_0_FSM_onehot_tx_state[6]_i_3\,
      O => \n_0_FSM_onehot_tx_state[2]_i_5\
    );
\FSM_onehot_tx_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      O => \n_0_FSM_onehot_tx_state[3]_i_1\
    );
\FSM_onehot_tx_state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[4]_i_2\,
      I1 => time_out_2ms,
      O => \n_0_FSM_onehot_tx_state[4]_i_1\
    );
\FSM_onehot_tx_state[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I2 => n_0_tx_fsm_reset_done_int_i_4,
      O => \n_0_FSM_onehot_tx_state[4]_i_2\
    );
\FSM_onehot_tx_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => time_tlock_max,
      I2 => mmcm_lock_reclocked,
      I3 => \n_0_FSM_onehot_tx_state[5]_i_2\,
      O => \n_0_FSM_onehot_tx_state[5]_i_1\
    );
\FSM_onehot_tx_state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state[6]_i_3\,
      I2 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_tx_state[5]_i_2\
    );
\FSM_onehot_tx_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I1 => time_out_500us,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_tx_state[6]_i_1\
    );
\FSM_onehot_tx_state[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state[6]_i_3\,
      O => \n_0_FSM_onehot_tx_state[6]_i_2\
    );
\FSM_onehot_tx_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I4 => run_phase_alignment_int,
      I5 => \n_0_FSM_onehot_tx_state_reg[2]\,
      O => \n_0_FSM_onehot_tx_state[6]_i_3\
    );
\FSM_onehot_tx_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFAFFFAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[5]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_3\
    );
\FSM_onehot_tx_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => init_wait_done,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_4\
    );
\FSM_onehot_tx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFEFE0000F000"
    )
    port map (
      I0 => time_tlock_max,
      I1 => mmcm_lock_reclocked,
      I2 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I3 => time_out_500us,
      I4 => n_0_reset_time_out_reg,
      I5 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_5\
    );
\FSM_onehot_tx_state[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_tx_state[7]_i_7\
    );
\FSM_onehot_tx_state[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
    port map (
      I0 => gt0_pll0refclklost_in,
      I1 => n_0_pll_reset_asserted_reg,
      I2 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I4 => time_out_2ms,
      O => \n_0_FSM_onehot_tx_state[7]_i_9\
    );
\FSM_onehot_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => tx_fsm_reset_done_int,
      Q => \n_0_FSM_onehot_tx_state_reg[0]\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => '0',
      Q => \n_0_FSM_onehot_tx_state_reg[1]\,
      S => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => n_20_time_out_wait_bypass_cdc_sync,
      Q => \n_0_FSM_onehot_tx_state_reg[2]\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[3]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[3]\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[4]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[4]\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[5]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[5]\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => \n_0_FSM_onehot_tx_state[6]_i_1\,
      Q => run_phase_alignment_int,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\FSM_onehot_tx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => n_20_txresetdone_cdc_sync,
      D => n_19_time_out_wait_bypass_cdc_sync,
      Q => \n_0_FSM_onehot_tx_state_reg[7]\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
GTTXRESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000200"
    )
    port map (
      I0 => n_0_GTTXRESET_i_2,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I4 => run_phase_alignment_int,
      I5 => \^gt_tx_reset_i\,
      O => n_0_GTTXRESET_i_1
    );
GTTXRESET_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => n_0_GTTXRESET_i_2
    );
GTTXRESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_GTTXRESET_i_1,
      Q => \^gt_tx_reset_i\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000200"
    )
    port map (
      I0 => n_0_GTTXRESET_i_2,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I4 => run_phase_alignment_int,
      I5 => mmcm_reset_i,
      O => n_0_MMCM_RESET_i_1
    );
MMCM_RESET_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_MMCM_RESET_i_1,
      Q => mmcm_reset_i,
      S => n_0_tx_fsm_reset_done_int_i_1
    );
PLL0_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0040"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I3 => n_0_pll_reset_asserted_reg,
      I4 => \^common_reset_i\,
      O => n_0_PLL0_RESET_i_1
    );
PLL0_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_PLL0_RESET_i_1,
      Q => \^common_reset_i\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000008"
    )
    port map (
      I0 => n_0_GTTXRESET_i_2,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I4 => run_phase_alignment_int,
      I5 => \^gt_txuserrdy_i\,
      O => n_0_TXUSERRDY_i_1
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_TXUSERRDY_i_1,
      Q => \^gt_txuserrdy_i\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \n_0_init_wait_count[0]_i_1\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \n_0_init_wait_count[6]_i_2\,
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_2\
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[7]_i_3\,
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(7),
      I5 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[7]_i_1\
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[7]_i_4\,
      I2 => \init_wait_count_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => \n_0_init_wait_count[7]_i_3\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \n_0_init_wait_count[7]_i_4\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \n_0_init_wait_count[0]_i_1\,
      Q => \init_wait_count_reg__0\(0),
      R => '0'
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(1),
      Q => \init_wait_count_reg__0\(1),
      R => '0'
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(2),
      Q => \init_wait_count_reg__0\(2),
      R => '0'
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(3),
      Q => \init_wait_count_reg__0\(3),
      R => '0'
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(4),
      Q => \init_wait_count_reg__0\(4),
      R => '0'
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(5),
      Q => \init_wait_count_reg__0\(5),
      R => '0'
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(6),
      Q => \init_wait_count_reg__0\(6),
      R => '0'
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_init_wait_count[7]_i_1\,
      D => \p_0_in__0\(7),
      Q => \init_wait_count_reg__0\(7),
      R => '0'
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
    port map (
      I0 => init_wait_done,
      I1 => \n_0_init_wait_count[7]_i_3\,
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(4),
      I5 => n_0_init_wait_done_i_2,
      O => n_0_init_wait_done_i_1
    );
init_wait_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      O => n_0_init_wait_done_i_2
    );
init_wait_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_init_wait_done_i_1,
      Q => init_wait_done,
      R => '0'
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__1\(8)
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \n_0_mmcm_lock_count[9]_i_2\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(7),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__1\(9)
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \n_0_mmcm_lock_count[9]_i_4\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => n_19_mmcm_lock_reclocked_cdc_sync
    );
mmcm_lock_reclocked_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_3
    port map (
      I1 => n_0_mmcm_lock_reclocked_i_2,
      O1 => n_20_mmcm_lock_reclocked_cdc_sync,
      O78(1 downto 0) => O78(1 downto 0),
      O79(1 downto 0) => O79(1 downto 0),
      O80(1 downto 0) => O80(1 downto 0),
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83(1 downto 0) => O83(1 downto 0),
      SR(0) => n_19_mmcm_lock_reclocked_cdc_sync,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      pll_not_locked => pll_not_locked,
      s_out_d1_cdc_to_84 => s_out_d1_cdc_to_84,
      s_out_d2_85 => s_out_d2_85,
      s_out_d3_86 => s_out_d3_86,
      s_out_d4_87 => s_out_d4_87,
      s_out_d5_88 => s_out_d5_88,
      s_out_d6_89 => s_out_d6_89,
      s_out_d7_90 => s_out_d7_90
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(8),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \n_0_mmcm_lock_count[9]_i_4\,
      I4 => \mmcm_lock_count_reg__0\(7),
      O => n_0_mmcm_lock_reclocked_i_2
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_20_mmcm_lock_reclocked_cdc_sync,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll0lock_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_4
    port map (
      I1 => \n_0_FSM_onehot_tx_state[7]_i_9\,
      I2 => n_0_tx_fsm_reset_done_int_i_4,
      I3 => n_0_tx_fsm_reset_done_int_i_3,
      I4 => n_0_reset_time_out_i_7,
      O1 => O1,
      O2 => n_20_pll0lock_cdc_sync,
      O3 => n_21_pll0lock_cdc_sync,
      O4 => n_22_pll0lock_cdc_sync,
      O84(1 downto 0) => O84(1 downto 0),
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87(1 downto 0) => O87(1 downto 0),
      O88(1 downto 0) => O88(1 downto 0),
      O89(1 downto 0) => O89(1 downto 0),
      Q(6) => \n_0_FSM_onehot_tx_state_reg[7]\,
      Q(5) => run_phase_alignment_int,
      Q(4) => \n_0_FSM_onehot_tx_state_reg[5]\,
      Q(3) => \n_0_FSM_onehot_tx_state_reg[4]\,
      Q(2) => \n_0_FSM_onehot_tx_state_reg[3]\,
      Q(1) => \n_0_FSM_onehot_tx_state_reg[2]\,
      Q(0) => \n_0_FSM_onehot_tx_state_reg[0]\,
      init_clk_in => init_clk_in,
      quad1_common_lock_in => quad1_common_lock_in,
      s_out_d1_cdc_to_91 => s_out_d1_cdc_to_91,
      s_out_d2_92 => s_out_d2_92,
      s_out_d3_93 => s_out_d3_93,
      s_out_d4_94 => s_out_d4_94,
      s_out_d5_95 => s_out_d5_95,
      s_out_d6_96 => s_out_d6_96,
      s_out_d7_97 => s_out_d7_97
    );
pll1lock_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_5
    port map (
      O90(1 downto 0) => O90(1 downto 0),
      O91(1 downto 0) => O91(1 downto 0),
      O92(1 downto 0) => O92(1 downto 0),
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95(1 downto 0) => O95(1 downto 0),
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_98 => s_out_d1_cdc_to_98,
      s_out_d2_99 => s_out_d2_99,
      s_out_d3_100 => s_out_d3_100,
      s_out_d4_101 => s_out_d4_101,
      s_out_d5_102 => s_out_d5_102,
      s_out_d6_103 => s_out_d6_103,
      s_out_d7_104 => s_out_d7_104
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFFFFF0040"
    )
    port map (
      I0 => run_phase_alignment_int,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I3 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I4 => n_0_pll_reset_asserted_reg,
      I5 => \n_0_FSM_onehot_tx_state[4]_i_2\,
      O => n_0_pll_reset_asserted_i_1
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_pll_reset_asserted_i_1,
      Q => n_0_pll_reset_asserted_reg,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFF0808080808"
    )
    port map (
      I0 => n_0_tx_fsm_reset_done_int_i_4,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => run_phase_alignment_int,
      I4 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      O => n_0_reset_time_out_i_3
    );
reset_time_out_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I1 => run_phase_alignment_int,
      O => n_0_reset_time_out_i_6
    );
reset_time_out_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I2 => run_phase_alignment_int,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      O => n_0_reset_time_out_i_7
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_19_txresetdone_cdc_sync,
      Q => n_0_reset_time_out_reg,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
run_phase_alignment_int_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_6
    port map (
      I1 => n_0_run_phase_alignment_int_reg,
      O1 => n_0_run_phase_alignment_int_cdc_sync,
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57(1 downto 0) => O57(1 downto 0),
      O58(1 downto 0) => O58(1 downto 0),
      O59(1 downto 0) => O59(1 downto 0),
      clear => clear,
      s_out_d1_cdc_to_56 => s_out_d1_cdc_to_56,
      s_out_d2_57 => s_out_d2_57,
      s_out_d3_58 => s_out_d3_58,
      s_out_d4_59 => s_out_d4_59,
      s_out_d5_60 => s_out_d5_60,
      s_out_d6_61 => s_out_d6_61,
      s_out_d7_62 => s_out_d7_62,
      user_clk => user_clk
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F720"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => run_phase_alignment_int,
      I3 => n_0_run_phase_alignment_int_reg,
      O => n_0_run_phase_alignment_int_i_1
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_run_phase_alignment_int_i_1,
      Q => n_0_run_phase_alignment_int_reg,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
    port map (
      I0 => time_out_2ms,
      I1 => n_0_time_out_2ms_i_2,
      I2 => n_0_time_out_2ms_i_3,
      I3 => n_0_reset_time_out_reg,
      O => n_0_time_out_2ms_i_1
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(3),
      I5 => \n_0_time_out_counter[0]_i_3\,
      O => n_0_time_out_2ms_i_2
    );
time_out_2ms_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(12),
      I2 => \n_0_time_out_2ms_i_4__0\,
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(18),
      O => n_0_time_out_2ms_i_3
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(6),
      O => \n_0_time_out_2ms_i_4__0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_2ms_i_1,
      Q => time_out_2ms,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
    port map (
      I0 => time_out_500us,
      I1 => n_0_time_out_500us_i_2,
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(16),
      I4 => n_0_time_out_2ms_i_3,
      I5 => n_0_reset_time_out_reg,
      O => n_0_time_out_500us_i_1
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(14),
      O => n_0_time_out_500us_i_2
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_out_500us_i_1,
      Q => time_out_500us,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
    port map (
      I0 => n_0_time_out_2ms_i_3,
      I1 => time_out_counter_reg(10),
      I2 => \n_0_time_out_counter[0]_i_3\,
      I3 => time_out_counter_reg(8),
      I4 => \n_0_time_out_counter[0]_i_4\,
      I5 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_1\
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[0]_i_3\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[0]_i_4\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6__0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2\
    );
\time_out_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3\
    );
\time_out_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4\
    );
\time_out_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4\
    );
\time_out_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2\
    );
\time_out_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3\
    );
\time_out_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4\
    );
\time_out_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2\
    );
\time_out_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3\
    );
\time_out_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4\
    );
\time_out_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2\,
      S(3) => \n_0_time_out_counter[0]_i_5\,
      S(2) => \n_0_time_out_counter[0]_i_6__0\,
      S(1) => \n_0_time_out_counter[0]_i_7\,
      S(0) => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1\,
      S(3) => \n_0_time_out_counter[12]_i_2\,
      S(2) => \n_0_time_out_counter[12]_i_3\,
      S(1) => \n_0_time_out_counter[12]_i_4\,
      S(0) => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2\,
      S(1) => \n_0_time_out_counter[16]_i_3\,
      S(0) => \n_0_time_out_counter[16]_i_4\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1\,
      S(3) => \n_0_time_out_counter[4]_i_2\,
      S(2) => \n_0_time_out_counter[4]_i_3\,
      S(1) => \n_0_time_out_counter[4]_i_4\,
      S(0) => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1\,
      S(3) => \n_0_time_out_counter[8]_i_2\,
      S(2) => \n_0_time_out_counter[8]_i_3\,
      S(1) => \n_0_time_out_counter[8]_i_4\,
      S(0) => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
time_out_wait_bypass_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_7
    port map (
      D(1) => n_19_time_out_wait_bypass_cdc_sync,
      D(0) => n_20_time_out_wait_bypass_cdc_sync,
      I1 => \n_0_FSM_onehot_tx_state[4]_i_2\,
      I2 => \n_0_FSM_onehot_tx_state[2]_i_2\,
      I3 => \n_0_FSM_onehot_tx_state[2]_i_3\,
      I4 => \n_0_FSM_onehot_tx_state[2]_i_5\,
      I5 => \n_0_FSM_onehot_tx_state[7]_i_7\,
      O66(1 downto 0) => O66(1 downto 0),
      O67(1 downto 0) => O67(1 downto 0),
      O68(1 downto 0) => O68(1 downto 0),
      O69(1 downto 0) => O69(1 downto 0),
      O70(1 downto 0) => O70(1 downto 0),
      O71(1 downto 0) => O71(1 downto 0),
      Q(1) => run_phase_alignment_int,
      Q(0) => \n_0_FSM_onehot_tx_state_reg[2]\,
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_70 => s_out_d1_cdc_to_70,
      s_out_d2_71 => s_out_d2_71,
      s_out_d3_72 => s_out_d3_72,
      s_out_d4_73 => s_out_d4_73,
      s_out_d5_74 => s_out_d5_74,
      s_out_d6_75 => s_out_d6_75,
      s_out_d7_76 => s_out_d7_76,
      time_out_2ms => time_out_2ms,
      time_out_wait_bypass => time_out_wait_bypass
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(3),
      O => n_0_time_out_wait_bypass_i_2
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(0),
      I4 => wait_bypass_count_reg(2),
      I5 => wait_bypass_count_reg(11),
      O => n_0_time_out_wait_bypass_i_3
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(16),
      I4 => wait_bypass_count_reg(12),
      I5 => wait_bypass_count_reg(1),
      O => n_0_time_out_wait_bypass_i_4
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => '1',
      D => n_20_tx_fsm_reset_done_int_cdc_sync,
      Q => time_out_wait_bypass,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
    port map (
      I0 => time_tlock_max,
      I1 => \n_0_time_tlock_max_i_2__0\,
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(16),
      I4 => \n_0_time_tlock_max_i_3__0\,
      I5 => n_0_reset_time_out_reg,
      O => n_0_time_tlock_max_i_1
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(5),
      I4 => time_out_counter_reg(3),
      I5 => \n_0_time_out_counter[0]_i_3\,
      O => \n_0_time_tlock_max_i_2__0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(17),
      I3 => \n_0_time_out_2ms_i_4__0\,
      O => \n_0_time_tlock_max_i_3__0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_time_tlock_max_i_1,
      Q => time_tlock_max,
      R => '0'
    );
tx_fsm_reset_done_int_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_8
    port map (
      I1 => I1,
      I2 => n_0_time_out_wait_bypass_i_2,
      I3 => n_0_time_out_wait_bypass_i_3,
      I4 => n_0_time_out_wait_bypass_i_4,
      I5 => n_0_run_phase_alignment_int_cdc_sync,
      O1 => n_19_tx_fsm_reset_done_int_cdc_sync,
      O2 => n_20_tx_fsm_reset_done_int_cdc_sync,
      O60(1 downto 0) => O60(1 downto 0),
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63(1 downto 0) => O63(1 downto 0),
      O64(1 downto 0) => O64(1 downto 0),
      O65(1 downto 0) => O65(1 downto 0),
      s_out_d1_cdc_to_63 => s_out_d1_cdc_to_63,
      s_out_d2_64 => s_out_d2_64,
      s_out_d3_65 => s_out_d3_65,
      s_out_d4_66 => s_out_d4_66,
      s_out_d5_67 => s_out_d5_67,
      s_out_d6_68 => s_out_d6_68,
      s_out_d7_69 => s_out_d7_69,
      time_out_wait_bypass => time_out_wait_bypass,
      user_clk => user_clk
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
    port map (
      I0 => gt_reset,
      I1 => run_phase_alignment_int,
      I2 => gt0_pll0refclklost_in,
      I3 => n_0_tx_fsm_reset_done_int_i_3,
      O => n_0_tx_fsm_reset_done_int_i_1
    );
tx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => n_0_tx_fsm_reset_done_int_i_4,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => \^tx_resetdone_out\,
      O => n_0_tx_fsm_reset_done_int_i_2
    );
tx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => n_0_tx_fsm_reset_done_int_i_3
    );
tx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I3 => run_phase_alignment_int,
      I4 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[0]\,
      O => n_0_tx_fsm_reset_done_int_i_4
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_tx_fsm_reset_done_int_i_2,
      Q => \^tx_resetdone_out\,
      R => n_0_tx_fsm_reset_done_int_i_1
    );
tx_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => quad1_common_lock_in,
      I1 => mmcm_reset_i,
      O => tx_lock
    );
txresetdone_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync_9
    port map (
      E(0) => n_20_txresetdone_cdc_sync,
      I1 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I10 => n_22_pll0lock_cdc_sync,
      I11 => n_0_reset_time_out_i_6,
      I2 => \n_0_FSM_onehot_tx_state[5]_i_2\,
      I3 => n_0_reset_time_out_i_3,
      I4 => n_21_pll0lock_cdc_sync,
      I5 => n_0_reset_time_out_reg,
      I6 => \n_0_FSM_onehot_tx_state[7]_i_3\,
      I7 => \n_0_FSM_onehot_tx_state[7]_i_4\,
      I8 => \n_0_FSM_onehot_tx_state[7]_i_5\,
      I9 => n_20_pll0lock_cdc_sync,
      O1 => n_19_txresetdone_cdc_sync,
      O72(1 downto 0) => O72(1 downto 0),
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75(1 downto 0) => O75(1 downto 0),
      O76(1 downto 0) => O76(1 downto 0),
      O77(1 downto 0) => O77(1 downto 0),
      Q(1) => \n_0_FSM_onehot_tx_state_reg[5]\,
      Q(0) => \n_0_FSM_onehot_tx_state_reg[4]\,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      s_out_d1_cdc_to_77 => s_out_d1_cdc_to_77,
      s_out_d2_78 => s_out_d2_78,
      s_out_d3_79 => s_out_d3_79,
      s_out_d4_80 => s_out_d4_80,
      s_out_d5_81 => s_out_d5_81,
      s_out_d6_82 => s_out_d6_82,
      s_out_d7_83 => s_out_d7_83,
      txfsm_txresetdone_r => txfsm_txresetdone_r
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_4\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_5\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_6\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2\
    );
\wait_bypass_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3\
    );
\wait_bypass_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4\
    );
\wait_bypass_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2\
    );
\wait_bypass_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3\
    );
\wait_bypass_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4\
    );
\wait_bypass_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2\
    );
\wait_bypass_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3\
    );
\wait_bypass_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4\
    );
\wait_bypass_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3\,
      S(3) => \n_0_wait_bypass_count[0]_i_4\,
      S(2) => \n_0_wait_bypass_count[0]_i_5\,
      S(1) => \n_0_wait_bypass_count[0]_i_6\,
      S(0) => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1\,
      S(3) => \n_0_wait_bypass_count[12]_i_2\,
      S(2) => \n_0_wait_bypass_count[12]_i_3\,
      S(1) => \n_0_wait_bypass_count[12]_i_4\,
      S(0) => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[16]_i_1\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1\,
      S(3) => \n_0_wait_bypass_count[4]_i_2\,
      S(2) => \n_0_wait_bypass_count[4]_i_3\,
      S(1) => \n_0_wait_bypass_count[4]_i_4\,
      S(0) => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_5_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_4_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_7_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1\,
      S(3) => \n_0_wait_bypass_count[8]_i_2\,
      S(2) => \n_0_wait_bypass_count[8]_i_3\,
      S(1) => \n_0_wait_bypass_count[8]_i_4\,
      S(0) => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => user_clk,
      CE => n_19_tx_fsm_reset_done_int_cdc_sync,
      D => \n_6_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE is
  port (
    LANE_UP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r : out STD_LOGIC;
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    got_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_reset_lane0_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gen_cc_r : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HARD_ERR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RESET_LANES : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    gen_scp_i : in STD_LOGIC;
    GEN_A : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    infinite_frame_started_r : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GEN_V : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_R : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GEN_K : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE : entity is "aurora_8b10b_AURORA_LANE_4BYTE";
end aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE;

architecture STRUCTURE of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE is
  signal GEN_SP : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RX_NEG : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal n_8_aurora_8b10b_lane_init_sm_4byte_i : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal ready_r0 : STD_LOGIC;
  signal rx_cc_i : STD_LOGIC;
begin
  LANE_UP(0) <= \^lane_up\(0);
  ready_r <= \^ready_r\;
aurora_8b10b_err_detect_4byte_i: entity work.aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_53
    port map (
      HARD_ERR(0) => HARD_ERR(0),
      I1 => n_8_aurora_8b10b_lane_init_sm_4byte_i,
      I18 => I18,
      I19 => I19,
      I20 => I20,
      I21 => I21,
      O21(1 downto 0) => O21(1 downto 0),
      RESET_LANES(0) => RESET_LANES(0),
      enable_err_detect_i => enable_err_detect_i,
      hard_err_gt0 => hard_err_gt0,
      ready_r0 => ready_r0,
      user_clk => user_clk
    );
aurora_8b10b_hotplug_i: entity work.aurora_8b10baurora_8b10b_hotplug_54
    port map (
      O24(1 downto 0) => O24(1 downto 0),
      O25(1 downto 0) => O25(1 downto 0),
      O26(1 downto 0) => O26(1 downto 0),
      O27(1 downto 0) => O27(1 downto 0),
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      RESET_LANES(0) => RESET_LANES(0),
      init_clk_in => init_clk_in,
      link_reset_lane0_i => link_reset_lane0_i,
      rx_cc_i => rx_cc_i,
      s_out_d1_cdc_to_21 => s_out_d1_cdc_to_21,
      s_out_d2_22 => s_out_d2_22,
      s_out_d3_23 => s_out_d3_23,
      s_out_d4_24 => s_out_d4_24,
      s_out_d5_25 => s_out_d5_25,
      s_out_d6_26 => s_out_d6_26,
      s_out_d7_27 => s_out_d7_27,
      user_clk => user_clk
    );
aurora_8b10b_lane_init_sm_4byte_i: entity work.aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_55
    port map (
      GEN_SP => GEN_SP,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14(3 downto 0) => I14(3 downto 0),
      LANE_UP(0) => \^lane_up\(0),
      O1 => \^ready_r\,
      O2 => O1,
      O3 => O2,
      O4 => n_8_aurora_8b10b_lane_init_sm_4byte_i,
      RESET_LANES(0) => RESET_LANES(0),
      RX_NEG => RX_NEG,
      consecutive_commas_r => consecutive_commas_r,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => enable_err_detect_i,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      ready_r0 => ready_r0,
      user_clk => user_clk
    );
aurora_8b10b_sym_dec_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_56
    port map (
      I1 => I1,
      I15(7 downto 0) => I15(7 downto 0),
      I16(7 downto 0) => I16(7 downto 0),
      I17(7 downto 0) => I17(7 downto 0),
      I2 => I2,
      I5 => I5,
      I6 => I6,
      I7(0) => I7(0),
      LANE_UP(0) => \^lane_up\(0),
      O1 => O4,
      O18(7 downto 0) => O18(7 downto 0),
      O19(0) => O19(0),
      O2 => O5,
      O20(1 downto 0) => O20(1 downto 0),
      O6 => O6,
      Q(3 downto 0) => Q(3 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RX_NEG => RX_NEG,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      got_v_i(0) => got_v_i(0),
      infinite_frame_started_r => infinite_frame_started_r,
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      ready_r => \^ready_r\,
      rx_cc_i => rx_cc_i,
      user_clk => user_clk
    );
aurora_8b10b_sym_gen_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_57
    port map (
      D(2 downto 0) => D(2 downto 0),
      GEN_A(0) => GEN_A(0),
      GEN_K(3 downto 0) => GEN_K(3 downto 0),
      GEN_R(3 downto 0) => GEN_R(3 downto 0),
      GEN_SP => GEN_SP,
      GEN_V(2 downto 0) => GEN_V(2 downto 0),
      I10(8 downto 0) => I10(8 downto 0),
      I3 => I3,
      I4 => I4,
      I8(8 downto 0) => I8(8 downto 0),
      I9(8 downto 0) => I9(8 downto 0),
      O1 => O3,
      O10(2 downto 0) => O10(2 downto 0),
      O11(1 downto 0) => O11(1 downto 0),
      O12(1 downto 0) => O12(1 downto 0),
      O13(1 downto 0) => O13(1 downto 0),
      O14(2 downto 0) => O14(2 downto 0),
      O15(1 downto 0) => O15(1 downto 0),
      O16(1 downto 0) => O16(1 downto 0),
      O17(1 downto 0) => O17(1 downto 0),
      O2 => gen_cc_r,
      O7(1 downto 0) => O7(1 downto 0),
      O8(1 downto 0) => O8(1 downto 0),
      O9(1 downto 0) => O9(1 downto 0),
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      gen_cc_i => gen_cc_i,
      gen_scp_i => gen_scp_i,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r : out STD_LOGIC;
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    all_lanes_v_c : out STD_LOGIC;
    good_as_r0 : out STD_LOGIC;
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    gen_a_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    link_reset_lane2_i : in STD_LOGIC;
    link_reset_lane0_i : in STD_LOGIC;
    link_reset_lane3_i : in STD_LOGIC;
    got_a_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    start_rx_i : in STD_LOGIC;
    infinite_frame_started_r : in STD_LOGIC;
    gen_cc_r : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0 : entity is "aurora_8b10b_AURORA_LANE_4BYTE";
end aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0;

architecture STRUCTURE of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GEN_SP : STD_LOGIC;
  signal RX_NEG : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal n_8_aurora_8b10b_lane_init_sm_4byte_i : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal ready_r0 : STD_LOGIC;
  signal rx_cc_i : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  ready_r <= \^ready_r\;
aurora_8b10b_err_detect_4byte_i: entity work.aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_47
    port map (
      I1 => n_8_aurora_8b10b_lane_init_sm_4byte_i,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      O11(1 downto 0) => O11(1 downto 0),
      O8(0) => O8(0),
      enable_err_detect_i => enable_err_detect_i,
      hard_err_gt0 => hard_err_gt0,
      ready_r0 => ready_r0,
      reset_lanes_i(0) => reset_lanes_i(0),
      user_clk => user_clk
    );
aurora_8b10b_hotplug_i: entity work.aurora_8b10baurora_8b10b_hotplug_48
    port map (
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      init_clk_in => init_clk_in,
      link_reset_lane0_i => link_reset_lane0_i,
      link_reset_lane2_i => link_reset_lane2_i,
      link_reset_lane3_i => link_reset_lane3_i,
      link_reset_out => link_reset_out,
      reset_lanes_i(0) => reset_lanes_i(0),
      rx_cc_i => rx_cc_i,
      s_out_d1_cdc_to_28 => s_out_d1_cdc_to_28,
      s_out_d2_29 => s_out_d2_29,
      s_out_d3_30 => s_out_d3_30,
      s_out_d4_31 => s_out_d4_31,
      s_out_d5_32 => s_out_d5_32,
      s_out_d6_33 => s_out_d6_33,
      s_out_d7_34 => s_out_d7_34,
      user_clk => user_clk
    );
aurora_8b10b_lane_init_sm_4byte_i: entity work.aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_49
    port map (
      D(0) => \^d\(0),
      GEN_SP => GEN_SP,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14(3 downto 0) => I14(3 downto 0),
      O1 => \^ready_r\,
      O2 => O1,
      O3 => O2,
      O4 => n_8_aurora_8b10b_lane_init_sm_4byte_i,
      RX_NEG => RX_NEG,
      consecutive_commas_r => consecutive_commas_r,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => enable_err_detect_i,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      ready_r0 => ready_r0,
      reset_lanes_i(0) => reset_lanes_i(0),
      user_clk => user_clk
    );
aurora_8b10b_sym_dec_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_50
    port map (
      D(0) => \^d\(0),
      I1(2 downto 0) => I1(2 downto 0),
      I2 => I2,
      I22(7 downto 0) => I22(7 downto 0),
      I23(7 downto 0) => I23(7 downto 0),
      I24(7 downto 0) => I24(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O3,
      O10(0) => O10(0),
      O2 => O4,
      O20(0) => O20(0),
      O5 => O5,
      O6(0) => O6(0),
      O9(7 downto 0) => O9(7 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RX_NEG => RX_NEG,
      all_lanes_v_c => all_lanes_v_c,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      good_as_r0 => good_as_r0,
      got_a_i(7 downto 0) => got_a_i(7 downto 0),
      infinite_frame_started_r => infinite_frame_started_r,
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      ready_r => \^ready_r\,
      rx_cc_i => rx_cc_i,
      start_rx_i => start_rx_i,
      user_clk => user_clk
    );
aurora_8b10b_sym_gen_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_51
    port map (
      GEN_SP => GEN_SP,
      I10 => I10,
      I15(2 downto 0) => I15(2 downto 0),
      I16(3 downto 0) => I16(3 downto 0),
      I17(3 downto 0) => I17(3 downto 0),
      I18(2 downto 0) => I18(2 downto 0),
      I19(1 downto 0) => I19(1 downto 0),
      I20(1 downto 0) => I20(1 downto 0),
      I21(1 downto 0) => I21(1 downto 0),
      O7(8 downto 0) => O7(8 downto 0),
      TXCHARISK(2 downto 0) => TXCHARISK(2 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      gen_a_i(0) => gen_a_i(0),
      gen_cc_r => gen_cc_r,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r : out STD_LOGIC;
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_reset_lane2_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    gen_a_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gen_cc_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1 : entity is "aurora_8b10b_AURORA_LANE_4BYTE";
end aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1;

architecture STRUCTURE of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GEN_SP : STD_LOGIC;
  signal RX_NEG : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal n_9_aurora_8b10b_lane_init_sm_4byte_i : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal ready_r0 : STD_LOGIC;
  signal rx_cc_i : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  ready_r <= \^ready_r\;
aurora_8b10b_err_detect_4byte_i: entity work.aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE_41
    port map (
      I1 => n_9_aurora_8b10b_lane_init_sm_4byte_i,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      O11(1 downto 0) => O11(1 downto 0),
      O7(0) => O7(0),
      enable_err_detect_i => enable_err_detect_i,
      hard_err_gt0 => hard_err_gt0,
      ready_r0 => ready_r0,
      reset_lanes_i(0) => reset_lanes_i(0),
      user_clk => user_clk
    );
aurora_8b10b_hotplug_i: entity work.aurora_8b10baurora_8b10b_hotplug_42
    port map (
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      init_clk_in => init_clk_in,
      link_reset_lane2_i => link_reset_lane2_i,
      reset_lanes_i(0) => reset_lanes_i(0),
      rx_cc_i => rx_cc_i,
      s_out_d1_cdc_to_35 => s_out_d1_cdc_to_35,
      s_out_d2_36 => s_out_d2_36,
      s_out_d3_37 => s_out_d3_37,
      s_out_d4_38 => s_out_d4_38,
      s_out_d5_39 => s_out_d5_39,
      s_out_d6_40 => s_out_d6_40,
      s_out_d7_41 => s_out_d7_41,
      user_clk => user_clk
    );
aurora_8b10b_lane_init_sm_4byte_i: entity work.aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE_43
    port map (
      D(0) => \^d\(0),
      GEN_SP => GEN_SP,
      I10 => I10,
      I11 => I11,
      I12(3 downto 0) => I12(3 downto 0),
      I7(2 downto 0) => I7(2 downto 0),
      I9 => I9,
      O1 => \^ready_r\,
      O2 => O1,
      O3 => O2,
      O4 => n_9_aurora_8b10b_lane_init_sm_4byte_i,
      O6 => O6,
      RX_NEG => RX_NEG,
      consecutive_commas_r => consecutive_commas_r,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => enable_err_detect_i,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      ready_r0 => ready_r0,
      reset_lanes_i(0) => reset_lanes_i(0),
      user_clk => user_clk
    );
aurora_8b10b_sym_dec_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_DEC_4BYTE_44
    port map (
      D(0) => \^d\(0),
      I1(0) => I1(0),
      I2 => I2,
      I20(7 downto 0) => I20(7 downto 0),
      I21(7 downto 0) => I21(7 downto 0),
      I22(7 downto 0) => I22(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(3 downto 0) => I6(3 downto 0),
      O1 => O3,
      O10(3 downto 0) => O10(3 downto 0),
      O2 => O4,
      O5 => O5,
      O8(7 downto 0) => O8(7 downto 0),
      O9(0) => O9(0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RX_NEG => RX_NEG,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      ready_r => \^ready_r\,
      rx_cc_i => rx_cc_i,
      user_clk => user_clk
    );
aurora_8b10b_sym_gen_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_GEN_4BYTE_45
    port map (
      GEN_SP => GEN_SP,
      I13(2 downto 0) => I13(2 downto 0),
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I16(2 downto 0) => I16(2 downto 0),
      I17(1 downto 0) => I17(1 downto 0),
      I18(1 downto 0) => I18(1 downto 0),
      I19(1 downto 0) => I19(1 downto 0),
      I8 => I8,
      Q(8 downto 0) => Q(8 downto 0),
      TXCHARISK(2 downto 0) => TXCHARISK(2 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      gen_a_i(0) => gen_a_i(0),
      gen_cc_r => gen_cc_r,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r : out STD_LOGIC;
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_reset_lane3_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_lanes_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    gen_a_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    gen_cc_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2 : entity is "aurora_8b10b_AURORA_LANE_4BYTE";
end aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2;

architecture STRUCTURE of aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GEN_SP : STD_LOGIC;
  signal RX_NEG : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal n_8_aurora_8b10b_lane_init_sm_4byte_i : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal ready_r0 : STD_LOGIC;
  signal rx_cc_i : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  ready_r <= \^ready_r\;
aurora_8b10b_err_detect_4byte_i: entity work.aurora_8b10baurora_8b10b_ERR_DETECT_4BYTE
    port map (
      I1 => n_8_aurora_8b10b_lane_init_sm_4byte_i,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      O13(1 downto 0) => O13(1 downto 0),
      O8(0) => O8(0),
      enable_err_detect_i => enable_err_detect_i,
      hard_err_gt0 => hard_err_gt0,
      ready_r0 => ready_r0,
      reset_lanes_i(0) => reset_lanes_i(0),
      user_clk => user_clk
    );
aurora_8b10b_hotplug_i: entity work.aurora_8b10baurora_8b10b_hotplug
    port map (
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      init_clk_in => init_clk_in,
      link_reset_lane3_i => link_reset_lane3_i,
      reset_lanes_i(0) => reset_lanes_i(0),
      rx_cc_i => rx_cc_i,
      s_out_d1_cdc_to_42 => s_out_d1_cdc_to_42,
      s_out_d2_43 => s_out_d2_43,
      s_out_d3_44 => s_out_d3_44,
      s_out_d4_45 => s_out_d4_45,
      s_out_d5_46 => s_out_d5_46,
      s_out_d6_47 => s_out_d6_47,
      s_out_d7_48 => s_out_d7_48,
      user_clk => user_clk
    );
aurora_8b10b_lane_init_sm_4byte_i: entity work.aurora_8b10baurora_8b10b_LANE_INIT_SM_4BYTE
    port map (
      D(0) => \^d\(0),
      GEN_SP => GEN_SP,
      I10 => I10,
      I11(3 downto 0) => I11(3 downto 0),
      I8 => I8,
      I9 => I9,
      O1 => \^ready_r\,
      O2 => O1,
      O3 => O2,
      O4 => n_8_aurora_8b10b_lane_init_sm_4byte_i,
      RX_NEG => RX_NEG,
      consecutive_commas_r => consecutive_commas_r,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => enable_err_detect_i,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      ready_r0 => ready_r0,
      reset_lanes_i(0) => reset_lanes_i(0),
      user_clk => user_clk
    );
aurora_8b10b_sym_dec_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_DEC_4BYTE
    port map (
      D(0) => \^d\(0),
      I1(0) => I1(0),
      I19(7 downto 0) => I19(7 downto 0),
      I2 => I2,
      I20(7 downto 0) => I20(7 downto 0),
      I21(7 downto 0) => I21(7 downto 0),
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(11 downto 0) => I6(11 downto 0),
      O1 => O3,
      O10(0) => O10(0),
      O11 => O11,
      O12(1 downto 0) => O12(1 downto 0),
      O2 => O4,
      O5 => O5,
      O6 => O6,
      O9(7 downto 0) => O9(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RX_NEG => RX_NEG,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      ready_r => \^ready_r\,
      rx_cc_i => rx_cc_i,
      user_clk => user_clk
    );
aurora_8b10b_sym_gen_4byte_i: entity work.aurora_8b10baurora_8b10b_SYM_GEN_4BYTE
    port map (
      GEN_SP => GEN_SP,
      I12(2 downto 0) => I12(2 downto 0),
      I13(3 downto 0) => I13(3 downto 0),
      I14(3 downto 0) => I14(3 downto 0),
      I15(2 downto 0) => I15(2 downto 0),
      I16(1 downto 0) => I16(1 downto 0),
      I17(1 downto 0) => I17(1 downto 0),
      I18(1 downto 0) => I18(1 downto 0),
      I7 => I7,
      O7(8 downto 0) => O7(8 downto 0),
      TXCHARISK(2 downto 0) => TXCHARISK(2 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      gen_a_i(0) => gen_a_i(0),
      gen_cc_r => gen_cc_r,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gt is
  port (
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    O4 : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    O35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O229 : out STD_LOGIC;
    O230 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHBONDO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    common_reset_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gt : entity is "aurora_8b10b_gt";
end aurora_8b10baurora_8b10b_gt;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gt is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rxdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal drpaddr_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpdi_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_i : STD_LOGIC;
  signal drpwe_i : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal \n_0_left_align_select_r[0]_i_2\ : STD_LOGIC;
  signal n_101_gtpe2_i : STD_LOGIC;
  signal n_102_gtpe2_i : STD_LOGIC;
  signal n_103_gtpe2_i : STD_LOGIC;
  signal n_104_gtpe2_i : STD_LOGIC;
  signal n_105_gtpe2_i : STD_LOGIC;
  signal n_10_gtpe2_i : STD_LOGIC;
  signal n_12_gtpe2_i : STD_LOGIC;
  signal n_14_gtpe2_i : STD_LOGIC;
  signal n_152_gtpe2_i : STD_LOGIC;
  signal n_153_gtpe2_i : STD_LOGIC;
  signal n_154_gtpe2_i : STD_LOGIC;
  signal n_155_gtpe2_i : STD_LOGIC;
  signal n_156_gtpe2_i : STD_LOGIC;
  signal n_157_gtpe2_i : STD_LOGIC;
  signal n_158_gtpe2_i : STD_LOGIC;
  signal n_159_gtpe2_i : STD_LOGIC;
  signal n_160_gtpe2_i : STD_LOGIC;
  signal n_161_gtpe2_i : STD_LOGIC;
  signal n_162_gtpe2_i : STD_LOGIC;
  signal n_163_gtpe2_i : STD_LOGIC;
  signal n_1_gtpe2_i : STD_LOGIC;
  signal n_24_gtpe2_i : STD_LOGIC;
  signal n_28_gtpe2_i : STD_LOGIC;
  signal n_29_gtpe2_i : STD_LOGIC;
  signal n_39_gtpe2_i : STD_LOGIC;
  signal n_40_gtpe2_i : STD_LOGIC;
  signal n_48_gtpe2_i : STD_LOGIC;
  signal n_49_gtpe2_i : STD_LOGIC;
  signal n_50_gtpe2_i : STD_LOGIC;
  signal n_51_gtpe2_i : STD_LOGIC;
  signal n_52_gtpe2_i : STD_LOGIC;
  signal n_53_gtpe2_i : STD_LOGIC;
  signal n_54_gtpe2_i : STD_LOGIC;
  signal n_55_gtpe2_i : STD_LOGIC;
  signal n_56_gtpe2_i : STD_LOGIC;
  signal n_57_gtpe2_i : STD_LOGIC;
  signal n_58_gtpe2_i : STD_LOGIC;
  signal n_59_gtpe2_i : STD_LOGIC;
  signal n_60_gtpe2_i : STD_LOGIC;
  signal n_61_gtpe2_i : STD_LOGIC;
  signal n_62_gtpe2_i : STD_LOGIC;
  signal n_7_gtpe2_i : STD_LOGIC;
  signal n_95_gtpe2_i : STD_LOGIC;
  signal n_96_gtpe2_i : STD_LOGIC;
  signal n_9_gtpe2_i : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtpe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of reset_count_r_i_3 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \soft_err_r[1]_i_1\ : label is "soft_lutpair181";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  RXDATA(31 downto 0) <= \^rxdata\(31 downto 0);
  drpdo_out(15 downto 0) <= \^drpdo_out\(15 downto 0);
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE000E"
    )
    port map (
      I0 => \^rxcharisk\(3),
      I1 => \^rxcharisk\(2),
      I2 => first_v_received_r,
      I3 => \n_0_left_align_select_r[0]_i_2\,
      I4 => I18,
      O => O229
    );
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4000000F4"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(1),
      I2 => \^rxcharisk\(3),
      I3 => first_v_received_r,
      I4 => \n_0_left_align_select_r[0]_i_2\,
      I5 => I19,
      O => O230
    );
\got_a_d_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^rxdata\(5),
      I1 => \^rxdata\(4),
      I2 => \^rxdata\(7),
      I3 => \^rxdata\(6),
      O => O35(7)
    );
\got_a_d_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^rxdata\(1),
      I1 => \^rxdata\(0),
      I2 => \^rxdata\(3),
      I3 => \^rxdata\(2),
      O => O35(6)
    );
\got_a_d_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^rxdata\(13),
      I1 => \^rxdata\(12),
      I2 => \^rxdata\(15),
      I3 => \^rxdata\(14),
      O => O35(5)
    );
\got_a_d_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^rxdata\(9),
      I1 => \^rxdata\(8),
      I2 => \^rxdata\(11),
      I3 => \^rxdata\(10),
      O => O35(4)
    );
\got_a_d_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^rxdata\(21),
      I1 => \^rxdata\(20),
      I2 => \^rxdata\(23),
      I3 => \^rxdata\(22),
      O => O35(3)
    );
\got_a_d_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^rxdata\(17),
      I1 => \^rxdata\(16),
      I2 => \^rxdata\(19),
      I3 => \^rxdata\(18),
      O => O35(2)
    );
\got_a_d_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^rxdata\(29),
      I1 => \^rxdata\(28),
      I2 => \^rxdata\(31),
      I3 => \^rxdata\(30),
      O => O35(1)
    );
\got_a_d_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^rxdata\(25),
      I1 => \^rxdata\(24),
      I2 => \^rxdata\(27),
      I3 => \^rxdata\(26),
      O => O35(0)
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 39,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 11,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 11,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => n_48_gtpe2_i,
      DMONITOROUT(13) => n_49_gtpe2_i,
      DMONITOROUT(12) => n_50_gtpe2_i,
      DMONITOROUT(11) => n_51_gtpe2_i,
      DMONITOROUT(10) => n_52_gtpe2_i,
      DMONITOROUT(9) => n_53_gtpe2_i,
      DMONITOROUT(8) => n_54_gtpe2_i,
      DMONITOROUT(7) => n_55_gtpe2_i,
      DMONITOROUT(6) => n_56_gtpe2_i,
      DMONITOROUT(5) => n_57_gtpe2_i,
      DMONITOROUT(4) => n_58_gtpe2_i,
      DMONITOROUT(3) => n_59_gtpe2_i,
      DMONITOROUT(2) => n_60_gtpe2_i,
      DMONITOROUT(1) => n_61_gtpe2_i,
      DMONITOROUT(0) => n_62_gtpe2_i,
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      DRPDO(15 downto 0) => \^drpdo_out\(15 downto 0),
      DRPEN => drpen_i,
      DRPRDY => \^o1\,
      DRPWE => drpwe_i,
      EYESCANDATAERROR => n_1_gtpe2_i,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTPRXN => rxn(0),
      GTPRXP => rxp(0),
      GTPTXN => txn(0),
      GTPTXP => txp(0),
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => gtrxreset_out,
      GTTXRESET => gt_tx_reset_i,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_in,
      PLL0REFCLK => gt0_pll0outrefclk_in,
      PLL1CLK => gt0_pll1outclk_in,
      PLL1REFCLK => gt0_pll1outrefclk_in,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => n_103_gtpe2_i,
      RXBUFSTATUS(1) => n_104_gtpe2_i,
      RXBUFSTATUS(0) => n_105_gtpe2_i,
      RXBYTEISALIGNED => n_7_gtpe2_i,
      RXBYTEREALIGN => \^o2\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => n_9_gtpe2_i,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => n_10_gtpe2_i,
      RXCHANISALIGNED => ch_bond_done_i(0),
      RXCHANREALIGN => n_12_gtpe2_i,
      RXCHARISCOMMA(3 downto 0) => I14(3 downto 0),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => '1',
      RXCHBONDI(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '1',
      RXCHBONDMASTER => '0',
      RXCHBONDO(3) => n_152_gtpe2_i,
      RXCHBONDO(2) => n_153_gtpe2_i,
      RXCHBONDO(1) => n_154_gtpe2_i,
      RXCHBONDO(0) => n_155_gtpe2_i,
      RXCHBONDSLAVE => '1',
      RXCLKCORCNT(1) => n_95_gtpe2_i,
      RXCLKCORCNT(0) => n_96_gtpe2_i,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_14_gtpe2_i,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 0) => \^rxdata\(31 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3) => n_156_gtpe2_i,
      RXDISPERR(2) => n_157_gtpe2_i,
      RXDISPERR(1) => n_158_gtpe2_i,
      RXDISPERR(0) => n_159_gtpe2_i,
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => I2,
      RXNOTINTABLE(3) => n_160_gtpe2_i,
      RXNOTINTABLE(2) => n_161_gtpe2_i,
      RXNOTINTABLE(1) => n_162_gtpe2_i,
      RXNOTINTABLE(0) => n_163_gtpe2_i,
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '0',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => n_24_gtpe2_i,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I2,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => n_28_gtpe2_i,
      RXPOLARITY => I3,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => n_29_gtpe2_i,
      RXPRBSSEL(2) => '0',
      RXPRBSSEL(1) => '0',
      RXPRBSSEL(0) => '0',
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gtpe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => O3,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '0',
      RXSYSCLKSEL(0) => '0',
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => sync_clk,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1) => n_101_gtpe2_i,
      TXBUFSTATUS(0) => n_102_gtpe2_i,
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => n_39_gtpe2_i,
      TXOUTCLKPCS => n_40_gtpe2_i,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => '0',
      TXPRBSSEL(1) => '0',
      TXPRBSSEL(0) => '0',
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => O4,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '0',
      TXSYSCLKSEL(0) => '0',
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
gtrxreset_seq_i: entity work.aurora_8b10baurora_8b10b_gtrxreset_seq_32
    port map (
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      I1 => n_28_gtpe2_i,
      I2 => \^o1\,
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O162(1 downto 0) => O162(1 downto 0),
      O5 => O5,
      O6 => O6,
      SR(0) => SR(0),
      common_reset_i => common_reset_i,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => \^drpdo_out\(15 downto 0),
      drpen_i => drpen_i,
      drpen_in => drpen_in,
      drpwe_i => drpwe_i,
      drpwe_in => drpwe_in,
      gtrxreset_out => gtrxreset_out,
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d2_162 => s_out_d2_162,
      s_out_d2_169 => s_out_d2_169,
      s_out_d2_176 => s_out_d2_176,
      s_out_d3_163 => s_out_d3_163,
      s_out_d3_170 => s_out_d3_170,
      s_out_d3_177 => s_out_d3_177,
      s_out_d4_164 => s_out_d4_164,
      s_out_d4_171 => s_out_d4_171,
      s_out_d4_178 => s_out_d4_178,
      s_out_d5_165 => s_out_d5_165,
      s_out_d5_172 => s_out_d5_172,
      s_out_d5_179 => s_out_d5_179,
      s_out_d6_166 => s_out_d6_166,
      s_out_d6_173 => s_out_d6_173,
      s_out_d6_180 => s_out_d6_180,
      s_out_d7_167 => s_out_d7_167,
      s_out_d7_174 => s_out_d7_174,
      s_out_d7_181 => s_out_d7_181
    );
hard_err_gt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_103_gtpe2_i,
      I1 => n_101_gtpe2_i,
      I2 => \^o2\,
      O => hard_err_gt0
    );
\left_align_select_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE29FE29FE29FFFF"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(1),
      I3 => \^rxcharisk\(3),
      I4 => I2,
      I5 => ready_r,
      O => \n_0_left_align_select_r[0]_i_2\
    );
reset_count_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      I2 => n_160_gtpe2_i,
      I3 => n_156_gtpe2_i,
      I4 => n_163_gtpe2_i,
      I5 => n_159_gtpe2_i,
      O => O27
    );
reset_count_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => consecutive_commas_r,
      I1 => n_162_gtpe2_i,
      I2 => n_158_gtpe2_i,
      O => O25
    );
\soft_err_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_159_gtpe2_i,
      I1 => n_163_gtpe2_i,
      O => O28
    );
\soft_err_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_158_gtpe2_i,
      I1 => n_162_gtpe2_i,
      O => O26
    );
\soft_err_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      O => O29
    );
\soft_err_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_160_gtpe2_i,
      I1 => n_156_gtpe2_i,
      O => O30
    );
\word_aligned_control_bits_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(0),
      I1 => \^rxcharisk\(1),
      I2 => I18,
      I3 => I19,
      I4 => \^rxcharisk\(2),
      I5 => I21(0),
      O => O33
    );
\word_aligned_control_bits_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => \^rxcharisk\(2),
      I2 => I18,
      I3 => I19,
      I4 => \^rxcharisk\(3),
      I5 => \^rxcharisk\(0),
      O => O34
    );
\word_aligned_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(7),
      I1 => \^rxdata\(15),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(23),
      I5 => I20(7),
      O => O31(7)
    );
\word_aligned_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(6),
      I1 => \^rxdata\(14),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(22),
      I5 => I20(6),
      O => O31(6)
    );
\word_aligned_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(5),
      I1 => \^rxdata\(13),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(21),
      I5 => I20(5),
      O => O31(5)
    );
\word_aligned_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(4),
      I1 => \^rxdata\(12),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(20),
      I5 => I20(4),
      O => O31(4)
    );
\word_aligned_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(3),
      I1 => \^rxdata\(11),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(19),
      I5 => I20(3),
      O => O31(3)
    );
\word_aligned_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(2),
      I1 => \^rxdata\(10),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(18),
      I5 => I20(2),
      O => O31(2)
    );
\word_aligned_data_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(1),
      I1 => \^rxdata\(9),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(17),
      I5 => I20(1),
      O => O31(1)
    );
\word_aligned_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(0),
      I1 => \^rxdata\(8),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(16),
      I5 => I20(0),
      O => O31(0)
    );
\word_aligned_data_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(15),
      I1 => \^rxdata\(23),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(31),
      I5 => \^rxdata\(7),
      O => O32(7)
    );
\word_aligned_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(14),
      I1 => \^rxdata\(22),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(30),
      I5 => \^rxdata\(6),
      O => O32(6)
    );
\word_aligned_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(13),
      I1 => \^rxdata\(21),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(29),
      I5 => \^rxdata\(5),
      O => O32(5)
    );
\word_aligned_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(12),
      I1 => \^rxdata\(20),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(28),
      I5 => \^rxdata\(4),
      O => O32(4)
    );
\word_aligned_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(11),
      I1 => \^rxdata\(19),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(27),
      I5 => \^rxdata\(3),
      O => O32(3)
    );
\word_aligned_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(10),
      I1 => \^rxdata\(18),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(26),
      I5 => \^rxdata\(2),
      O => O32(2)
    );
\word_aligned_data_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(9),
      I1 => \^rxdata\(17),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(25),
      I5 => \^rxdata\(1),
      O => O32(1)
    );
\word_aligned_data_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxdata\(8),
      I1 => \^rxdata\(16),
      I2 => I18,
      I3 => I19,
      I4 => \^rxdata\(24),
      I5 => \^rxdata\(0),
      O => O32(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gt_18 is
  port (
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHBONDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    I23 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    hard_err_gt0_0 : out STD_LOGIC;
    O45 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O231 : out STD_LOGIC;
    O232 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    en_chan_sync_i : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    consecutive_commas_r_3 : in STD_LOGIC;
    ready_r_4 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r_9 : in STD_LOGIC;
    drpen_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane1 : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gt_18 : entity is "aurora_8b10b_gt";
end aurora_8b10baurora_8b10b_gt_18;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gt_18 is
  signal \^o1\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drpaddr_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpdi_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out_lane1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_i : STD_LOGIC;
  signal drpwe_i : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal \n_0_left_align_select_r[0]_i_2__0\ : STD_LOGIC;
  signal n_101_gtpe2_i : STD_LOGIC;
  signal n_102_gtpe2_i : STD_LOGIC;
  signal n_103_gtpe2_i : STD_LOGIC;
  signal n_104_gtpe2_i : STD_LOGIC;
  signal n_105_gtpe2_i : STD_LOGIC;
  signal n_10_gtpe2_i : STD_LOGIC;
  signal n_12_gtpe2_i : STD_LOGIC;
  signal n_14_gtpe2_i : STD_LOGIC;
  signal n_156_gtpe2_i : STD_LOGIC;
  signal n_157_gtpe2_i : STD_LOGIC;
  signal n_158_gtpe2_i : STD_LOGIC;
  signal n_159_gtpe2_i : STD_LOGIC;
  signal n_160_gtpe2_i : STD_LOGIC;
  signal n_161_gtpe2_i : STD_LOGIC;
  signal n_162_gtpe2_i : STD_LOGIC;
  signal n_163_gtpe2_i : STD_LOGIC;
  signal n_1_gtpe2_i : STD_LOGIC;
  signal n_24_gtpe2_i : STD_LOGIC;
  signal n_28_gtpe2_i : STD_LOGIC;
  signal n_29_gtpe2_i : STD_LOGIC;
  signal n_38_gtpe2_i : STD_LOGIC;
  signal n_39_gtpe2_i : STD_LOGIC;
  signal n_40_gtpe2_i : STD_LOGIC;
  signal n_48_gtpe2_i : STD_LOGIC;
  signal n_49_gtpe2_i : STD_LOGIC;
  signal n_50_gtpe2_i : STD_LOGIC;
  signal n_51_gtpe2_i : STD_LOGIC;
  signal n_52_gtpe2_i : STD_LOGIC;
  signal n_53_gtpe2_i : STD_LOGIC;
  signal n_54_gtpe2_i : STD_LOGIC;
  signal n_55_gtpe2_i : STD_LOGIC;
  signal n_56_gtpe2_i : STD_LOGIC;
  signal n_57_gtpe2_i : STD_LOGIC;
  signal n_58_gtpe2_i : STD_LOGIC;
  signal n_59_gtpe2_i : STD_LOGIC;
  signal n_60_gtpe2_i : STD_LOGIC;
  signal n_61_gtpe2_i : STD_LOGIC;
  signal n_62_gtpe2_i : STD_LOGIC;
  signal n_7_gtpe2_i : STD_LOGIC;
  signal n_95_gtpe2_i : STD_LOGIC;
  signal n_96_gtpe2_i : STD_LOGIC;
  signal n_9_gtpe2_i : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtpe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_count_r_i_3__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \soft_err_r[1]_i_1__0\ : label is "soft_lutpair186";
begin
  O1 <= \^o1\;
  O6 <= \^o6\;
  O9(31 downto 0) <= \^o9\(31 downto 0);
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  drpdo_out_lane1(15 downto 0) <= \^drpdo_out_lane1\(15 downto 0);
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE000E"
    )
    port map (
      I0 => \^rxcharisk\(3),
      I1 => \^rxcharisk\(2),
      I2 => first_v_received_r_9,
      I3 => \n_0_left_align_select_r[0]_i_2__0\,
      I4 => I22,
      O => O231
    );
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4000000F4"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(1),
      I2 => \^rxcharisk\(3),
      I3 => first_v_received_r_9,
      I4 => \n_0_left_align_select_r[0]_i_2__0\,
      I5 => I24,
      O => O232
    );
\got_a_d_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(4),
      I2 => \^o9\(7),
      I3 => \^o9\(6),
      O => O45(7)
    );
\got_a_d_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(0),
      I2 => \^o9\(3),
      I3 => \^o9\(2),
      O => O45(6)
    );
\got_a_d_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o9\(13),
      I1 => \^o9\(12),
      I2 => \^o9\(15),
      I3 => \^o9\(14),
      O => O45(5)
    );
\got_a_d_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(9),
      I1 => \^o9\(8),
      I2 => \^o9\(11),
      I3 => \^o9\(10),
      O => O45(4)
    );
\got_a_d_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o9\(21),
      I1 => \^o9\(20),
      I2 => \^o9\(23),
      I3 => \^o9\(22),
      O => O45(3)
    );
\got_a_d_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(17),
      I1 => \^o9\(16),
      I2 => \^o9\(19),
      I3 => \^o9\(18),
      O => O45(2)
    );
\got_a_d_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o9\(29),
      I1 => \^o9\(28),
      I2 => \^o9\(31),
      I3 => \^o9\(30),
      O => O45(1)
    );
\got_a_d_r[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o9\(25),
      I1 => \^o9\(24),
      I2 => \^o9\(27),
      I3 => \^o9\(26),
      O => O45(0)
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 39,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 11,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 11,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => n_48_gtpe2_i,
      DMONITOROUT(13) => n_49_gtpe2_i,
      DMONITOROUT(12) => n_50_gtpe2_i,
      DMONITOROUT(11) => n_51_gtpe2_i,
      DMONITOROUT(10) => n_52_gtpe2_i,
      DMONITOROUT(9) => n_53_gtpe2_i,
      DMONITOROUT(8) => n_54_gtpe2_i,
      DMONITOROUT(7) => n_55_gtpe2_i,
      DMONITOROUT(6) => n_56_gtpe2_i,
      DMONITOROUT(5) => n_57_gtpe2_i,
      DMONITOROUT(4) => n_58_gtpe2_i,
      DMONITOROUT(3) => n_59_gtpe2_i,
      DMONITOROUT(2) => n_60_gtpe2_i,
      DMONITOROUT(1) => n_61_gtpe2_i,
      DMONITOROUT(0) => n_62_gtpe2_i,
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      DRPDO(15 downto 0) => \^drpdo_out_lane1\(15 downto 0),
      DRPEN => drpen_i,
      DRPRDY => \^o1\,
      DRPWE => drpwe_i,
      EYESCANDATAERROR => n_1_gtpe2_i,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTPRXN => rxn(0),
      GTPRXP => rxp(0),
      GTPTXN => txn(0),
      GTPTXP => txp(0),
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => gtrxreset_out,
      GTTXRESET => gt_tx_reset_i,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_in,
      PLL0REFCLK => gt0_pll0outrefclk_in,
      PLL1CLK => gt0_pll1outclk_in,
      PLL1REFCLK => gt0_pll1outrefclk_in,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => n_103_gtpe2_i,
      RXBUFSTATUS(1) => n_104_gtpe2_i,
      RXBUFSTATUS(0) => n_105_gtpe2_i,
      RXBYTEISALIGNED => n_7_gtpe2_i,
      RXBYTEREALIGN => \^o6\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => n_9_gtpe2_i,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => n_10_gtpe2_i,
      RXCHANISALIGNED => ch_bond_done_i(0),
      RXCHANREALIGN => n_12_gtpe2_i,
      RXCHARISCOMMA(3 downto 0) => O10(3 downto 0),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => en_chan_sync_i,
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '1',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '1',
      RXCHBONDO(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1) => n_95_gtpe2_i,
      RXCLKCORCNT(0) => n_96_gtpe2_i,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_14_gtpe2_i,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 0) => \^o9\(31 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3) => n_156_gtpe2_i,
      RXDISPERR(2) => n_157_gtpe2_i,
      RXDISPERR(1) => n_158_gtpe2_i,
      RXDISPERR(0) => n_159_gtpe2_i,
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => I4,
      RXNOTINTABLE(3) => n_160_gtpe2_i,
      RXNOTINTABLE(2) => n_161_gtpe2_i,
      RXNOTINTABLE(1) => n_162_gtpe2_i,
      RXNOTINTABLE(0) => n_163_gtpe2_i,
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '0',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => n_24_gtpe2_i,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I4,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => n_28_gtpe2_i,
      RXPOLARITY => I5,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => n_29_gtpe2_i,
      RXPRBSSEL(2) => '0',
      RXPRBSSEL(1) => '0',
      RXPRBSSEL(0) => '0',
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gtpe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => O7,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '0',
      RXSYSCLKSEL(0) => '0',
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => sync_clk,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1) => n_101_gtpe2_i,
      TXBUFSTATUS(0) => n_102_gtpe2_i,
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 0) => I6(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => n_38_gtpe2_i,
      TXOUTCLKFABRIC => n_39_gtpe2_i,
      TXOUTCLKPCS => n_40_gtpe2_i,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => '0',
      TXPRBSSEL(1) => '0',
      TXPRBSSEL(0) => '0',
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => O8,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '0',
      TXSYSCLKSEL(0) => '0',
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
gtrxreset_seq_i: entity work.aurora_8b10baurora_8b10b_gtrxreset_seq_28
    port map (
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => n_28_gtpe2_i,
      I4 => \^o1\,
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      O181(1 downto 0) => O181(1 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdo_out_lane1(15 downto 0) => \^drpdo_out_lane1\(15 downto 0),
      drpen_i => drpen_i,
      drpen_in_lane1 => drpen_in_lane1,
      drpwe_i => drpwe_i,
      drpwe_in_lane1 => drpwe_in_lane1,
      gtrxreset_out => gtrxreset_out,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202
    );
\hard_err_gt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_103_gtpe2_i,
      I1 => n_101_gtpe2_i,
      I2 => \^o6\,
      O => hard_err_gt0_0
    );
\left_align_select_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE29FE29FE29FFFF"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(1),
      I3 => \^rxcharisk\(3),
      I4 => I4,
      I5 => ready_r_4,
      O => \n_0_left_align_select_r[0]_i_2__0\
    );
\reset_count_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      I2 => n_160_gtpe2_i,
      I3 => n_156_gtpe2_i,
      I4 => n_163_gtpe2_i,
      I5 => n_159_gtpe2_i,
      O => O38
    );
\reset_count_r_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => consecutive_commas_r_3,
      I1 => n_162_gtpe2_i,
      I2 => n_158_gtpe2_i,
      O => O36
    );
\soft_err_r[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_159_gtpe2_i,
      I1 => n_163_gtpe2_i,
      O => O39
    );
\soft_err_r[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_158_gtpe2_i,
      I1 => n_162_gtpe2_i,
      O => O37
    );
\soft_err_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      O => O40
    );
\soft_err_r[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_160_gtpe2_i,
      I1 => n_156_gtpe2_i,
      O => O41
    );
\word_aligned_control_bits_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(0),
      I1 => \^rxcharisk\(1),
      I2 => I22,
      I3 => I24,
      I4 => \^rxcharisk\(2),
      I5 => I26(0),
      O => O43
    );
\word_aligned_control_bits_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => \^rxcharisk\(2),
      I2 => I22,
      I3 => I24,
      I4 => \^rxcharisk\(3),
      I5 => \^rxcharisk\(0),
      O => O44
    );
\word_aligned_data_r[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(7),
      I1 => \^o9\(15),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(23),
      I5 => I25(7),
      O => I23(7)
    );
\word_aligned_data_r[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(6),
      I1 => \^o9\(14),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(22),
      I5 => I25(6),
      O => I23(6)
    );
\word_aligned_data_r[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(5),
      I1 => \^o9\(13),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(21),
      I5 => I25(5),
      O => I23(5)
    );
\word_aligned_data_r[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(4),
      I1 => \^o9\(12),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(20),
      I5 => I25(4),
      O => I23(4)
    );
\word_aligned_data_r[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(3),
      I1 => \^o9\(11),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(19),
      I5 => I25(3),
      O => I23(3)
    );
\word_aligned_data_r[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(2),
      I1 => \^o9\(10),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(18),
      I5 => I25(2),
      O => I23(2)
    );
\word_aligned_data_r[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(1),
      I1 => \^o9\(9),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(17),
      I5 => I25(1),
      O => I23(1)
    );
\word_aligned_data_r[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(0),
      I1 => \^o9\(8),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(16),
      I5 => I25(0),
      O => I23(0)
    );
\word_aligned_data_r[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(15),
      I1 => \^o9\(23),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(31),
      I5 => \^o9\(7),
      O => O42(7)
    );
\word_aligned_data_r[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(14),
      I1 => \^o9\(22),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(30),
      I5 => \^o9\(6),
      O => O42(6)
    );
\word_aligned_data_r[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(13),
      I1 => \^o9\(21),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(29),
      I5 => \^o9\(5),
      O => O42(5)
    );
\word_aligned_data_r[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(12),
      I1 => \^o9\(20),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(28),
      I5 => \^o9\(4),
      O => O42(4)
    );
\word_aligned_data_r[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(11),
      I1 => \^o9\(19),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(27),
      I5 => \^o9\(3),
      O => O42(3)
    );
\word_aligned_data_r[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(10),
      I1 => \^o9\(18),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(26),
      I5 => \^o9\(2),
      O => O42(2)
    );
\word_aligned_data_r[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(9),
      I1 => \^o9\(17),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(25),
      I5 => \^o9\(1),
      O => O42(1)
    );
\word_aligned_data_r[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o9\(8),
      I1 => \^o9\(16),
      I2 => I22,
      I3 => I24,
      I4 => \^o9\(24),
      I5 => \^o9\(0),
      O => O42(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gt_19 is
  port (
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    drpdo_out_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHBONDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_203 : out STD_LOGIC;
    s_out_d2_204 : out STD_LOGIC;
    s_out_d3_205 : out STD_LOGIC;
    s_out_d4_206 : out STD_LOGIC;
    s_out_d5_207 : out STD_LOGIC;
    s_out_d6_208 : out STD_LOGIC;
    s_out_d7_209 : out STD_LOGIC;
    O183 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O184 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O185 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O186 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O188 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_210 : out STD_LOGIC;
    s_out_d2_211 : out STD_LOGIC;
    s_out_d3_212 : out STD_LOGIC;
    s_out_d4_213 : out STD_LOGIC;
    s_out_d5_214 : out STD_LOGIC;
    s_out_d6_215 : out STD_LOGIC;
    s_out_d7_216 : out STD_LOGIC;
    O189 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O191 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_217 : out STD_LOGIC;
    s_out_d2_218 : out STD_LOGIC;
    s_out_d3_219 : out STD_LOGIC;
    s_out_d4_220 : out STD_LOGIC;
    s_out_d5_221 : out STD_LOGIC;
    s_out_d6_222 : out STD_LOGIC;
    s_out_d7_223 : out STD_LOGIC;
    O195 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O198 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O199 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O200 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O54 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    hard_err_gt0_1 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O233 : out STD_LOGIC;
    O234 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    consecutive_commas_r_5 : in STD_LOGIC;
    ready_r_6 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r_10 : in STD_LOGIC;
    drpen_in_lane2 : in STD_LOGIC;
    drpdi_in_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane2 : in STD_LOGIC;
    drpaddr_in_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gt_19 : entity is "aurora_8b10b_gt";
end aurora_8b10baurora_8b10b_gt_19;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gt_19 is
  signal \^o1\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drpaddr_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpdi_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out_lane2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_i : STD_LOGIC;
  signal drpwe_i : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal \n_0_left_align_select_r[0]_i_2__1\ : STD_LOGIC;
  signal n_101_gtpe2_i : STD_LOGIC;
  signal n_102_gtpe2_i : STD_LOGIC;
  signal n_103_gtpe2_i : STD_LOGIC;
  signal n_104_gtpe2_i : STD_LOGIC;
  signal n_105_gtpe2_i : STD_LOGIC;
  signal n_10_gtpe2_i : STD_LOGIC;
  signal n_12_gtpe2_i : STD_LOGIC;
  signal n_14_gtpe2_i : STD_LOGIC;
  signal n_156_gtpe2_i : STD_LOGIC;
  signal n_157_gtpe2_i : STD_LOGIC;
  signal n_158_gtpe2_i : STD_LOGIC;
  signal n_159_gtpe2_i : STD_LOGIC;
  signal n_160_gtpe2_i : STD_LOGIC;
  signal n_161_gtpe2_i : STD_LOGIC;
  signal n_162_gtpe2_i : STD_LOGIC;
  signal n_163_gtpe2_i : STD_LOGIC;
  signal n_1_gtpe2_i : STD_LOGIC;
  signal n_24_gtpe2_i : STD_LOGIC;
  signal n_28_gtpe2_i : STD_LOGIC;
  signal n_29_gtpe2_i : STD_LOGIC;
  signal n_38_gtpe2_i : STD_LOGIC;
  signal n_39_gtpe2_i : STD_LOGIC;
  signal n_40_gtpe2_i : STD_LOGIC;
  signal n_48_gtpe2_i : STD_LOGIC;
  signal n_49_gtpe2_i : STD_LOGIC;
  signal n_50_gtpe2_i : STD_LOGIC;
  signal n_51_gtpe2_i : STD_LOGIC;
  signal n_52_gtpe2_i : STD_LOGIC;
  signal n_53_gtpe2_i : STD_LOGIC;
  signal n_54_gtpe2_i : STD_LOGIC;
  signal n_55_gtpe2_i : STD_LOGIC;
  signal n_56_gtpe2_i : STD_LOGIC;
  signal n_57_gtpe2_i : STD_LOGIC;
  signal n_58_gtpe2_i : STD_LOGIC;
  signal n_59_gtpe2_i : STD_LOGIC;
  signal n_60_gtpe2_i : STD_LOGIC;
  signal n_61_gtpe2_i : STD_LOGIC;
  signal n_62_gtpe2_i : STD_LOGIC;
  signal n_7_gtpe2_i : STD_LOGIC;
  signal n_95_gtpe2_i : STD_LOGIC;
  signal n_96_gtpe2_i : STD_LOGIC;
  signal n_9_gtpe2_i : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtpe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_count_r_i_3__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \soft_err_r[1]_i_1__1\ : label is "soft_lutpair191";
begin
  O1 <= \^o1\;
  O13 <= \^o13\;
  O16(31 downto 0) <= \^o16\(31 downto 0);
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  drpdo_out_lane2(15 downto 0) <= \^drpdo_out_lane2\(15 downto 0);
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE000E"
    )
    port map (
      I0 => \^rxcharisk\(3),
      I1 => \^rxcharisk\(2),
      I2 => first_v_received_r_10,
      I3 => \n_0_left_align_select_r[0]_i_2__1\,
      I4 => I27,
      O => O233
    );
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4000000F4"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(1),
      I2 => \^rxcharisk\(3),
      I3 => first_v_received_r_10,
      I4 => \n_0_left_align_select_r[0]_i_2__1\,
      I5 => I28,
      O => O234
    );
\got_a_d_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o16\(5),
      I1 => \^o16\(4),
      I2 => \^o16\(7),
      I3 => \^o16\(6),
      O => O163(7)
    );
\got_a_d_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o16\(1),
      I1 => \^o16\(0),
      I2 => \^o16\(3),
      I3 => \^o16\(2),
      O => O163(6)
    );
\got_a_d_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o16\(13),
      I1 => \^o16\(12),
      I2 => \^o16\(15),
      I3 => \^o16\(14),
      O => O163(5)
    );
\got_a_d_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o16\(9),
      I1 => \^o16\(8),
      I2 => \^o16\(11),
      I3 => \^o16\(10),
      O => O163(4)
    );
\got_a_d_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o16\(21),
      I1 => \^o16\(20),
      I2 => \^o16\(23),
      I3 => \^o16\(22),
      O => O163(3)
    );
\got_a_d_r[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o16\(17),
      I1 => \^o16\(16),
      I2 => \^o16\(19),
      I3 => \^o16\(18),
      O => O163(2)
    );
\got_a_d_r[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o16\(29),
      I1 => \^o16\(28),
      I2 => \^o16\(31),
      I3 => \^o16\(30),
      O => O163(1)
    );
\got_a_d_r[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o16\(25),
      I1 => \^o16\(24),
      I2 => \^o16\(27),
      I3 => \^o16\(26),
      O => O163(0)
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 39,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 11,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 11,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => n_48_gtpe2_i,
      DMONITOROUT(13) => n_49_gtpe2_i,
      DMONITOROUT(12) => n_50_gtpe2_i,
      DMONITOROUT(11) => n_51_gtpe2_i,
      DMONITOROUT(10) => n_52_gtpe2_i,
      DMONITOROUT(9) => n_53_gtpe2_i,
      DMONITOROUT(8) => n_54_gtpe2_i,
      DMONITOROUT(7) => n_55_gtpe2_i,
      DMONITOROUT(6) => n_56_gtpe2_i,
      DMONITOROUT(5) => n_57_gtpe2_i,
      DMONITOROUT(4) => n_58_gtpe2_i,
      DMONITOROUT(3) => n_59_gtpe2_i,
      DMONITOROUT(2) => n_60_gtpe2_i,
      DMONITOROUT(1) => n_61_gtpe2_i,
      DMONITOROUT(0) => n_62_gtpe2_i,
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      DRPDO(15 downto 0) => \^drpdo_out_lane2\(15 downto 0),
      DRPEN => drpen_i,
      DRPRDY => \^o1\,
      DRPWE => drpwe_i,
      EYESCANDATAERROR => n_1_gtpe2_i,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTPRXN => rxn(0),
      GTPRXP => rxp(0),
      GTPTXN => txn(0),
      GTPTXP => txp(0),
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => gtrxreset_out,
      GTTXRESET => gt_tx_reset_i,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_in,
      PLL0REFCLK => gt0_pll0outrefclk_in,
      PLL1CLK => gt0_pll1outclk_in,
      PLL1REFCLK => gt0_pll1outrefclk_in,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => n_103_gtpe2_i,
      RXBUFSTATUS(1) => n_104_gtpe2_i,
      RXBUFSTATUS(0) => n_105_gtpe2_i,
      RXBYTEISALIGNED => n_7_gtpe2_i,
      RXBYTEREALIGN => \^o13\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => n_9_gtpe2_i,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => n_10_gtpe2_i,
      RXCHANISALIGNED => ch_bond_done_i(0),
      RXCHANREALIGN => n_12_gtpe2_i,
      RXCHARISCOMMA(3 downto 0) => I12(3 downto 0),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => '1',
      RXCHBONDI(3 downto 0) => I1(3 downto 0),
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '1',
      RXCHBONDMASTER => '0',
      RXCHBONDO(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDSLAVE => '1',
      RXCLKCORCNT(1) => n_95_gtpe2_i,
      RXCLKCORCNT(0) => n_96_gtpe2_i,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_14_gtpe2_i,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 0) => \^o16\(31 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3) => n_156_gtpe2_i,
      RXDISPERR(2) => n_157_gtpe2_i,
      RXDISPERR(1) => n_158_gtpe2_i,
      RXDISPERR(0) => n_159_gtpe2_i,
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => I8,
      RXNOTINTABLE(3) => n_160_gtpe2_i,
      RXNOTINTABLE(2) => n_161_gtpe2_i,
      RXNOTINTABLE(1) => n_162_gtpe2_i,
      RXNOTINTABLE(0) => n_163_gtpe2_i,
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '0',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => n_24_gtpe2_i,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I8,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => n_28_gtpe2_i,
      RXPOLARITY => I9,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => n_29_gtpe2_i,
      RXPRBSSEL(2) => '0',
      RXPRBSSEL(1) => '0',
      RXPRBSSEL(0) => '0',
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gtpe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => O14,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '0',
      RXSYSCLKSEL(0) => '0',
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => sync_clk,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1) => n_101_gtpe2_i,
      TXBUFSTATUS(0) => n_102_gtpe2_i,
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 0) => I10(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => n_38_gtpe2_i,
      TXOUTCLKFABRIC => n_39_gtpe2_i,
      TXOUTCLKPCS => n_40_gtpe2_i,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => '0',
      TXPRBSSEL(1) => '0',
      TXPRBSSEL(0) => '0',
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => O15,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '0',
      TXSYSCLKSEL(0) => '0',
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
gtrxreset_seq_i: entity work.aurora_8b10baurora_8b10b_gtrxreset_seq_24
    port map (
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      I1 => n_28_gtpe2_i,
      I2 => I2,
      I3 => I3,
      I4 => \^o1\,
      O183(1 downto 0) => O183(1 downto 0),
      O184(1 downto 0) => O184(1 downto 0),
      O185(1 downto 0) => O185(1 downto 0),
      O186(1 downto 0) => O186(1 downto 0),
      O187(1 downto 0) => O187(1 downto 0),
      O188(1 downto 0) => O188(1 downto 0),
      O189(1 downto 0) => O189(1 downto 0),
      O190(1 downto 0) => O190(1 downto 0),
      O191(1 downto 0) => O191(1 downto 0),
      O192(1 downto 0) => O192(1 downto 0),
      O193(1 downto 0) => O193(1 downto 0),
      O194(1 downto 0) => O194(1 downto 0),
      O195(1 downto 0) => O195(1 downto 0),
      O196(1 downto 0) => O196(1 downto 0),
      O197(1 downto 0) => O197(1 downto 0),
      O198(1 downto 0) => O198(1 downto 0),
      O199(1 downto 0) => O199(1 downto 0),
      O200(1 downto 0) => O200(1 downto 0),
      drpaddr_in_lane2(8 downto 0) => drpaddr_in_lane2(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in_lane2(15 downto 0) => drpdi_in_lane2(15 downto 0),
      drpdo_out_lane2(15 downto 0) => \^drpdo_out_lane2\(15 downto 0),
      drpen_i => drpen_i,
      drpen_in_lane2 => drpen_in_lane2,
      drpwe_i => drpwe_i,
      drpwe_in_lane2 => drpwe_in_lane2,
      gtrxreset_out => gtrxreset_out,
      s_out_d1_cdc_to_203 => s_out_d1_cdc_to_203,
      s_out_d1_cdc_to_210 => s_out_d1_cdc_to_210,
      s_out_d1_cdc_to_217 => s_out_d1_cdc_to_217,
      s_out_d2_204 => s_out_d2_204,
      s_out_d2_211 => s_out_d2_211,
      s_out_d2_218 => s_out_d2_218,
      s_out_d3_205 => s_out_d3_205,
      s_out_d3_212 => s_out_d3_212,
      s_out_d3_219 => s_out_d3_219,
      s_out_d4_206 => s_out_d4_206,
      s_out_d4_213 => s_out_d4_213,
      s_out_d4_220 => s_out_d4_220,
      s_out_d5_207 => s_out_d5_207,
      s_out_d5_214 => s_out_d5_214,
      s_out_d5_221 => s_out_d5_221,
      s_out_d6_208 => s_out_d6_208,
      s_out_d6_215 => s_out_d6_215,
      s_out_d6_222 => s_out_d6_222,
      s_out_d7_209 => s_out_d7_209,
      s_out_d7_216 => s_out_d7_216,
      s_out_d7_223 => s_out_d7_223
    );
\hard_err_gt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_103_gtpe2_i,
      I1 => n_101_gtpe2_i,
      I2 => \^o13\,
      O => hard_err_gt0_1
    );
\left_align_select_r[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE29FE29FE29FFFF"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(1),
      I3 => \^rxcharisk\(3),
      I4 => I8,
      I5 => ready_r_6,
      O => \n_0_left_align_select_r[0]_i_2__1\
    );
\reset_count_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      I2 => n_160_gtpe2_i,
      I3 => n_156_gtpe2_i,
      I4 => n_163_gtpe2_i,
      I5 => n_159_gtpe2_i,
      O => O48
    );
\reset_count_r_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => consecutive_commas_r_5,
      I1 => n_162_gtpe2_i,
      I2 => n_158_gtpe2_i,
      O => O46
    );
\soft_err_r[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_159_gtpe2_i,
      I1 => n_163_gtpe2_i,
      O => O49
    );
\soft_err_r[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_158_gtpe2_i,
      I1 => n_162_gtpe2_i,
      O => O47
    );
\soft_err_r[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      O => O50
    );
\soft_err_r[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_160_gtpe2_i,
      I1 => n_156_gtpe2_i,
      O => O51
    );
\word_aligned_control_bits_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(0),
      I1 => \^rxcharisk\(1),
      I2 => I27,
      I3 => I28,
      I4 => \^rxcharisk\(2),
      I5 => I30(0),
      O => O54
    );
\word_aligned_control_bits_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => \^rxcharisk\(2),
      I2 => I27,
      I3 => I28,
      I4 => \^rxcharisk\(3),
      I5 => \^rxcharisk\(0),
      O => O144
    );
\word_aligned_data_r[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(7),
      I1 => \^o16\(15),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(23),
      I5 => I29(7),
      O => O52(7)
    );
\word_aligned_data_r[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(6),
      I1 => \^o16\(14),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(22),
      I5 => I29(6),
      O => O52(6)
    );
\word_aligned_data_r[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(5),
      I1 => \^o16\(13),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(21),
      I5 => I29(5),
      O => O52(5)
    );
\word_aligned_data_r[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(4),
      I1 => \^o16\(12),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(20),
      I5 => I29(4),
      O => O52(4)
    );
\word_aligned_data_r[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(3),
      I1 => \^o16\(11),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(19),
      I5 => I29(3),
      O => O52(3)
    );
\word_aligned_data_r[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(2),
      I1 => \^o16\(10),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(18),
      I5 => I29(2),
      O => O52(2)
    );
\word_aligned_data_r[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(1),
      I1 => \^o16\(9),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(17),
      I5 => I29(1),
      O => O52(1)
    );
\word_aligned_data_r[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(0),
      I1 => \^o16\(8),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(16),
      I5 => I29(0),
      O => O52(0)
    );
\word_aligned_data_r[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(15),
      I1 => \^o16\(23),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(31),
      I5 => \^o16\(7),
      O => O53(7)
    );
\word_aligned_data_r[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(14),
      I1 => \^o16\(22),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(30),
      I5 => \^o16\(6),
      O => O53(6)
    );
\word_aligned_data_r[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(13),
      I1 => \^o16\(21),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(29),
      I5 => \^o16\(5),
      O => O53(5)
    );
\word_aligned_data_r[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(12),
      I1 => \^o16\(20),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(28),
      I5 => \^o16\(4),
      O => O53(4)
    );
\word_aligned_data_r[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(11),
      I1 => \^o16\(19),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(27),
      I5 => \^o16\(3),
      O => O53(3)
    );
\word_aligned_data_r[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(10),
      I1 => \^o16\(18),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(26),
      I5 => \^o16\(2),
      O => O53(2)
    );
\word_aligned_data_r[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(9),
      I1 => \^o16\(17),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(25),
      I5 => \^o16\(1),
      O => O53(1)
    );
\word_aligned_data_r[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o16\(8),
      I1 => \^o16\(16),
      I2 => I27,
      I3 => I28,
      I4 => \^o16\(24),
      I5 => \^o16\(0),
      O => O53(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_gt_20 is
  port (
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    drpdo_out_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_224 : out STD_LOGIC;
    s_out_d2_225 : out STD_LOGIC;
    s_out_d3_226 : out STD_LOGIC;
    s_out_d4_227 : out STD_LOGIC;
    s_out_d5_228 : out STD_LOGIC;
    s_out_d6_229 : out STD_LOGIC;
    s_out_d7_230 : out STD_LOGIC;
    O202 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O203 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O204 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O205 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O206 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O207 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_231 : out STD_LOGIC;
    s_out_d2_232 : out STD_LOGIC;
    s_out_d3_233 : out STD_LOGIC;
    s_out_d4_234 : out STD_LOGIC;
    s_out_d5_235 : out STD_LOGIC;
    s_out_d6_236 : out STD_LOGIC;
    s_out_d7_237 : out STD_LOGIC;
    O208 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O209 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O210 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O211 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O212 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O213 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_238 : out STD_LOGIC;
    s_out_d2_239 : out STD_LOGIC;
    s_out_d3_240 : out STD_LOGIC;
    s_out_d4_241 : out STD_LOGIC;
    s_out_d5_242 : out STD_LOGIC;
    s_out_d6_243 : out STD_LOGIC;
    s_out_d7_244 : out STD_LOGIC;
    O214 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O215 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O216 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O217 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O218 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O219 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O182 : out STD_LOGIC;
    O201 : out STD_LOGIC;
    O220 : out STD_LOGIC;
    O221 : out STD_LOGIC;
    O222 : out STD_LOGIC;
    O223 : out STD_LOGIC;
    O224 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O225 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O226 : out STD_LOGIC;
    O227 : out STD_LOGIC;
    hard_err_gt0_2 : out STD_LOGIC;
    O228 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O235 : out STD_LOGIC;
    O236 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHBONDO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    consecutive_commas_r_7 : in STD_LOGIC;
    ready_r_8 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r_11 : in STD_LOGIC;
    drpen_in_lane3 : in STD_LOGIC;
    drpdi_in_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane3 : in STD_LOGIC;
    drpaddr_in_lane3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_gt_20 : entity is "aurora_8b10b_gt";
end aurora_8b10baurora_8b10b_gt_20;

architecture STRUCTURE of aurora_8b10baurora_8b10b_gt_20 is
  signal \^o1\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drpaddr_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpdi_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out_lane3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_i : STD_LOGIC;
  signal drpwe_i : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal \n_0_left_align_select_r[0]_i_2__2\ : STD_LOGIC;
  signal n_101_gtpe2_i : STD_LOGIC;
  signal n_102_gtpe2_i : STD_LOGIC;
  signal n_103_gtpe2_i : STD_LOGIC;
  signal n_104_gtpe2_i : STD_LOGIC;
  signal n_105_gtpe2_i : STD_LOGIC;
  signal n_10_gtpe2_i : STD_LOGIC;
  signal n_12_gtpe2_i : STD_LOGIC;
  signal n_14_gtpe2_i : STD_LOGIC;
  signal n_152_gtpe2_i : STD_LOGIC;
  signal n_153_gtpe2_i : STD_LOGIC;
  signal n_154_gtpe2_i : STD_LOGIC;
  signal n_155_gtpe2_i : STD_LOGIC;
  signal n_156_gtpe2_i : STD_LOGIC;
  signal n_157_gtpe2_i : STD_LOGIC;
  signal n_158_gtpe2_i : STD_LOGIC;
  signal n_159_gtpe2_i : STD_LOGIC;
  signal n_160_gtpe2_i : STD_LOGIC;
  signal n_161_gtpe2_i : STD_LOGIC;
  signal n_162_gtpe2_i : STD_LOGIC;
  signal n_163_gtpe2_i : STD_LOGIC;
  signal n_1_gtpe2_i : STD_LOGIC;
  signal n_24_gtpe2_i : STD_LOGIC;
  signal n_28_gtpe2_i : STD_LOGIC;
  signal n_29_gtpe2_i : STD_LOGIC;
  signal n_38_gtpe2_i : STD_LOGIC;
  signal n_39_gtpe2_i : STD_LOGIC;
  signal n_40_gtpe2_i : STD_LOGIC;
  signal n_48_gtpe2_i : STD_LOGIC;
  signal n_49_gtpe2_i : STD_LOGIC;
  signal n_50_gtpe2_i : STD_LOGIC;
  signal n_51_gtpe2_i : STD_LOGIC;
  signal n_52_gtpe2_i : STD_LOGIC;
  signal n_53_gtpe2_i : STD_LOGIC;
  signal n_54_gtpe2_i : STD_LOGIC;
  signal n_55_gtpe2_i : STD_LOGIC;
  signal n_56_gtpe2_i : STD_LOGIC;
  signal n_57_gtpe2_i : STD_LOGIC;
  signal n_58_gtpe2_i : STD_LOGIC;
  signal n_59_gtpe2_i : STD_LOGIC;
  signal n_60_gtpe2_i : STD_LOGIC;
  signal n_61_gtpe2_i : STD_LOGIC;
  signal n_62_gtpe2_i : STD_LOGIC;
  signal n_7_gtpe2_i : STD_LOGIC;
  signal n_95_gtpe2_i : STD_LOGIC;
  signal n_96_gtpe2_i : STD_LOGIC;
  signal n_9_gtpe2_i : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtpe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_count_r_i_3__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \soft_err_r[1]_i_1__2\ : label is "soft_lutpair196";
begin
  O1 <= \^o1\;
  O19 <= \^o19\;
  O22(31 downto 0) <= \^o22\(31 downto 0);
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  drpdo_out_lane3(15 downto 0) <= \^drpdo_out_lane3\(15 downto 0);
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE000E"
    )
    port map (
      I0 => \^rxcharisk\(3),
      I1 => \^rxcharisk\(2),
      I2 => first_v_received_r_11,
      I3 => \n_0_left_align_select_r[0]_i_2__2\,
      I4 => I31,
      O => O235
    );
\aurora_8b10b_sym_dec_4byte_i/left_align_select_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4000000F4"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(1),
      I2 => \^rxcharisk\(3),
      I3 => first_v_received_r_11,
      I4 => \n_0_left_align_select_r[0]_i_2__2\,
      I5 => I32,
      O => O236
    );
\got_a_d_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o22\(5),
      I1 => \^o22\(4),
      I2 => \^o22\(7),
      I3 => \^o22\(6),
      O => O228(7)
    );
\got_a_d_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o22\(1),
      I1 => \^o22\(0),
      I2 => \^o22\(3),
      I3 => \^o22\(2),
      O => O228(6)
    );
\got_a_d_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o22\(13),
      I1 => \^o22\(12),
      I2 => \^o22\(15),
      I3 => \^o22\(14),
      O => O228(5)
    );
\got_a_d_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o22\(9),
      I1 => \^o22\(8),
      I2 => \^o22\(11),
      I3 => \^o22\(10),
      O => O228(4)
    );
\got_a_d_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o22\(21),
      I1 => \^o22\(20),
      I2 => \^o22\(23),
      I3 => \^o22\(22),
      O => O228(3)
    );
\got_a_d_r[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o22\(17),
      I1 => \^o22\(16),
      I2 => \^o22\(19),
      I3 => \^o22\(18),
      O => O228(2)
    );
\got_a_d_r[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o22\(29),
      I1 => \^o22\(28),
      I2 => \^o22\(31),
      I3 => \^o22\(30),
      O => O228(1)
    );
\got_a_d_r[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \^o22\(25),
      I1 => \^o22\(24),
      I2 => \^o22\(27),
      I3 => \^o22\(26),
      O => O228(0)
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 39,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 11,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 11,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => n_48_gtpe2_i,
      DMONITOROUT(13) => n_49_gtpe2_i,
      DMONITOROUT(12) => n_50_gtpe2_i,
      DMONITOROUT(11) => n_51_gtpe2_i,
      DMONITOROUT(10) => n_52_gtpe2_i,
      DMONITOROUT(9) => n_53_gtpe2_i,
      DMONITOROUT(8) => n_54_gtpe2_i,
      DMONITOROUT(7) => n_55_gtpe2_i,
      DMONITOROUT(6) => n_56_gtpe2_i,
      DMONITOROUT(5) => n_57_gtpe2_i,
      DMONITOROUT(4) => n_58_gtpe2_i,
      DMONITOROUT(3) => n_59_gtpe2_i,
      DMONITOROUT(2) => n_60_gtpe2_i,
      DMONITOROUT(1) => n_61_gtpe2_i,
      DMONITOROUT(0) => n_62_gtpe2_i,
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      DRPDO(15 downto 0) => \^drpdo_out_lane3\(15 downto 0),
      DRPEN => drpen_i,
      DRPRDY => \^o1\,
      DRPWE => drpwe_i,
      EYESCANDATAERROR => n_1_gtpe2_i,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTPRXN => rxn(0),
      GTPRXP => rxp(0),
      GTPTXN => txn(0),
      GTPTXP => txp(0),
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => gtrxreset_out,
      GTTXRESET => gt_tx_reset_i,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_in,
      PLL0REFCLK => gt0_pll0outrefclk_in,
      PLL1CLK => gt0_pll1outclk_in,
      PLL1REFCLK => gt0_pll1outrefclk_in,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => n_103_gtpe2_i,
      RXBUFSTATUS(1) => n_104_gtpe2_i,
      RXBUFSTATUS(0) => n_105_gtpe2_i,
      RXBYTEISALIGNED => n_7_gtpe2_i,
      RXBYTEREALIGN => \^o19\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => n_9_gtpe2_i,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => n_10_gtpe2_i,
      RXCHANISALIGNED => ch_bond_done_i(0),
      RXCHANREALIGN => n_12_gtpe2_i,
      RXCHARISCOMMA(3 downto 0) => O23(3 downto 0),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => '1',
      RXCHBONDI(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(3) => n_152_gtpe2_i,
      RXCHBONDO(2) => n_153_gtpe2_i,
      RXCHBONDO(1) => n_154_gtpe2_i,
      RXCHBONDO(0) => n_155_gtpe2_i,
      RXCHBONDSLAVE => '1',
      RXCLKCORCNT(1) => n_95_gtpe2_i,
      RXCLKCORCNT(0) => n_96_gtpe2_i,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => n_14_gtpe2_i,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 0) => \^o22\(31 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3) => n_156_gtpe2_i,
      RXDISPERR(2) => n_157_gtpe2_i,
      RXDISPERR(1) => n_158_gtpe2_i,
      RXDISPERR(0) => n_159_gtpe2_i,
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => I13,
      RXNOTINTABLE(3) => n_160_gtpe2_i,
      RXNOTINTABLE(2) => n_161_gtpe2_i,
      RXNOTINTABLE(1) => n_162_gtpe2_i,
      RXNOTINTABLE(0) => n_163_gtpe2_i,
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '0',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => n_24_gtpe2_i,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => I13,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => n_28_gtpe2_i,
      RXPOLARITY => I15,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => n_29_gtpe2_i,
      RXPRBSSEL(2) => '0',
      RXPRBSSEL(1) => '0',
      RXPRBSSEL(0) => '0',
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gtpe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => O20,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '0',
      RXSYSCLKSEL(0) => '0',
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => sync_clk,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1) => n_101_gtpe2_i,
      TXBUFSTATUS(0) => n_102_gtpe2_i,
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 0) => I16(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => '0',
      TXHEADER(0) => '0',
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => n_38_gtpe2_i,
      TXOUTCLKFABRIC => n_39_gtpe2_i,
      TXOUTCLKPCS => n_40_gtpe2_i,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => '0',
      TXPRBSSEL(1) => '0',
      TXPRBSSEL(0) => '0',
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => O21,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5) => '0',
      TXSEQUENCE(4) => '0',
      TXSEQUENCE(3) => '0',
      TXSEQUENCE(2) => '0',
      TXSEQUENCE(1) => '0',
      TXSEQUENCE(0) => '0',
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '0',
      TXSYSCLKSEL(0) => '0',
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
gtrxreset_seq_i: entity work.aurora_8b10baurora_8b10b_gtrxreset_seq
    port map (
      DRPADDR(8 downto 0) => drpaddr_i(8 downto 0),
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => n_28_gtpe2_i,
      I4 => \^o1\,
      O202(1 downto 0) => O202(1 downto 0),
      O203(1 downto 0) => O203(1 downto 0),
      O204(1 downto 0) => O204(1 downto 0),
      O205(1 downto 0) => O205(1 downto 0),
      O206(1 downto 0) => O206(1 downto 0),
      O207(1 downto 0) => O207(1 downto 0),
      O208(1 downto 0) => O208(1 downto 0),
      O209(1 downto 0) => O209(1 downto 0),
      O210(1 downto 0) => O210(1 downto 0),
      O211(1 downto 0) => O211(1 downto 0),
      O212(1 downto 0) => O212(1 downto 0),
      O213(1 downto 0) => O213(1 downto 0),
      O214(1 downto 0) => O214(1 downto 0),
      O215(1 downto 0) => O215(1 downto 0),
      O216(1 downto 0) => O216(1 downto 0),
      O217(1 downto 0) => O217(1 downto 0),
      O218(1 downto 0) => O218(1 downto 0),
      O219(1 downto 0) => O219(1 downto 0),
      drpaddr_in_lane3(8 downto 0) => drpaddr_in_lane3(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in_lane3(15 downto 0) => drpdi_in_lane3(15 downto 0),
      drpdo_out_lane3(15 downto 0) => \^drpdo_out_lane3\(15 downto 0),
      drpen_i => drpen_i,
      drpen_in_lane3 => drpen_in_lane3,
      drpwe_i => drpwe_i,
      drpwe_in_lane3 => drpwe_in_lane3,
      gtrxreset_out => gtrxreset_out,
      s_out_d1_cdc_to_224 => s_out_d1_cdc_to_224,
      s_out_d1_cdc_to_231 => s_out_d1_cdc_to_231,
      s_out_d1_cdc_to_238 => s_out_d1_cdc_to_238,
      s_out_d2_225 => s_out_d2_225,
      s_out_d2_232 => s_out_d2_232,
      s_out_d2_239 => s_out_d2_239,
      s_out_d3_226 => s_out_d3_226,
      s_out_d3_233 => s_out_d3_233,
      s_out_d3_240 => s_out_d3_240,
      s_out_d4_227 => s_out_d4_227,
      s_out_d4_234 => s_out_d4_234,
      s_out_d4_241 => s_out_d4_241,
      s_out_d5_228 => s_out_d5_228,
      s_out_d5_235 => s_out_d5_235,
      s_out_d5_242 => s_out_d5_242,
      s_out_d6_229 => s_out_d6_229,
      s_out_d6_236 => s_out_d6_236,
      s_out_d6_243 => s_out_d6_243,
      s_out_d7_230 => s_out_d7_230,
      s_out_d7_237 => s_out_d7_237,
      s_out_d7_244 => s_out_d7_244
    );
\hard_err_gt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_103_gtpe2_i,
      I1 => n_101_gtpe2_i,
      I2 => \^o19\,
      O => hard_err_gt0_2
    );
\left_align_select_r[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE29FE29FE29FFFF"
    )
    port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(1),
      I3 => \^rxcharisk\(3),
      I4 => I13,
      I5 => ready_r_8,
      O => \n_0_left_align_select_r[0]_i_2__2\
    );
\reset_count_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      I2 => n_160_gtpe2_i,
      I3 => n_156_gtpe2_i,
      I4 => n_163_gtpe2_i,
      I5 => n_159_gtpe2_i,
      O => O220
    );
\reset_count_r_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => consecutive_commas_r_7,
      I1 => n_162_gtpe2_i,
      I2 => n_158_gtpe2_i,
      O => O182
    );
\soft_err_r[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_159_gtpe2_i,
      I1 => n_163_gtpe2_i,
      O => O221
    );
\soft_err_r[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_158_gtpe2_i,
      I1 => n_162_gtpe2_i,
      O => O201
    );
\soft_err_r[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_157_gtpe2_i,
      I1 => n_161_gtpe2_i,
      O => O222
    );
\soft_err_r[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_160_gtpe2_i,
      I1 => n_156_gtpe2_i,
      O => O223
    );
\word_aligned_control_bits_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(0),
      I1 => \^rxcharisk\(1),
      I2 => I31,
      I3 => I32,
      I4 => \^rxcharisk\(2),
      I5 => I34(0),
      O => O226
    );
\word_aligned_control_bits_r[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^rxcharisk\(1),
      I1 => \^rxcharisk\(2),
      I2 => I31,
      I3 => I32,
      I4 => \^rxcharisk\(3),
      I5 => \^rxcharisk\(0),
      O => O227
    );
\word_aligned_data_r[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(7),
      I1 => \^o22\(15),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(23),
      I5 => I33(7),
      O => O224(7)
    );
\word_aligned_data_r[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(6),
      I1 => \^o22\(14),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(22),
      I5 => I33(6),
      O => O224(6)
    );
\word_aligned_data_r[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(5),
      I1 => \^o22\(13),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(21),
      I5 => I33(5),
      O => O224(5)
    );
\word_aligned_data_r[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(4),
      I1 => \^o22\(12),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(20),
      I5 => I33(4),
      O => O224(4)
    );
\word_aligned_data_r[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(3),
      I1 => \^o22\(11),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(19),
      I5 => I33(3),
      O => O224(3)
    );
\word_aligned_data_r[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(2),
      I1 => \^o22\(10),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(18),
      I5 => I33(2),
      O => O224(2)
    );
\word_aligned_data_r[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(1),
      I1 => \^o22\(9),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(17),
      I5 => I33(1),
      O => O224(1)
    );
\word_aligned_data_r[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(0),
      I1 => \^o22\(8),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(16),
      I5 => I33(0),
      O => O224(0)
    );
\word_aligned_data_r[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(15),
      I1 => \^o22\(23),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(31),
      I5 => \^o22\(7),
      O => O225(7)
    );
\word_aligned_data_r[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(14),
      I1 => \^o22\(22),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(30),
      I5 => \^o22\(6),
      O => O225(6)
    );
\word_aligned_data_r[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(13),
      I1 => \^o22\(21),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(29),
      I5 => \^o22\(5),
      O => O225(5)
    );
\word_aligned_data_r[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(12),
      I1 => \^o22\(20),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(28),
      I5 => \^o22\(4),
      O => O225(4)
    );
\word_aligned_data_r[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(11),
      I1 => \^o22\(19),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(27),
      I5 => \^o22\(3),
      O => O225(3)
    );
\word_aligned_data_r[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(10),
      I1 => \^o22\(18),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(26),
      I5 => \^o22\(2),
      O => O225(2)
    );
\word_aligned_data_r[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(9),
      I1 => \^o22\(17),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(25),
      I5 => \^o22\(1),
      O => O225(1)
    );
\word_aligned_data_r[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      I0 => \^o22\(8),
      I1 => \^o22\(16),
      I2 => I31,
      I3 => I32,
      I4 => \^o22\(24),
      I5 => \^o22\(0),
      O => O225(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_multi_gt is
  port (
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    O2 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O3 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    O4 : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    drpdo_out_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_203 : out STD_LOGIC;
    s_out_d2_204 : out STD_LOGIC;
    s_out_d3_205 : out STD_LOGIC;
    s_out_d4_206 : out STD_LOGIC;
    s_out_d5_207 : out STD_LOGIC;
    s_out_d6_208 : out STD_LOGIC;
    s_out_d7_209 : out STD_LOGIC;
    O183 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O184 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O185 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O186 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O188 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_210 : out STD_LOGIC;
    s_out_d2_211 : out STD_LOGIC;
    s_out_d3_212 : out STD_LOGIC;
    s_out_d4_213 : out STD_LOGIC;
    s_out_d5_214 : out STD_LOGIC;
    s_out_d6_215 : out STD_LOGIC;
    s_out_d7_216 : out STD_LOGIC;
    O189 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O191 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_217 : out STD_LOGIC;
    s_out_d2_218 : out STD_LOGIC;
    s_out_d3_219 : out STD_LOGIC;
    s_out_d4_220 : out STD_LOGIC;
    s_out_d5_221 : out STD_LOGIC;
    s_out_d6_222 : out STD_LOGIC;
    s_out_d7_223 : out STD_LOGIC;
    O195 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O198 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O199 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O200 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    drpdo_out_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_224 : out STD_LOGIC;
    s_out_d2_225 : out STD_LOGIC;
    s_out_d3_226 : out STD_LOGIC;
    s_out_d4_227 : out STD_LOGIC;
    s_out_d5_228 : out STD_LOGIC;
    s_out_d6_229 : out STD_LOGIC;
    s_out_d7_230 : out STD_LOGIC;
    O202 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O203 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O204 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O205 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O206 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O207 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_231 : out STD_LOGIC;
    s_out_d2_232 : out STD_LOGIC;
    s_out_d3_233 : out STD_LOGIC;
    s_out_d4_234 : out STD_LOGIC;
    s_out_d5_235 : out STD_LOGIC;
    s_out_d6_236 : out STD_LOGIC;
    s_out_d7_237 : out STD_LOGIC;
    O208 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O209 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O210 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O211 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O212 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O213 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_238 : out STD_LOGIC;
    s_out_d2_239 : out STD_LOGIC;
    s_out_d3_240 : out STD_LOGIC;
    s_out_d4_241 : out STD_LOGIC;
    s_out_d5_242 : out STD_LOGIC;
    s_out_d6_243 : out STD_LOGIC;
    s_out_d7_244 : out STD_LOGIC;
    O214 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O215 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O216 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O217 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O218 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O219 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    O35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    I23 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    hard_err_gt0_0 : out STD_LOGIC;
    O45 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O54 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    hard_err_gt0_1 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O182 : out STD_LOGIC;
    O201 : out STD_LOGIC;
    O220 : out STD_LOGIC;
    O221 : out STD_LOGIC;
    O222 : out STD_LOGIC;
    O223 : out STD_LOGIC;
    O224 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O225 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O226 : out STD_LOGIC;
    O227 : out STD_LOGIC;
    hard_err_gt0_2 : out STD_LOGIC;
    O228 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O229 : out STD_LOGIC;
    O230 : out STD_LOGIC;
    O231 : out STD_LOGIC;
    O232 : out STD_LOGIC;
    O233 : out STD_LOGIC;
    O234 : out STD_LOGIC;
    O235 : out STD_LOGIC;
    O236 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 3 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 3 );
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_chan_sync_i : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    common_reset_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r_3 : in STD_LOGIC;
    ready_r_4 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r_5 : in STD_LOGIC;
    ready_r_6 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r_7 : in STD_LOGIC;
    ready_r_8 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r : in STD_LOGIC;
    first_v_received_r_9 : in STD_LOGIC;
    first_v_received_r_10 : in STD_LOGIC;
    first_v_received_r_11 : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane1 : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane2 : in STD_LOGIC;
    drpdi_in_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane2 : in STD_LOGIC;
    drpaddr_in_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane3 : in STD_LOGIC;
    drpdi_in_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane3 : in STD_LOGIC;
    drpaddr_in_lane3 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_multi_gt : entity is "aurora_8b10b_multi_gt";
end aurora_8b10baurora_8b10b_multi_gt;

architecture STRUCTURE of aurora_8b10baurora_8b10b_multi_gt is
  signal chbondi_LANE3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal chbondo_LANE1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_103_gt0_aurora_8b10b_i : STD_LOGIC;
  signal n_83_gt0_aurora_8b10b_i : STD_LOGIC;
begin
gt0_aurora_8b10b_i: entity work.aurora_8b10baurora_8b10b_gt
    port map (
      I14(3 downto 0) => I14(3 downto 0),
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20(7 downto 0) => I20(7 downto 0),
      I21(0) => I21(0),
      I3 => I3,
      O1 => O1,
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O162(1 downto 0) => O162(1 downto 0),
      O2 => O2,
      O229 => O229,
      O230 => O230,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => O3,
      O30 => O30,
      O31(7 downto 0) => O31(7 downto 0),
      O32(7 downto 0) => O32(7 downto 0),
      O33 => O33,
      O34 => O34,
      O35(7 downto 0) => O35(7 downto 0),
      O4 => O4,
      O5 => n_83_gt0_aurora_8b10b_i,
      O6 => n_103_gt0_aurora_8b10b_i,
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXCHBONDO(3 downto 0) => chbondo_LANE1(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      SR(0) => SR(0),
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      ch_bond_done_i(0) => ch_bond_done_i(0),
      common_reset_i => common_reset_i,
      consecutive_commas_r => consecutive_commas_r,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      first_v_received_r => first_v_received_r,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      ready_r => ready_r,
      rxn(0) => rxn(0),
      rxp(0) => rxp(0),
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d2_162 => s_out_d2_162,
      s_out_d2_169 => s_out_d2_169,
      s_out_d2_176 => s_out_d2_176,
      s_out_d3_163 => s_out_d3_163,
      s_out_d3_170 => s_out_d3_170,
      s_out_d3_177 => s_out_d3_177,
      s_out_d4_164 => s_out_d4_164,
      s_out_d4_171 => s_out_d4_171,
      s_out_d4_178 => s_out_d4_178,
      s_out_d5_165 => s_out_d5_165,
      s_out_d5_172 => s_out_d5_172,
      s_out_d5_179 => s_out_d5_179,
      s_out_d6_166 => s_out_d6_166,
      s_out_d6_173 => s_out_d6_173,
      s_out_d6_180 => s_out_d6_180,
      s_out_d7_167 => s_out_d7_167,
      s_out_d7_174 => s_out_d7_174,
      s_out_d7_181 => s_out_d7_181,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txn(0) => txn(0),
      txp(0) => txp(0),
      user_clk => user_clk
    );
gt1_aurora_8b10b_i: entity work.aurora_8b10baurora_8b10b_gt_18
    port map (
      I1 => n_83_gt0_aurora_8b10b_i,
      I2 => n_103_gt0_aurora_8b10b_i,
      I22 => I22,
      I23(7 downto 0) => I23(7 downto 0),
      I24 => I24,
      I25(7 downto 0) => I25(7 downto 0),
      I26(0) => I26(0),
      I4 => I4,
      I5 => I5,
      I6(31 downto 0) => I6(31 downto 0),
      O1 => O5,
      O10(3 downto 0) => O10(3 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O180(1 downto 0) => O180(1 downto 0),
      O181(1 downto 0) => O181(1 downto 0),
      O231 => O231,
      O232 => O232,
      O36 => O36,
      O37 => O37,
      O38 => O38,
      O39 => O39,
      O40 => O40,
      O41 => O41,
      O42(7 downto 0) => O42(7 downto 0),
      O43 => O43,
      O44 => O44,
      O45(7 downto 0) => O45(7 downto 0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      O9(31 downto 0) => O9(31 downto 0),
      RXCHARISK(3 downto 0) => O11(3 downto 0),
      RXCHBONDO(3 downto 0) => chbondo_LANE1(3 downto 0),
      TXCHARISK(3 downto 1) => I7(2 downto 0),
      TXCHARISK(0) => TXCHARISK(0),
      ch_bond_done_i(0) => ch_bond_done_i(1),
      consecutive_commas_r_3 => consecutive_commas_r_3,
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpen_in_lane1 => drpen_in_lane1,
      drpwe_in_lane1 => drpwe_in_lane1,
      en_chan_sync_i => en_chan_sync_i,
      first_v_received_r_9 => first_v_received_r_9,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0_0 => hard_err_gt0_0,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      ready_r_4 => ready_r_4,
      rxn(0) => rxn(1),
      rxp(0) => rxp(1),
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202,
      sync_clk => sync_clk,
      txn(0) => txn(1),
      txp(0) => txp(1),
      user_clk => user_clk
    );
gt2_aurora_8b10b_i: entity work.aurora_8b10baurora_8b10b_gt_19
    port map (
      I1(3 downto 0) => chbondo_LANE1(3 downto 0),
      I10(31 downto 0) => I10(31 downto 0),
      I12(3 downto 0) => I12(3 downto 0),
      I2 => n_83_gt0_aurora_8b10b_i,
      I27 => I27,
      I28 => I28,
      I29(7 downto 0) => I29(7 downto 0),
      I3 => n_103_gt0_aurora_8b10b_i,
      I30(0) => I30(0),
      I8 => I8,
      I9 => I9,
      O1 => O12,
      O13 => O13,
      O14 => O14,
      O144 => O144,
      O15 => O15,
      O16(31 downto 0) => O16(31 downto 0),
      O163(7 downto 0) => O163(7 downto 0),
      O183(1 downto 0) => O183(1 downto 0),
      O184(1 downto 0) => O184(1 downto 0),
      O185(1 downto 0) => O185(1 downto 0),
      O186(1 downto 0) => O186(1 downto 0),
      O187(1 downto 0) => O187(1 downto 0),
      O188(1 downto 0) => O188(1 downto 0),
      O189(1 downto 0) => O189(1 downto 0),
      O190(1 downto 0) => O190(1 downto 0),
      O191(1 downto 0) => O191(1 downto 0),
      O192(1 downto 0) => O192(1 downto 0),
      O193(1 downto 0) => O193(1 downto 0),
      O194(1 downto 0) => O194(1 downto 0),
      O195(1 downto 0) => O195(1 downto 0),
      O196(1 downto 0) => O196(1 downto 0),
      O197(1 downto 0) => O197(1 downto 0),
      O198(1 downto 0) => O198(1 downto 0),
      O199(1 downto 0) => O199(1 downto 0),
      O200(1 downto 0) => O200(1 downto 0),
      O233 => O233,
      O234 => O234,
      O46 => O46,
      O47 => O47,
      O48 => O48,
      O49 => O49,
      O50 => O50,
      O51 => O51,
      O52(7 downto 0) => O52(7 downto 0),
      O53(7 downto 0) => O53(7 downto 0),
      O54 => O54,
      RXCHARISK(3 downto 0) => O17(3 downto 0),
      RXCHBONDO(3 downto 0) => chbondi_LANE3(3 downto 0),
      TXCHARISK(3 downto 1) => I11(2 downto 0),
      TXCHARISK(0) => TXCHARISK(0),
      ch_bond_done_i(0) => ch_bond_done_i(2),
      consecutive_commas_r_5 => consecutive_commas_r_5,
      drpaddr_in_lane2(8 downto 0) => drpaddr_in_lane2(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in_lane2(15 downto 0) => drpdi_in_lane2(15 downto 0),
      drpdo_out_lane2(15 downto 0) => drpdo_out_lane2(15 downto 0),
      drpen_in_lane2 => drpen_in_lane2,
      drpwe_in_lane2 => drpwe_in_lane2,
      first_v_received_r_10 => first_v_received_r_10,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0_1 => hard_err_gt0_1,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      ready_r_6 => ready_r_6,
      rxn(0) => rxn(2),
      rxp(0) => rxp(2),
      s_out_d1_cdc_to_203 => s_out_d1_cdc_to_203,
      s_out_d1_cdc_to_210 => s_out_d1_cdc_to_210,
      s_out_d1_cdc_to_217 => s_out_d1_cdc_to_217,
      s_out_d2_204 => s_out_d2_204,
      s_out_d2_211 => s_out_d2_211,
      s_out_d2_218 => s_out_d2_218,
      s_out_d3_205 => s_out_d3_205,
      s_out_d3_212 => s_out_d3_212,
      s_out_d3_219 => s_out_d3_219,
      s_out_d4_206 => s_out_d4_206,
      s_out_d4_213 => s_out_d4_213,
      s_out_d4_220 => s_out_d4_220,
      s_out_d5_207 => s_out_d5_207,
      s_out_d5_214 => s_out_d5_214,
      s_out_d5_221 => s_out_d5_221,
      s_out_d6_208 => s_out_d6_208,
      s_out_d6_215 => s_out_d6_215,
      s_out_d6_222 => s_out_d6_222,
      s_out_d7_209 => s_out_d7_209,
      s_out_d7_216 => s_out_d7_216,
      s_out_d7_223 => s_out_d7_223,
      sync_clk => sync_clk,
      txn(0) => txn(2),
      txp(0) => txp(2),
      user_clk => user_clk
    );
gt3_aurora_8b10b_i: entity work.aurora_8b10baurora_8b10b_gt_20
    port map (
      I1 => n_83_gt0_aurora_8b10b_i,
      I13 => I13,
      I15 => I15,
      I16(31 downto 0) => I16(31 downto 0),
      I2 => n_103_gt0_aurora_8b10b_i,
      I31 => I31,
      I32 => I32,
      I33(7 downto 0) => I33(7 downto 0),
      I34(0) => I34(0),
      O1 => O18,
      O182 => O182,
      O19 => O19,
      O20 => O20,
      O201 => O201,
      O202(1 downto 0) => O202(1 downto 0),
      O203(1 downto 0) => O203(1 downto 0),
      O204(1 downto 0) => O204(1 downto 0),
      O205(1 downto 0) => O205(1 downto 0),
      O206(1 downto 0) => O206(1 downto 0),
      O207(1 downto 0) => O207(1 downto 0),
      O208(1 downto 0) => O208(1 downto 0),
      O209(1 downto 0) => O209(1 downto 0),
      O21 => O21,
      O210(1 downto 0) => O210(1 downto 0),
      O211(1 downto 0) => O211(1 downto 0),
      O212(1 downto 0) => O212(1 downto 0),
      O213(1 downto 0) => O213(1 downto 0),
      O214(1 downto 0) => O214(1 downto 0),
      O215(1 downto 0) => O215(1 downto 0),
      O216(1 downto 0) => O216(1 downto 0),
      O217(1 downto 0) => O217(1 downto 0),
      O218(1 downto 0) => O218(1 downto 0),
      O219(1 downto 0) => O219(1 downto 0),
      O22(31 downto 0) => O22(31 downto 0),
      O220 => O220,
      O221 => O221,
      O222 => O222,
      O223 => O223,
      O224(7 downto 0) => O224(7 downto 0),
      O225(7 downto 0) => O225(7 downto 0),
      O226 => O226,
      O227 => O227,
      O228(7 downto 0) => O228(7 downto 0),
      O23(3 downto 0) => O23(3 downto 0),
      O235 => O235,
      O236 => O236,
      RXCHARISK(3 downto 0) => O24(3 downto 0),
      RXCHBONDO(3 downto 0) => chbondi_LANE3(3 downto 0),
      TXCHARISK(3 downto 1) => I17(2 downto 0),
      TXCHARISK(0) => TXCHARISK(0),
      ch_bond_done_i(0) => ch_bond_done_i(3),
      consecutive_commas_r_7 => consecutive_commas_r_7,
      drpaddr_in_lane3(8 downto 0) => drpaddr_in_lane3(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in_lane3(15 downto 0) => drpdi_in_lane3(15 downto 0),
      drpdo_out_lane3(15 downto 0) => drpdo_out_lane3(15 downto 0),
      drpen_in_lane3 => drpen_in_lane3,
      drpwe_in_lane3 => drpwe_in_lane3,
      first_v_received_r_11 => first_v_received_r_11,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0_2 => hard_err_gt0_2,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      ready_r_8 => ready_r_8,
      rxn(0) => rxn(3),
      rxp(0) => rxp(3),
      s_out_d1_cdc_to_224 => s_out_d1_cdc_to_224,
      s_out_d1_cdc_to_231 => s_out_d1_cdc_to_231,
      s_out_d1_cdc_to_238 => s_out_d1_cdc_to_238,
      s_out_d2_225 => s_out_d2_225,
      s_out_d2_232 => s_out_d2_232,
      s_out_d2_239 => s_out_d2_239,
      s_out_d3_226 => s_out_d3_226,
      s_out_d3_233 => s_out_d3_233,
      s_out_d3_240 => s_out_d3_240,
      s_out_d4_227 => s_out_d4_227,
      s_out_d4_234 => s_out_d4_234,
      s_out_d4_241 => s_out_d4_241,
      s_out_d5_228 => s_out_d5_228,
      s_out_d5_235 => s_out_d5_235,
      s_out_d5_242 => s_out_d5_242,
      s_out_d6_229 => s_out_d6_229,
      s_out_d6_236 => s_out_d6_236,
      s_out_d6_243 => s_out_d6_243,
      s_out_d7_230 => s_out_d7_230,
      s_out_d7_237 => s_out_d7_237,
      s_out_d7_244 => s_out_d7_244,
      sync_clk => sync_clk,
      txn(0) => txn(3),
      txp(0) => txp(3),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_GT_WRAPPER is
  port (
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    O2 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    drpdo_out_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_203 : out STD_LOGIC;
    s_out_d2_204 : out STD_LOGIC;
    s_out_d3_205 : out STD_LOGIC;
    s_out_d4_206 : out STD_LOGIC;
    s_out_d5_207 : out STD_LOGIC;
    s_out_d6_208 : out STD_LOGIC;
    s_out_d7_209 : out STD_LOGIC;
    O183 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O184 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O185 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O186 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O188 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_210 : out STD_LOGIC;
    s_out_d2_211 : out STD_LOGIC;
    s_out_d3_212 : out STD_LOGIC;
    s_out_d4_213 : out STD_LOGIC;
    s_out_d5_214 : out STD_LOGIC;
    s_out_d6_215 : out STD_LOGIC;
    s_out_d7_216 : out STD_LOGIC;
    O189 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O191 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_217 : out STD_LOGIC;
    s_out_d2_218 : out STD_LOGIC;
    s_out_d3_219 : out STD_LOGIC;
    s_out_d4_220 : out STD_LOGIC;
    s_out_d5_221 : out STD_LOGIC;
    s_out_d6_222 : out STD_LOGIC;
    s_out_d7_223 : out STD_LOGIC;
    O195 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O198 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O199 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O200 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    drpdo_out_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_out_d1_cdc_to_224 : out STD_LOGIC;
    s_out_d2_225 : out STD_LOGIC;
    s_out_d3_226 : out STD_LOGIC;
    s_out_d4_227 : out STD_LOGIC;
    s_out_d5_228 : out STD_LOGIC;
    s_out_d6_229 : out STD_LOGIC;
    s_out_d7_230 : out STD_LOGIC;
    O202 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O203 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O204 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O205 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O206 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O207 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_231 : out STD_LOGIC;
    s_out_d2_232 : out STD_LOGIC;
    s_out_d3_233 : out STD_LOGIC;
    s_out_d4_234 : out STD_LOGIC;
    s_out_d5_235 : out STD_LOGIC;
    s_out_d6_236 : out STD_LOGIC;
    s_out_d7_237 : out STD_LOGIC;
    O208 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O209 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O210 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O211 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O212 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O213 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_238 : out STD_LOGIC;
    s_out_d2_239 : out STD_LOGIC;
    s_out_d3_240 : out STD_LOGIC;
    s_out_d4_241 : out STD_LOGIC;
    s_out_d5_242 : out STD_LOGIC;
    s_out_d6_243 : out STD_LOGIC;
    s_out_d7_244 : out STD_LOGIC;
    O214 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O215 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O216 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O217 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O218 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O219 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_resetdone_out : out STD_LOGIC;
    link_reset_r : out STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    O17 : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    O28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    I23 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    hard_err_gt0_0 : out STD_LOGIC;
    O38 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O47 : out STD_LOGIC;
    O144 : out STD_LOGIC;
    hard_err_gt0_1 : out STD_LOGIC;
    O163 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O182 : out STD_LOGIC;
    O201 : out STD_LOGIC;
    O220 : out STD_LOGIC;
    O221 : out STD_LOGIC;
    O222 : out STD_LOGIC;
    O223 : out STD_LOGIC;
    O224 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O225 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O226 : out STD_LOGIC;
    O227 : out STD_LOGIC;
    hard_err_gt0_2 : out STD_LOGIC;
    O228 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O229 : out STD_LOGIC;
    O230 : out STD_LOGIC;
    O231 : out STD_LOGIC;
    O232 : out STD_LOGIC;
    O233 : out STD_LOGIC;
    O234 : out STD_LOGIC;
    O235 : out STD_LOGIC;
    O236 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 3 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 3 );
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_chan_sync_i : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtrxreset_i : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    gt0_pll0refclklost_in : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r_3 : in STD_LOGIC;
    ready_r_4 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r_5 : in STD_LOGIC;
    ready_r_6 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    consecutive_commas_r_7 : in STD_LOGIC;
    ready_r_8 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r : in STD_LOGIC;
    first_v_received_r_9 : in STD_LOGIC;
    first_v_received_r_10 : in STD_LOGIC;
    first_v_received_r_11 : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane1 : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane2 : in STD_LOGIC;
    drpdi_in_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane2 : in STD_LOGIC;
    drpaddr_in_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane3 : in STD_LOGIC;
    drpdi_in_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane3 : in STD_LOGIC;
    drpaddr_in_lane3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_GT_WRAPPER : entity is "aurora_8b10b_GT_WRAPPER";
end aurora_8b10baurora_8b10b_GT_WRAPPER;

architecture STRUCTURE of aurora_8b10baurora_8b10b_GT_WRAPPER is
  signal common_reset_i : STD_LOGIC;
  signal fsm_gt_rx_reset_t : STD_LOGIC;
  signal gt0_rxresetdone_r3 : STD_LOGIC;
  signal gt0_txresetdone_r3 : STD_LOGIC;
  signal gt1_rxresetdone_r3 : STD_LOGIC;
  signal gt1_txresetdone_r3 : STD_LOGIC;
  signal gt2_rxresetdone_r3 : STD_LOGIC;
  signal gt2_txresetdone_r3 : STD_LOGIC;
  signal gt3_rxresetdone_r3 : STD_LOGIC;
  signal gt3_txresetdone_r3 : STD_LOGIC;
  signal gt_rx_reset_i : STD_LOGIC;
  signal gt_rxuserrdy_i : STD_LOGIC;
  signal gt_tx_reset_i : STD_LOGIC;
  signal gt_txuserrdy_i : STD_LOGIC;
  signal gtrxreset_pulse : STD_LOGIC;
  signal gtrxreset_r2 : STD_LOGIC;
  signal gtrxreset_r3 : STD_LOGIC;
  signal \^link_reset_r\ : STD_LOGIC;
  signal link_reset_r2 : STD_LOGIC;
  signal n_0_gt0_rxresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt0_txresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt1_rxresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt1_txresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt2_rxresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt2_txresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt3_rxresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gt3_txresetdone_r2_reg_srl2 : STD_LOGIC;
  signal n_0_gtrxreset_cdc_sync : STD_LOGIC;
  signal n_0_gtrxreset_pulse_i_1 : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_10\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_11\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_7\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_8\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[31]_i_9\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_rxfsm_soft_reset_r_i_1 : STD_LOGIC;
  signal n_132_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal n_133_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal n_14_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal n_16_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_249_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal n_250_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_366_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal n_367_aurora_8b10b_multi_gt_i : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[12]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[16]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[20]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[24]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[28]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[31]_i_3\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[8]_i_2\ : STD_LOGIC;
  signal n_95_gt_txresetfsm_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_cdrlock_counter0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rx_cdrlocked : STD_LOGIC;
  signal \^rx_resetdone_out\ : STD_LOGIC;
  signal rxfsm_rxresetdone_i : STD_LOGIC;
  signal rxfsm_rxresetdone_r : STD_LOGIC;
  signal rxfsm_rxresetdone_r2 : STD_LOGIC;
  signal rxfsm_soft_reset_r : STD_LOGIC;
  signal txfsm_txresetdone_i : STD_LOGIC;
  signal txfsm_txresetdone_r : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of gt0_rxresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt0_rxresetdone_r2_reg_srl2 ";
  attribute srl_name of gt0_txresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt0_txresetdone_r2_reg_srl2 ";
  attribute srl_name of gt1_rxresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt1_rxresetdone_r2_reg_srl2 ";
  attribute srl_name of gt1_txresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt1_txresetdone_r2_reg_srl2 ";
  attribute srl_name of gt2_rxresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt2_rxresetdone_r2_reg_srl2 ";
  attribute srl_name of gt2_txresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt2_txresetdone_r2_reg_srl2 ";
  attribute srl_name of gt3_rxresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt3_rxresetdone_r2_reg_srl2 ";
  attribute srl_name of gt3_txresetdone_r2_reg_srl2 : label is "\inst/gt_wrapper_i/gt3_txresetdone_r2_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[10]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[12]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[13]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[14]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[15]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[16]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[17]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[18]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[19]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[20]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[21]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[22]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[23]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[24]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[25]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[26]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[27]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[28]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[29]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[31]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[6]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[9]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of rx_cdrlocked_i_1 : label is "soft_lutpair234";
begin
  link_reset_r <= \^link_reset_r\;
  rx_resetdone_out <= \^rx_resetdone_out\;
aurora_8b10b_multi_gt_i: entity work.aurora_8b10baurora_8b10b_multi_gt
    port map (
      I10(31 downto 0) => I10(31 downto 0),
      I11(2 downto 0) => I11(2 downto 0),
      I12(3 downto 0) => I12(3 downto 0),
      I13 => I13,
      I14(3 downto 0) => I14(3 downto 0),
      I15 => I15,
      I16(31 downto 0) => I16(31 downto 0),
      I17(2 downto 0) => I17(2 downto 0),
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20(7 downto 0) => I20(7 downto 0),
      I21(0) => I21(0),
      I22 => I22,
      I23(7 downto 0) => I23(7 downto 0),
      I24 => I24,
      I25(7 downto 0) => I25(7 downto 0),
      I26(0) => I26(0),
      I27 => I27,
      I28 => I28,
      I29(7 downto 0) => I29(7 downto 0),
      I3 => I3,
      I30(0) => I30(0),
      I31 => I31,
      I32 => I32,
      I33(7 downto 0) => I33(7 downto 0),
      I34(0) => I34(0),
      I4 => I4,
      I5 => I5,
      I6(31 downto 0) => I6(31 downto 0),
      I7(2 downto 0) => I7(2 downto 0),
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10(3 downto 0) => O6(3 downto 0),
      O11(3 downto 0) => O7(3 downto 0),
      O12 => O8,
      O13 => O9,
      O14 => n_249_aurora_8b10b_multi_gt_i,
      O144 => O144,
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O15 => n_250_aurora_8b10b_multi_gt_i,
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O16(31 downto 0) => O10(31 downto 0),
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O162(1 downto 0) => O162(1 downto 0),
      O163(7 downto 0) => O163(7 downto 0),
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O17(3 downto 0) => O11(3 downto 0),
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O18 => O12,
      O180(1 downto 0) => O180(1 downto 0),
      O181(1 downto 0) => O181(1 downto 0),
      O182 => O182,
      O183(1 downto 0) => O183(1 downto 0),
      O184(1 downto 0) => O184(1 downto 0),
      O185(1 downto 0) => O185(1 downto 0),
      O186(1 downto 0) => O186(1 downto 0),
      O187(1 downto 0) => O187(1 downto 0),
      O188(1 downto 0) => O188(1 downto 0),
      O189(1 downto 0) => O189(1 downto 0),
      O19 => O13,
      O190(1 downto 0) => O190(1 downto 0),
      O191(1 downto 0) => O191(1 downto 0),
      O192(1 downto 0) => O192(1 downto 0),
      O193(1 downto 0) => O193(1 downto 0),
      O194(1 downto 0) => O194(1 downto 0),
      O195(1 downto 0) => O195(1 downto 0),
      O196(1 downto 0) => O196(1 downto 0),
      O197(1 downto 0) => O197(1 downto 0),
      O198(1 downto 0) => O198(1 downto 0),
      O199(1 downto 0) => O199(1 downto 0),
      O2 => O2,
      O20 => n_366_aurora_8b10b_multi_gt_i,
      O200(1 downto 0) => O200(1 downto 0),
      O201 => O201,
      O202(1 downto 0) => O202(1 downto 0),
      O203(1 downto 0) => O203(1 downto 0),
      O204(1 downto 0) => O204(1 downto 0),
      O205(1 downto 0) => O205(1 downto 0),
      O206(1 downto 0) => O206(1 downto 0),
      O207(1 downto 0) => O207(1 downto 0),
      O208(1 downto 0) => O208(1 downto 0),
      O209(1 downto 0) => O209(1 downto 0),
      O21 => n_367_aurora_8b10b_multi_gt_i,
      O210(1 downto 0) => O210(1 downto 0),
      O211(1 downto 0) => O211(1 downto 0),
      O212(1 downto 0) => O212(1 downto 0),
      O213(1 downto 0) => O213(1 downto 0),
      O214(1 downto 0) => O214(1 downto 0),
      O215(1 downto 0) => O215(1 downto 0),
      O216(1 downto 0) => O216(1 downto 0),
      O217(1 downto 0) => O217(1 downto 0),
      O218(1 downto 0) => O218(1 downto 0),
      O219(1 downto 0) => O219(1 downto 0),
      O22(31 downto 0) => O14(31 downto 0),
      O220 => O220,
      O221 => O221,
      O222 => O222,
      O223 => O223,
      O224(7 downto 0) => O224(7 downto 0),
      O225(7 downto 0) => O225(7 downto 0),
      O226 => O226,
      O227 => O227,
      O228(7 downto 0) => O228(7 downto 0),
      O229 => O229,
      O23(3 downto 0) => O15(3 downto 0),
      O230 => O230,
      O231 => O231,
      O232 => O232,
      O233 => O233,
      O234 => O234,
      O235 => O235,
      O236 => O236,
      O24(3 downto 0) => O16(3 downto 0),
      O25 => O18,
      O26 => O19,
      O27 => O20,
      O28 => O21,
      O29 => O22,
      O3 => n_14_aurora_8b10b_multi_gt_i,
      O30 => O23,
      O31(7 downto 0) => O24(7 downto 0),
      O32(7 downto 0) => O25(7 downto 0),
      O33 => O26,
      O34 => O27,
      O35(7 downto 0) => O28(7 downto 0),
      O36 => O29,
      O37 => O30,
      O38 => O31,
      O39 => O32,
      O4 => n_16_aurora_8b10b_multi_gt_i,
      O40 => O33,
      O41 => O34,
      O42(7 downto 0) => O35(7 downto 0),
      O43 => O36,
      O44 => O37,
      O45(7 downto 0) => O38(7 downto 0),
      O46 => O39,
      O47 => O40,
      O48 => O41,
      O49 => O42,
      O5 => O3,
      O50 => O43,
      O51 => O44,
      O52(7 downto 0) => O45(7 downto 0),
      O53(7 downto 0) => O46(7 downto 0),
      O54 => O47,
      O6 => O4,
      O7 => n_132_aurora_8b10b_multi_gt_i,
      O8 => n_133_aurora_8b10b_multi_gt_i,
      O9(31 downto 0) => O5(31 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      SR(0) => gt_rx_reset_i,
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      ch_bond_done_i(3 downto 0) => ch_bond_done_i(3 downto 0),
      common_reset_i => common_reset_i,
      consecutive_commas_r => consecutive_commas_r,
      consecutive_commas_r_3 => consecutive_commas_r_3,
      consecutive_commas_r_5 => consecutive_commas_r_5,
      consecutive_commas_r_7 => consecutive_commas_r_7,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpaddr_in_lane2(8 downto 0) => drpaddr_in_lane2(8 downto 0),
      drpaddr_in_lane3(8 downto 0) => drpaddr_in_lane3(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdi_in_lane2(15 downto 0) => drpdi_in_lane2(15 downto 0),
      drpdi_in_lane3(15 downto 0) => drpdi_in_lane3(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpdo_out_lane2(15 downto 0) => drpdo_out_lane2(15 downto 0),
      drpdo_out_lane3(15 downto 0) => drpdo_out_lane3(15 downto 0),
      drpen_in => drpen_in,
      drpen_in_lane1 => drpen_in_lane1,
      drpen_in_lane2 => drpen_in_lane2,
      drpen_in_lane3 => drpen_in_lane3,
      drpwe_in => drpwe_in,
      drpwe_in_lane1 => drpwe_in_lane1,
      drpwe_in_lane2 => drpwe_in_lane2,
      drpwe_in_lane3 => drpwe_in_lane3,
      en_chan_sync_i => en_chan_sync_i,
      first_v_received_r => first_v_received_r,
      first_v_received_r_10 => first_v_received_r_10,
      first_v_received_r_11 => first_v_received_r_11,
      first_v_received_r_9 => first_v_received_r_9,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      hard_err_gt0_0 => hard_err_gt0_0,
      hard_err_gt0_1 => hard_err_gt0_1,
      hard_err_gt0_2 => hard_err_gt0_2,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      ready_r => ready_r,
      ready_r_4 => ready_r_4,
      ready_r_6 => ready_r_6,
      ready_r_8 => ready_r_8,
      rxn(0 to 3) => rxn(0 to 3),
      rxp(0 to 3) => rxp(0 to 3),
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d1_cdc_to_203 => s_out_d1_cdc_to_203,
      s_out_d1_cdc_to_210 => s_out_d1_cdc_to_210,
      s_out_d1_cdc_to_217 => s_out_d1_cdc_to_217,
      s_out_d1_cdc_to_224 => s_out_d1_cdc_to_224,
      s_out_d1_cdc_to_231 => s_out_d1_cdc_to_231,
      s_out_d1_cdc_to_238 => s_out_d1_cdc_to_238,
      s_out_d2_162 => s_out_d2_162,
      s_out_d2_169 => s_out_d2_169,
      s_out_d2_176 => s_out_d2_176,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d2_204 => s_out_d2_204,
      s_out_d2_211 => s_out_d2_211,
      s_out_d2_218 => s_out_d2_218,
      s_out_d2_225 => s_out_d2_225,
      s_out_d2_232 => s_out_d2_232,
      s_out_d2_239 => s_out_d2_239,
      s_out_d3_163 => s_out_d3_163,
      s_out_d3_170 => s_out_d3_170,
      s_out_d3_177 => s_out_d3_177,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d3_205 => s_out_d3_205,
      s_out_d3_212 => s_out_d3_212,
      s_out_d3_219 => s_out_d3_219,
      s_out_d3_226 => s_out_d3_226,
      s_out_d3_233 => s_out_d3_233,
      s_out_d3_240 => s_out_d3_240,
      s_out_d4_164 => s_out_d4_164,
      s_out_d4_171 => s_out_d4_171,
      s_out_d4_178 => s_out_d4_178,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d4_206 => s_out_d4_206,
      s_out_d4_213 => s_out_d4_213,
      s_out_d4_220 => s_out_d4_220,
      s_out_d4_227 => s_out_d4_227,
      s_out_d4_234 => s_out_d4_234,
      s_out_d4_241 => s_out_d4_241,
      s_out_d5_165 => s_out_d5_165,
      s_out_d5_172 => s_out_d5_172,
      s_out_d5_179 => s_out_d5_179,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d5_207 => s_out_d5_207,
      s_out_d5_214 => s_out_d5_214,
      s_out_d5_221 => s_out_d5_221,
      s_out_d5_228 => s_out_d5_228,
      s_out_d5_235 => s_out_d5_235,
      s_out_d5_242 => s_out_d5_242,
      s_out_d6_166 => s_out_d6_166,
      s_out_d6_173 => s_out_d6_173,
      s_out_d6_180 => s_out_d6_180,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d6_208 => s_out_d6_208,
      s_out_d6_215 => s_out_d6_215,
      s_out_d6_222 => s_out_d6_222,
      s_out_d6_229 => s_out_d6_229,
      s_out_d6_236 => s_out_d6_236,
      s_out_d6_243 => s_out_d6_243,
      s_out_d7_167 => s_out_d7_167,
      s_out_d7_174 => s_out_d7_174,
      s_out_d7_181 => s_out_d7_181,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202,
      s_out_d7_209 => s_out_d7_209,
      s_out_d7_216 => s_out_d7_216,
      s_out_d7_223 => s_out_d7_223,
      s_out_d7_230 => s_out_d7_230,
      s_out_d7_237 => s_out_d7_237,
      s_out_d7_244 => s_out_d7_244,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3),
      user_clk => user_clk
    );
gt0_rxresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_14_aurora_8b10b_multi_gt_i,
      Q => n_0_gt0_rxresetdone_r2_reg_srl2
    );
gt0_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt0_rxresetdone_r2_reg_srl2,
      Q => gt0_rxresetdone_r3,
      R => '0'
    );
gt0_txresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_16_aurora_8b10b_multi_gt_i,
      Q => n_0_gt0_txresetdone_r2_reg_srl2
    );
gt0_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt0_txresetdone_r2_reg_srl2,
      Q => gt0_txresetdone_r3,
      R => '0'
    );
gt1_rxresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_132_aurora_8b10b_multi_gt_i,
      Q => n_0_gt1_rxresetdone_r2_reg_srl2
    );
gt1_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt1_rxresetdone_r2_reg_srl2,
      Q => gt1_rxresetdone_r3,
      R => '0'
    );
gt1_txresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_133_aurora_8b10b_multi_gt_i,
      Q => n_0_gt1_txresetdone_r2_reg_srl2
    );
gt1_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt1_txresetdone_r2_reg_srl2,
      Q => gt1_txresetdone_r3,
      R => '0'
    );
gt2_rxresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_249_aurora_8b10b_multi_gt_i,
      Q => n_0_gt2_rxresetdone_r2_reg_srl2
    );
gt2_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt2_rxresetdone_r2_reg_srl2,
      Q => gt2_rxresetdone_r3,
      R => '0'
    );
gt2_txresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_250_aurora_8b10b_multi_gt_i,
      Q => n_0_gt2_txresetdone_r2_reg_srl2
    );
gt2_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt2_txresetdone_r2_reg_srl2,
      Q => gt2_txresetdone_r3,
      R => '0'
    );
gt3_rxresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_366_aurora_8b10b_multi_gt_i,
      Q => n_0_gt3_rxresetdone_r2_reg_srl2
    );
gt3_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt3_rxresetdone_r2_reg_srl2,
      Q => gt3_rxresetdone_r3,
      R => '0'
    );
gt3_txresetdone_r2_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => n_367_aurora_8b10b_multi_gt_i,
      Q => n_0_gt3_txresetdone_r2_reg_srl2
    );
gt3_txresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_gt3_txresetdone_r2_reg_srl2,
      Q => gt3_txresetdone_r3,
      R => '0'
    );
gt_rx_reset_i_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => fsm_gt_rx_reset_t,
      Q => gt_rx_reset_i,
      R => '0'
    );
gt_rxresetdone_r2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_resetdone_out\,
      O => O17
    );
gt_rxresetfsm_i: entity work.aurora_8b10baurora_8b10b_rx_startup_fsm
    port map (
      I1 => n_95_gt_txresetfsm_i,
      O100(1 downto 0) => O100(1 downto 0),
      O101(1 downto 0) => O101(1 downto 0),
      O102(1 downto 0) => O102(1 downto 0),
      O103(1 downto 0) => O103(1 downto 0),
      O104(1 downto 0) => O104(1 downto 0),
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107(1 downto 0) => O107(1 downto 0),
      O108(1 downto 0) => O108(1 downto 0),
      O109(1 downto 0) => O109(1 downto 0),
      O110(1 downto 0) => O110(1 downto 0),
      O111(1 downto 0) => O111(1 downto 0),
      O112(1 downto 0) => O112(1 downto 0),
      O113(1 downto 0) => O113(1 downto 0),
      O114(1 downto 0) => O114(1 downto 0),
      O115(1 downto 0) => O115(1 downto 0),
      O116(1 downto 0) => O116(1 downto 0),
      O117(1 downto 0) => O117(1 downto 0),
      O118(1 downto 0) => O118(1 downto 0),
      O119(1 downto 0) => O119(1 downto 0),
      O120(1 downto 0) => O120(1 downto 0),
      O121(1 downto 0) => O121(1 downto 0),
      O122(1 downto 0) => O122(1 downto 0),
      O123(1 downto 0) => O123(1 downto 0),
      O124(1 downto 0) => O124(1 downto 0),
      O125(1 downto 0) => O125(1 downto 0),
      O126(1 downto 0) => O126(1 downto 0),
      O127(1 downto 0) => O127(1 downto 0),
      O128(1 downto 0) => O128(1 downto 0),
      O129(1 downto 0) => O129(1 downto 0),
      O130(1 downto 0) => O130(1 downto 0),
      O131(1 downto 0) => O131(1 downto 0),
      O132(1 downto 0) => O132(1 downto 0),
      O133(1 downto 0) => O133(1 downto 0),
      O134(1 downto 0) => O134(1 downto 0),
      O135(1 downto 0) => O135(1 downto 0),
      O136(1 downto 0) => O136(1 downto 0),
      O137(1 downto 0) => O137(1 downto 0),
      O138(1 downto 0) => O138(1 downto 0),
      O139(1 downto 0) => O139(1 downto 0),
      O140(1 downto 0) => O140(1 downto 0),
      O141(1 downto 0) => O141(1 downto 0),
      O142(1 downto 0) => O142(1 downto 0),
      O143(1 downto 0) => O143(1 downto 0),
      O96(1 downto 0) => O96(1 downto 0),
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99(1 downto 0) => O99(1 downto 0),
      fsm_gt_rx_reset_t => fsm_gt_rx_reset_t,
      gt0_pll0refclklost_in => gt0_pll0refclklost_in,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      init_clk_in => init_clk_in,
      rx_cdrlocked => rx_cdrlocked,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r,
      rxfsm_soft_reset_r => rxfsm_soft_reset_r,
      s_out_d1_cdc_to_105 => s_out_d1_cdc_to_105,
      s_out_d1_cdc_to_112 => s_out_d1_cdc_to_112,
      s_out_d1_cdc_to_119 => s_out_d1_cdc_to_119,
      s_out_d1_cdc_to_126 => s_out_d1_cdc_to_126,
      s_out_d1_cdc_to_133 => s_out_d1_cdc_to_133,
      s_out_d1_cdc_to_140 => s_out_d1_cdc_to_140,
      s_out_d1_cdc_to_147 => s_out_d1_cdc_to_147,
      s_out_d1_cdc_to_154 => s_out_d1_cdc_to_154,
      s_out_d2_106 => s_out_d2_106,
      s_out_d2_113 => s_out_d2_113,
      s_out_d2_120 => s_out_d2_120,
      s_out_d2_127 => s_out_d2_127,
      s_out_d2_134 => s_out_d2_134,
      s_out_d2_141 => s_out_d2_141,
      s_out_d2_148 => s_out_d2_148,
      s_out_d2_155 => s_out_d2_155,
      s_out_d3_107 => s_out_d3_107,
      s_out_d3_114 => s_out_d3_114,
      s_out_d3_121 => s_out_d3_121,
      s_out_d3_128 => s_out_d3_128,
      s_out_d3_135 => s_out_d3_135,
      s_out_d3_142 => s_out_d3_142,
      s_out_d3_149 => s_out_d3_149,
      s_out_d3_156 => s_out_d3_156,
      s_out_d4_108 => s_out_d4_108,
      s_out_d4_115 => s_out_d4_115,
      s_out_d4_122 => s_out_d4_122,
      s_out_d4_129 => s_out_d4_129,
      s_out_d4_136 => s_out_d4_136,
      s_out_d4_143 => s_out_d4_143,
      s_out_d4_150 => s_out_d4_150,
      s_out_d4_157 => s_out_d4_157,
      s_out_d5_109 => s_out_d5_109,
      s_out_d5_116 => s_out_d5_116,
      s_out_d5_123 => s_out_d5_123,
      s_out_d5_130 => s_out_d5_130,
      s_out_d5_137 => s_out_d5_137,
      s_out_d5_144 => s_out_d5_144,
      s_out_d5_151 => s_out_d5_151,
      s_out_d5_158 => s_out_d5_158,
      s_out_d6_110 => s_out_d6_110,
      s_out_d6_117 => s_out_d6_117,
      s_out_d6_124 => s_out_d6_124,
      s_out_d6_131 => s_out_d6_131,
      s_out_d6_138 => s_out_d6_138,
      s_out_d6_145 => s_out_d6_145,
      s_out_d6_152 => s_out_d6_152,
      s_out_d6_159 => s_out_d6_159,
      s_out_d7_111 => s_out_d7_111,
      s_out_d7_118 => s_out_d7_118,
      s_out_d7_125 => s_out_d7_125,
      s_out_d7_132 => s_out_d7_132,
      s_out_d7_139 => s_out_d7_139,
      s_out_d7_146 => s_out_d7_146,
      s_out_d7_153 => s_out_d7_153,
      s_out_d7_160 => s_out_d7_160,
      user_clk => user_clk
    );
gt_txresetfsm_i: entity work.aurora_8b10baurora_8b10b_tx_startup_fsm
    port map (
      I1 => I1,
      O1 => n_95_gt_txresetfsm_i,
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57(1 downto 0) => O57(1 downto 0),
      O58(1 downto 0) => O58(1 downto 0),
      O59(1 downto 0) => O59(1 downto 0),
      O60(1 downto 0) => O60(1 downto 0),
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63(1 downto 0) => O63(1 downto 0),
      O64(1 downto 0) => O64(1 downto 0),
      O65(1 downto 0) => O65(1 downto 0),
      O66(1 downto 0) => O66(1 downto 0),
      O67(1 downto 0) => O67(1 downto 0),
      O68(1 downto 0) => O68(1 downto 0),
      O69(1 downto 0) => O69(1 downto 0),
      O70(1 downto 0) => O70(1 downto 0),
      O71(1 downto 0) => O71(1 downto 0),
      O72(1 downto 0) => O72(1 downto 0),
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75(1 downto 0) => O75(1 downto 0),
      O76(1 downto 0) => O76(1 downto 0),
      O77(1 downto 0) => O77(1 downto 0),
      O78(1 downto 0) => O78(1 downto 0),
      O79(1 downto 0) => O79(1 downto 0),
      O80(1 downto 0) => O80(1 downto 0),
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83(1 downto 0) => O83(1 downto 0),
      O84(1 downto 0) => O84(1 downto 0),
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87(1 downto 0) => O87(1 downto 0),
      O88(1 downto 0) => O88(1 downto 0),
      O89(1 downto 0) => O89(1 downto 0),
      O90(1 downto 0) => O90(1 downto 0),
      O91(1 downto 0) => O91(1 downto 0),
      O92(1 downto 0) => O92(1 downto 0),
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95(1 downto 0) => O95(1 downto 0),
      common_reset_i => common_reset_i,
      gt0_pll0refclklost_in => gt0_pll0refclklost_in,
      gt_reset => gt_reset,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      init_clk_in => init_clk_in,
      pll_not_locked => pll_not_locked,
      quad1_common_lock_in => quad1_common_lock_in,
      s_out_d1_cdc_to_56 => s_out_d1_cdc_to_56,
      s_out_d1_cdc_to_63 => s_out_d1_cdc_to_63,
      s_out_d1_cdc_to_70 => s_out_d1_cdc_to_70,
      s_out_d1_cdc_to_77 => s_out_d1_cdc_to_77,
      s_out_d1_cdc_to_84 => s_out_d1_cdc_to_84,
      s_out_d1_cdc_to_91 => s_out_d1_cdc_to_91,
      s_out_d1_cdc_to_98 => s_out_d1_cdc_to_98,
      s_out_d2_57 => s_out_d2_57,
      s_out_d2_64 => s_out_d2_64,
      s_out_d2_71 => s_out_d2_71,
      s_out_d2_78 => s_out_d2_78,
      s_out_d2_85 => s_out_d2_85,
      s_out_d2_92 => s_out_d2_92,
      s_out_d2_99 => s_out_d2_99,
      s_out_d3_100 => s_out_d3_100,
      s_out_d3_58 => s_out_d3_58,
      s_out_d3_65 => s_out_d3_65,
      s_out_d3_72 => s_out_d3_72,
      s_out_d3_79 => s_out_d3_79,
      s_out_d3_86 => s_out_d3_86,
      s_out_d3_93 => s_out_d3_93,
      s_out_d4_101 => s_out_d4_101,
      s_out_d4_59 => s_out_d4_59,
      s_out_d4_66 => s_out_d4_66,
      s_out_d4_73 => s_out_d4_73,
      s_out_d4_80 => s_out_d4_80,
      s_out_d4_87 => s_out_d4_87,
      s_out_d4_94 => s_out_d4_94,
      s_out_d5_102 => s_out_d5_102,
      s_out_d5_60 => s_out_d5_60,
      s_out_d5_67 => s_out_d5_67,
      s_out_d5_74 => s_out_d5_74,
      s_out_d5_81 => s_out_d5_81,
      s_out_d5_88 => s_out_d5_88,
      s_out_d5_95 => s_out_d5_95,
      s_out_d6_103 => s_out_d6_103,
      s_out_d6_61 => s_out_d6_61,
      s_out_d6_68 => s_out_d6_68,
      s_out_d6_75 => s_out_d6_75,
      s_out_d6_82 => s_out_d6_82,
      s_out_d6_89 => s_out_d6_89,
      s_out_d6_96 => s_out_d6_96,
      s_out_d7_104 => s_out_d7_104,
      s_out_d7_62 => s_out_d7_62,
      s_out_d7_69 => s_out_d7_69,
      s_out_d7_76 => s_out_d7_76,
      s_out_d7_83 => s_out_d7_83,
      s_out_d7_90 => s_out_d7_90,
      s_out_d7_97 => s_out_d7_97,
      tx_lock => tx_lock,
      tx_resetdone_out => tx_resetdone_out,
      txfsm_txresetdone_r => txfsm_txresetdone_r,
      user_clk => user_clk
    );
gtrxreset_cdc_sync: entity work.aurora_8b10baurora_8b10b_cdc_sync
    port map (
      O1 => n_0_gtrxreset_cdc_sync,
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      gtrxreset_i => gtrxreset_i,
      init_clk_in => init_clk_in,
      s_out_d1_cdc_to_49 => s_out_d1_cdc_to_49,
      s_out_d2_50 => s_out_d2_50,
      s_out_d3_51 => s_out_d3_51,
      s_out_d4_52 => s_out_d4_52,
      s_out_d5_53 => s_out_d5_53,
      s_out_d6_54 => s_out_d6_54,
      s_out_d7_55 => s_out_d7_55
    );
gtrxreset_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => gtrxreset_r2,
      I1 => gtrxreset_r3,
      O => n_0_gtrxreset_pulse_i_1
    );
gtrxreset_pulse_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_gtrxreset_pulse_i_1,
      Q => gtrxreset_pulse,
      R => '0'
    );
gtrxreset_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_gtrxreset_cdc_sync,
      Q => gtrxreset_r2,
      R => '0'
    );
gtrxreset_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_r2,
      Q => gtrxreset_r3,
      R => '0'
    );
link_reset_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => \^link_reset_r\,
      Q => link_reset_r2,
      R => '0'
    );
link_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_out,
      Q => \^link_reset_r\,
      R => '0'
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I1 => rx_cdrlock_counter(0),
      O => p_0_in(0)
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(10),
      O => p_0_in(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(11),
      O => p_0_in(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(12),
      O => p_0_in(12)
    );
\rx_cdrlock_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(12),
      O => \n_0_rx_cdrlock_counter[12]_i_3\
    );
\rx_cdrlock_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(11),
      O => \n_0_rx_cdrlock_counter[12]_i_4\
    );
\rx_cdrlock_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(10),
      O => \n_0_rx_cdrlock_counter[12]_i_5\
    );
\rx_cdrlock_counter[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(9),
      O => \n_0_rx_cdrlock_counter[12]_i_6\
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(13),
      O => p_0_in(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(14),
      O => p_0_in(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(15),
      O => p_0_in(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(16),
      O => p_0_in(16)
    );
\rx_cdrlock_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(16),
      O => \n_0_rx_cdrlock_counter[16]_i_3\
    );
\rx_cdrlock_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(15),
      O => \n_0_rx_cdrlock_counter[16]_i_4\
    );
\rx_cdrlock_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(14),
      O => \n_0_rx_cdrlock_counter[16]_i_5\
    );
\rx_cdrlock_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(13),
      O => \n_0_rx_cdrlock_counter[16]_i_6\
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(17),
      O => p_0_in(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(18),
      O => p_0_in(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(19),
      O => p_0_in(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(1),
      O => p_0_in(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(20),
      O => p_0_in(20)
    );
\rx_cdrlock_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(20),
      O => \n_0_rx_cdrlock_counter[20]_i_3\
    );
\rx_cdrlock_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(19),
      O => \n_0_rx_cdrlock_counter[20]_i_4\
    );
\rx_cdrlock_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(18),
      O => \n_0_rx_cdrlock_counter[20]_i_5\
    );
\rx_cdrlock_counter[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(17),
      O => \n_0_rx_cdrlock_counter[20]_i_6\
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(21),
      O => p_0_in(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(22),
      O => p_0_in(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(23),
      O => p_0_in(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(24),
      O => p_0_in(24)
    );
\rx_cdrlock_counter[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(24),
      O => \n_0_rx_cdrlock_counter[24]_i_3\
    );
\rx_cdrlock_counter[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(23),
      O => \n_0_rx_cdrlock_counter[24]_i_4\
    );
\rx_cdrlock_counter[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(22),
      O => \n_0_rx_cdrlock_counter[24]_i_5\
    );
\rx_cdrlock_counter[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(21),
      O => \n_0_rx_cdrlock_counter[24]_i_6\
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(25),
      O => p_0_in(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(26),
      O => p_0_in(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(27),
      O => p_0_in(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(28),
      O => p_0_in(28)
    );
\rx_cdrlock_counter[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(28),
      O => \n_0_rx_cdrlock_counter[28]_i_3\
    );
\rx_cdrlock_counter[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(27),
      O => \n_0_rx_cdrlock_counter[28]_i_4\
    );
\rx_cdrlock_counter[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(26),
      O => \n_0_rx_cdrlock_counter[28]_i_5\
    );
\rx_cdrlock_counter[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(25),
      O => \n_0_rx_cdrlock_counter[28]_i_6\
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(29),
      O => p_0_in(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(2),
      O => p_0_in(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(30),
      O => p_0_in(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(31),
      O => p_0_in(31)
    );
\rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(30),
      O => \n_0_rx_cdrlock_counter[31]_i_10\
    );
\rx_cdrlock_counter[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(29),
      O => \n_0_rx_cdrlock_counter[31]_i_11\
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_rx_cdrlock_counter[31]_i_4\,
      I1 => \n_0_rx_cdrlock_counter[31]_i_5\,
      I2 => \n_0_rx_cdrlock_counter[31]_i_6\,
      I3 => rx_cdrlock_counter(29),
      I4 => \n_0_rx_cdrlock_counter[31]_i_7\,
      I5 => \n_0_rx_cdrlock_counter[31]_i_8\,
      O => \n_0_rx_cdrlock_counter[31]_i_2\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(31),
      I1 => rx_cdrlock_counter(30),
      I2 => rx_cdrlock_counter(27),
      I3 => rx_cdrlock_counter(28),
      I4 => rx_cdrlock_counter(25),
      I5 => rx_cdrlock_counter(26),
      O => \n_0_rx_cdrlock_counter[31]_i_4\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
    port map (
      I0 => rx_cdrlock_counter(8),
      I1 => rx_cdrlock_counter(7),
      I2 => rx_cdrlock_counter(3),
      I3 => rx_cdrlock_counter(4),
      I4 => rx_cdrlock_counter(1),
      I5 => rx_cdrlock_counter(2),
      O => \n_0_rx_cdrlock_counter[31]_i_5\
    );
\rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => rx_cdrlock_counter(9),
      I1 => rx_cdrlock_counter(10),
      I2 => rx_cdrlock_counter(6),
      I3 => rx_cdrlock_counter(5),
      I4 => rx_cdrlock_counter(11),
      I5 => rx_cdrlock_counter(12),
      O => \n_0_rx_cdrlock_counter[31]_i_6\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(20),
      I1 => rx_cdrlock_counter(19),
      I2 => rx_cdrlock_counter(15),
      I3 => rx_cdrlock_counter(16),
      I4 => rx_cdrlock_counter(13),
      I5 => rx_cdrlock_counter(14),
      O => \n_0_rx_cdrlock_counter[31]_i_7\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(22),
      I1 => rx_cdrlock_counter(21),
      I2 => rx_cdrlock_counter(17),
      I3 => rx_cdrlock_counter(18),
      I4 => rx_cdrlock_counter(23),
      I5 => rx_cdrlock_counter(24),
      O => \n_0_rx_cdrlock_counter[31]_i_8\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(31),
      O => \n_0_rx_cdrlock_counter[31]_i_9\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => rx_cdrlock_counter0(3),
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => p_0_in(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => rx_cdrlock_counter0(4),
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => p_0_in(4)
    );
\rx_cdrlock_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(4),
      O => \n_0_rx_cdrlock_counter[4]_i_3\
    );
\rx_cdrlock_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(3),
      O => \n_0_rx_cdrlock_counter[4]_i_4\
    );
\rx_cdrlock_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(2),
      O => \n_0_rx_cdrlock_counter[4]_i_5\
    );
\rx_cdrlock_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(1),
      O => \n_0_rx_cdrlock_counter[4]_i_6\
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => rx_cdrlock_counter0(5),
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => p_0_in(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(6),
      O => p_0_in(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(7),
      O => p_0_in(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_cdrlock_counter(0),
      I1 => \n_0_rx_cdrlock_counter[31]_i_2\,
      I2 => rx_cdrlock_counter0(8),
      O => p_0_in(8)
    );
\rx_cdrlock_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(8),
      O => \n_0_rx_cdrlock_counter[8]_i_3\
    );
\rx_cdrlock_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(7),
      O => \n_0_rx_cdrlock_counter[8]_i_4\
    );
\rx_cdrlock_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(6),
      O => \n_0_rx_cdrlock_counter[8]_i_5\
    );
\rx_cdrlock_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_cdrlock_counter(5),
      O => \n_0_rx_cdrlock_counter[8]_i_6\
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => rx_cdrlock_counter0(9),
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => p_0_in(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(0),
      Q => rx_cdrlock_counter(0),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(10),
      Q => rx_cdrlock_counter(10),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(11),
      Q => rx_cdrlock_counter(11),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(12),
      Q => rx_cdrlock_counter(12),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[8]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[12]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[12]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[12]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[12]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(12 downto 9),
      S(3) => \n_0_rx_cdrlock_counter[12]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[12]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[12]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[12]_i_6\
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(13),
      Q => rx_cdrlock_counter(13),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(14),
      Q => rx_cdrlock_counter(14),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(15),
      Q => rx_cdrlock_counter(15),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(16),
      Q => rx_cdrlock_counter(16),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[12]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[16]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[16]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[16]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[16]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(16 downto 13),
      S(3) => \n_0_rx_cdrlock_counter[16]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[16]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[16]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[16]_i_6\
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(17),
      Q => rx_cdrlock_counter(17),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(18),
      Q => rx_cdrlock_counter(18),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(19),
      Q => rx_cdrlock_counter(19),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(1),
      Q => rx_cdrlock_counter(1),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(20),
      Q => rx_cdrlock_counter(20),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[16]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[20]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[20]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[20]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[20]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(20 downto 17),
      S(3) => \n_0_rx_cdrlock_counter[20]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[20]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[20]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[20]_i_6\
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(21),
      Q => rx_cdrlock_counter(21),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(22),
      Q => rx_cdrlock_counter(22),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(23),
      Q => rx_cdrlock_counter(23),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(24),
      Q => rx_cdrlock_counter(24),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[20]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[24]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[24]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[24]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[24]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(24 downto 21),
      S(3) => \n_0_rx_cdrlock_counter[24]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[24]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[24]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[24]_i_6\
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(25),
      Q => rx_cdrlock_counter(25),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(26),
      Q => rx_cdrlock_counter(26),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(27),
      Q => rx_cdrlock_counter(27),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(28),
      Q => rx_cdrlock_counter(28),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[24]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[28]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[28]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[28]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[28]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(28 downto 25),
      S(3) => \n_0_rx_cdrlock_counter[28]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[28]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[28]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[28]_i_6\
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(29),
      Q => rx_cdrlock_counter(29),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(2),
      Q => rx_cdrlock_counter(2),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(30),
      Q => rx_cdrlock_counter(30),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(31),
      Q => rx_cdrlock_counter(31),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[31]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[28]_i_2\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_rx_cdrlock_counter_reg[31]_i_3\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[31]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_rx_cdrlock_counter_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => rx_cdrlock_counter0(31 downto 29),
      S(3) => '0',
      S(2) => \n_0_rx_cdrlock_counter[31]_i_9\,
      S(1) => \n_0_rx_cdrlock_counter[31]_i_10\,
      S(0) => \n_0_rx_cdrlock_counter[31]_i_11\
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(3),
      Q => rx_cdrlock_counter(3),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(4),
      Q => rx_cdrlock_counter(4),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_rx_cdrlock_counter_reg[4]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[4]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[4]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[4]_i_2\,
      CYINIT => rx_cdrlock_counter(0),
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(4 downto 1),
      S(3) => \n_0_rx_cdrlock_counter[4]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[4]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[4]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[4]_i_6\
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(5),
      Q => rx_cdrlock_counter(5),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(6),
      Q => rx_cdrlock_counter(6),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(7),
      Q => rx_cdrlock_counter(7),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(8),
      Q => rx_cdrlock_counter(8),
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[4]_i_2\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[8]_i_2\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[8]_i_2\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[8]_i_2\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[8]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => rx_cdrlock_counter0(8 downto 5),
      S(3) => \n_0_rx_cdrlock_counter[8]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[8]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[8]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[8]_i_6\
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => init_clk_in,
      CE => '1',
      D => p_0_in(9),
      Q => rx_cdrlock_counter(9),
      R => gt_rx_reset_i
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => rx_cdrlock_counter(0),
      I2 => \n_0_rx_cdrlock_counter[31]_i_2\,
      O => n_0_rx_cdrlocked_i_1
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_rx_cdrlocked_i_1,
      Q => rx_cdrlocked,
      R => gt_rx_reset_i
    );
rxfsm_rxresetdone_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rxfsm_rxresetdone_r,
      Q => rxfsm_rxresetdone_r2,
      R => '0'
    );
rxfsm_rxresetdone_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rxfsm_rxresetdone_r2,
      Q => \^rx_resetdone_out\,
      R => '0'
    );
rxfsm_rxresetdone_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => gt1_rxresetdone_r3,
      I1 => gt2_rxresetdone_r3,
      I2 => gt0_rxresetdone_r3,
      I3 => gt3_rxresetdone_r3,
      O => rxfsm_rxresetdone_i
    );
rxfsm_rxresetdone_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => rxfsm_rxresetdone_i,
      Q => rxfsm_rxresetdone_r,
      R => '0'
    );
rxfsm_soft_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => gt_reset,
      I1 => link_reset_r2,
      I2 => gtrxreset_pulse,
      O => n_0_rxfsm_soft_reset_r_i_1
    );
rxfsm_soft_reset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => init_clk_in,
      CE => '1',
      D => n_0_rxfsm_soft_reset_r_i_1,
      Q => rxfsm_soft_reset_r,
      R => '0'
    );
txfsm_txresetdone_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => gt1_txresetdone_r3,
      I1 => gt2_txresetdone_r3,
      I2 => gt0_txresetdone_r3,
      I3 => gt3_txresetdone_r3,
      O => txfsm_txresetdone_i
    );
txfsm_txresetdone_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => txfsm_txresetdone_i,
      Q => txfsm_txresetdone_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10baurora_8b10b_core is
  port (
    s_out_d1_cdc_to : out STD_LOGIC;
    s_out_d2 : out STD_LOGIC;
    s_out_d3 : out STD_LOGIC;
    s_out_d4 : out STD_LOGIC;
    s_out_d5 : out STD_LOGIC;
    s_out_d6 : out STD_LOGIC;
    s_out_d7 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_0 : out STD_LOGIC;
    s_out_d2_1 : out STD_LOGIC;
    s_out_d3_2 : out STD_LOGIC;
    s_out_d4_3 : out STD_LOGIC;
    s_out_d5_4 : out STD_LOGIC;
    s_out_d6_5 : out STD_LOGIC;
    s_out_d7_6 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_7 : out STD_LOGIC;
    s_out_d2_8 : out STD_LOGIC;
    s_out_d3_9 : out STD_LOGIC;
    s_out_d4_10 : out STD_LOGIC;
    s_out_d5_11 : out STD_LOGIC;
    s_out_d6_12 : out STD_LOGIC;
    s_out_d7_13 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_14 : out STD_LOGIC;
    s_out_d2_15 : out STD_LOGIC;
    s_out_d3_16 : out STD_LOGIC;
    s_out_d4_17 : out STD_LOGIC;
    s_out_d5_18 : out STD_LOGIC;
    s_out_d6_19 : out STD_LOGIC;
    s_out_d7_20 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lane_up : out STD_LOGIC_VECTOR ( 0 to 3 );
    s_out_d1_cdc_to_21 : out STD_LOGIC;
    s_out_d2_22 : out STD_LOGIC;
    s_out_d3_23 : out STD_LOGIC;
    s_out_d4_24 : out STD_LOGIC;
    s_out_d5_25 : out STD_LOGIC;
    s_out_d6_26 : out STD_LOGIC;
    s_out_d7_27 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_28 : out STD_LOGIC;
    s_out_d2_29 : out STD_LOGIC;
    s_out_d3_30 : out STD_LOGIC;
    s_out_d4_31 : out STD_LOGIC;
    s_out_d5_32 : out STD_LOGIC;
    s_out_d6_33 : out STD_LOGIC;
    s_out_d7_34 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_35 : out STD_LOGIC;
    s_out_d2_36 : out STD_LOGIC;
    s_out_d3_37 : out STD_LOGIC;
    s_out_d4_38 : out STD_LOGIC;
    s_out_d5_39 : out STD_LOGIC;
    s_out_d6_40 : out STD_LOGIC;
    s_out_d7_41 : out STD_LOGIC;
    O36 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_42 : out STD_LOGIC;
    s_out_d2_43 : out STD_LOGIC;
    s_out_d3_44 : out STD_LOGIC;
    s_out_d4_45 : out STD_LOGIC;
    s_out_d5_46 : out STD_LOGIC;
    s_out_d6_47 : out STD_LOGIC;
    s_out_d7_48 : out STD_LOGIC;
    O42 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_49 : out STD_LOGIC;
    s_out_d2_50 : out STD_LOGIC;
    s_out_d3_51 : out STD_LOGIC;
    s_out_d4_52 : out STD_LOGIC;
    s_out_d5_53 : out STD_LOGIC;
    s_out_d6_54 : out STD_LOGIC;
    s_out_d7_55 : out STD_LOGIC;
    O48 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_56 : out STD_LOGIC;
    s_out_d2_57 : out STD_LOGIC;
    s_out_d3_58 : out STD_LOGIC;
    s_out_d4_59 : out STD_LOGIC;
    s_out_d5_60 : out STD_LOGIC;
    s_out_d6_61 : out STD_LOGIC;
    s_out_d7_62 : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O57 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O58 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_63 : out STD_LOGIC;
    s_out_d2_64 : out STD_LOGIC;
    s_out_d3_65 : out STD_LOGIC;
    s_out_d4_66 : out STD_LOGIC;
    s_out_d5_67 : out STD_LOGIC;
    s_out_d6_68 : out STD_LOGIC;
    s_out_d7_69 : out STD_LOGIC;
    O60 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O61 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_70 : out STD_LOGIC;
    s_out_d2_71 : out STD_LOGIC;
    s_out_d3_72 : out STD_LOGIC;
    s_out_d4_73 : out STD_LOGIC;
    s_out_d5_74 : out STD_LOGIC;
    s_out_d6_75 : out STD_LOGIC;
    s_out_d7_76 : out STD_LOGIC;
    O66 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_77 : out STD_LOGIC;
    s_out_d2_78 : out STD_LOGIC;
    s_out_d3_79 : out STD_LOGIC;
    s_out_d4_80 : out STD_LOGIC;
    s_out_d5_81 : out STD_LOGIC;
    s_out_d6_82 : out STD_LOGIC;
    s_out_d7_83 : out STD_LOGIC;
    O72 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O73 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O74 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O75 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O76 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O77 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_84 : out STD_LOGIC;
    s_out_d2_85 : out STD_LOGIC;
    s_out_d3_86 : out STD_LOGIC;
    s_out_d4_87 : out STD_LOGIC;
    s_out_d5_88 : out STD_LOGIC;
    s_out_d6_89 : out STD_LOGIC;
    s_out_d7_90 : out STD_LOGIC;
    O78 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O79 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O80 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O81 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O82 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O83 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_91 : out STD_LOGIC;
    s_out_d2_92 : out STD_LOGIC;
    s_out_d3_93 : out STD_LOGIC;
    s_out_d4_94 : out STD_LOGIC;
    s_out_d5_95 : out STD_LOGIC;
    s_out_d6_96 : out STD_LOGIC;
    s_out_d7_97 : out STD_LOGIC;
    O84 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O85 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O86 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O87 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O88 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O89 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_98 : out STD_LOGIC;
    s_out_d2_99 : out STD_LOGIC;
    s_out_d3_100 : out STD_LOGIC;
    s_out_d4_101 : out STD_LOGIC;
    s_out_d5_102 : out STD_LOGIC;
    s_out_d6_103 : out STD_LOGIC;
    s_out_d7_104 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O91 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O92 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O93 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O94 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O95 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_105 : out STD_LOGIC;
    s_out_d2_106 : out STD_LOGIC;
    s_out_d3_107 : out STD_LOGIC;
    s_out_d4_108 : out STD_LOGIC;
    s_out_d5_109 : out STD_LOGIC;
    s_out_d6_110 : out STD_LOGIC;
    s_out_d7_111 : out STD_LOGIC;
    O96 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O97 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O98 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O99 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O100 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O101 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_112 : out STD_LOGIC;
    s_out_d2_113 : out STD_LOGIC;
    s_out_d3_114 : out STD_LOGIC;
    s_out_d4_115 : out STD_LOGIC;
    s_out_d5_116 : out STD_LOGIC;
    s_out_d6_117 : out STD_LOGIC;
    s_out_d7_118 : out STD_LOGIC;
    O102 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O103 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O104 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O105 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O106 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O107 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_119 : out STD_LOGIC;
    s_out_d2_120 : out STD_LOGIC;
    s_out_d3_121 : out STD_LOGIC;
    s_out_d4_122 : out STD_LOGIC;
    s_out_d5_123 : out STD_LOGIC;
    s_out_d6_124 : out STD_LOGIC;
    s_out_d7_125 : out STD_LOGIC;
    O108 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O109 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O110 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O111 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O112 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O113 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_126 : out STD_LOGIC;
    s_out_d2_127 : out STD_LOGIC;
    s_out_d3_128 : out STD_LOGIC;
    s_out_d4_129 : out STD_LOGIC;
    s_out_d5_130 : out STD_LOGIC;
    s_out_d6_131 : out STD_LOGIC;
    s_out_d7_132 : out STD_LOGIC;
    O114 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O115 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O116 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O117 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O118 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O119 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_133 : out STD_LOGIC;
    s_out_d2_134 : out STD_LOGIC;
    s_out_d3_135 : out STD_LOGIC;
    s_out_d4_136 : out STD_LOGIC;
    s_out_d5_137 : out STD_LOGIC;
    s_out_d6_138 : out STD_LOGIC;
    s_out_d7_139 : out STD_LOGIC;
    O120 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O121 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O122 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O123 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O124 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O125 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_140 : out STD_LOGIC;
    s_out_d2_141 : out STD_LOGIC;
    s_out_d3_142 : out STD_LOGIC;
    s_out_d4_143 : out STD_LOGIC;
    s_out_d5_144 : out STD_LOGIC;
    s_out_d6_145 : out STD_LOGIC;
    s_out_d7_146 : out STD_LOGIC;
    O126 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O127 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O129 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O130 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O131 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_147 : out STD_LOGIC;
    s_out_d2_148 : out STD_LOGIC;
    s_out_d3_149 : out STD_LOGIC;
    s_out_d4_150 : out STD_LOGIC;
    s_out_d5_151 : out STD_LOGIC;
    s_out_d6_152 : out STD_LOGIC;
    s_out_d7_153 : out STD_LOGIC;
    O132 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O133 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O134 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O135 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O136 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O137 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_154 : out STD_LOGIC;
    s_out_d2_155 : out STD_LOGIC;
    s_out_d3_156 : out STD_LOGIC;
    s_out_d4_157 : out STD_LOGIC;
    s_out_d5_158 : out STD_LOGIC;
    s_out_d6_159 : out STD_LOGIC;
    s_out_d7_160 : out STD_LOGIC;
    O138 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O139 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O140 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O141 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O142 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O143 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O144 : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_out_d1_cdc_to_161 : out STD_LOGIC;
    s_out_d2_162 : out STD_LOGIC;
    s_out_d3_163 : out STD_LOGIC;
    s_out_d4_164 : out STD_LOGIC;
    s_out_d5_165 : out STD_LOGIC;
    s_out_d6_166 : out STD_LOGIC;
    s_out_d7_167 : out STD_LOGIC;
    O145 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O146 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O148 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O149 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O150 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_168 : out STD_LOGIC;
    s_out_d2_169 : out STD_LOGIC;
    s_out_d3_170 : out STD_LOGIC;
    s_out_d4_171 : out STD_LOGIC;
    s_out_d5_172 : out STD_LOGIC;
    s_out_d6_173 : out STD_LOGIC;
    s_out_d7_174 : out STD_LOGIC;
    O151 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O152 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O153 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O154 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O155 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O156 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_175 : out STD_LOGIC;
    s_out_d2_176 : out STD_LOGIC;
    s_out_d3_177 : out STD_LOGIC;
    s_out_d4_178 : out STD_LOGIC;
    s_out_d5_179 : out STD_LOGIC;
    s_out_d6_180 : out STD_LOGIC;
    s_out_d7_181 : out STD_LOGIC;
    O157 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O158 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O159 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O160 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O161 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O162 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O163 : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_out_d1_cdc_to_182 : out STD_LOGIC;
    s_out_d2_183 : out STD_LOGIC;
    s_out_d3_184 : out STD_LOGIC;
    s_out_d4_185 : out STD_LOGIC;
    s_out_d5_186 : out STD_LOGIC;
    s_out_d6_187 : out STD_LOGIC;
    s_out_d7_188 : out STD_LOGIC;
    O164 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O166 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O167 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O168 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O169 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_189 : out STD_LOGIC;
    s_out_d2_190 : out STD_LOGIC;
    s_out_d3_191 : out STD_LOGIC;
    s_out_d4_192 : out STD_LOGIC;
    s_out_d5_193 : out STD_LOGIC;
    s_out_d6_194 : out STD_LOGIC;
    s_out_d7_195 : out STD_LOGIC;
    O170 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O171 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O172 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O173 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O174 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O175 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_196 : out STD_LOGIC;
    s_out_d2_197 : out STD_LOGIC;
    s_out_d3_198 : out STD_LOGIC;
    s_out_d4_199 : out STD_LOGIC;
    s_out_d5_200 : out STD_LOGIC;
    s_out_d6_201 : out STD_LOGIC;
    s_out_d7_202 : out STD_LOGIC;
    O176 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O177 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O178 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O179 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O180 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O181 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O182 : out STD_LOGIC;
    drpdo_out_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_out_d1_cdc_to_203 : out STD_LOGIC;
    s_out_d2_204 : out STD_LOGIC;
    s_out_d3_205 : out STD_LOGIC;
    s_out_d4_206 : out STD_LOGIC;
    s_out_d5_207 : out STD_LOGIC;
    s_out_d6_208 : out STD_LOGIC;
    s_out_d7_209 : out STD_LOGIC;
    O183 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O184 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O185 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O186 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O187 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O188 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_210 : out STD_LOGIC;
    s_out_d2_211 : out STD_LOGIC;
    s_out_d3_212 : out STD_LOGIC;
    s_out_d4_213 : out STD_LOGIC;
    s_out_d5_214 : out STD_LOGIC;
    s_out_d6_215 : out STD_LOGIC;
    s_out_d7_216 : out STD_LOGIC;
    O189 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O190 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O191 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O192 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O193 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O194 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_217 : out STD_LOGIC;
    s_out_d2_218 : out STD_LOGIC;
    s_out_d3_219 : out STD_LOGIC;
    s_out_d4_220 : out STD_LOGIC;
    s_out_d5_221 : out STD_LOGIC;
    s_out_d6_222 : out STD_LOGIC;
    s_out_d7_223 : out STD_LOGIC;
    O195 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O196 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O197 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O198 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O199 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O200 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O201 : out STD_LOGIC;
    drpdo_out_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_out_d1_cdc_to_224 : out STD_LOGIC;
    s_out_d2_225 : out STD_LOGIC;
    s_out_d3_226 : out STD_LOGIC;
    s_out_d4_227 : out STD_LOGIC;
    s_out_d5_228 : out STD_LOGIC;
    s_out_d6_229 : out STD_LOGIC;
    s_out_d7_230 : out STD_LOGIC;
    O202 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O203 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O204 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O205 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O206 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O207 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_231 : out STD_LOGIC;
    s_out_d2_232 : out STD_LOGIC;
    s_out_d3_233 : out STD_LOGIC;
    s_out_d4_234 : out STD_LOGIC;
    s_out_d5_235 : out STD_LOGIC;
    s_out_d6_236 : out STD_LOGIC;
    s_out_d7_237 : out STD_LOGIC;
    O208 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O209 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O210 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O211 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O212 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O213 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_out_d1_cdc_to_238 : out STD_LOGIC;
    s_out_d2_239 : out STD_LOGIC;
    s_out_d3_240 : out STD_LOGIC;
    s_out_d4_241 : out STD_LOGIC;
    s_out_d5_242 : out STD_LOGIC;
    s_out_d6_243 : out STD_LOGIC;
    s_out_d7_244 : out STD_LOGIC;
    O214 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O215 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O216 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O217 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O218 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O219 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_resetdone_out : out STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    CHANNEL_UP : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 127 );
    O220 : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 3 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 3 );
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    quad1_common_lock_in : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    gt0_pll0refclklost_in : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 127 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane1 : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane2 : in STD_LOGIC;
    drpdi_in_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane2 : in STD_LOGIC;
    drpaddr_in_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane3 : in STD_LOGIC;
    drpdi_in_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane3 : in STD_LOGIC;
    drpaddr_in_lane3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    reset : in STD_LOGIC;
    gt_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_8b10baurora_8b10b_core : entity is "aurora_8b10b_core";
end aurora_8b10baurora_8b10b_core;

architecture STRUCTURE of aurora_8b10baurora_8b10b_core is
  signal \^channel_up\ : STD_LOGIC;
  signal \^o220\ : STD_LOGIC;
  signal \aurora_8b10b_err_detect_4byte_i/hard_err_gt0\ : STD_LOGIC;
  signal \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_15\ : STD_LOGIC;
  signal \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_17\ : STD_LOGIC;
  signal \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_19\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_12\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_2\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_7\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/ready_r\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/ready_r_13\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/ready_r_3\ : STD_LOGIC;
  signal \aurora_8b10b_lane_init_sm_4byte_i/ready_r_8\ : STD_LOGIC;
  signal \aurora_8b10b_sym_dec_4byte_i/first_v_received_r\ : STD_LOGIC;
  signal \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_1\ : STD_LOGIC;
  signal \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_11\ : STD_LOGIC;
  signal \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_6\ : STD_LOGIC;
  signal \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aurora_8b10b_sym_gen_4byte_i/gen_cc_r\ : STD_LOGIC;
  signal ch_bond_done_dly_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal ch_bond_done_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ch_bond_done_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_init_sm_i/all_lanes_v_c\ : STD_LOGIC;
  signal \channel_init_sm_i/good_as_r0\ : STD_LOGIC;
  signal \channel_init_sm_i/p_0_in10_in\ : STD_LOGIC;
  signal \channel_init_sm_i/p_1_in11_in\ : STD_LOGIC;
  signal en_chan_sync_i : STD_LOGIC;
  signal gen_a_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_cc_i : STD_LOGIC;
  signal gen_k_i : STD_LOGIC_VECTOR ( 0 to 15 );
  signal gen_r_i : STD_LOGIC_VECTOR ( 0 to 15 );
  signal gen_scp_i : STD_LOGIC;
  signal gen_v_i : STD_LOGIC_VECTOR ( 1 to 15 );
  signal got_a_d_r0 : STD_LOGIC;
  signal got_a_d_r0_14 : STD_LOGIC;
  signal got_a_d_r0_16 : STD_LOGIC;
  signal got_a_d_r0_18 : STD_LOGIC;
  signal got_a_i : STD_LOGIC_VECTOR ( 0 to 15 );
  signal got_v_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gtrxreset_i : STD_LOGIC;
  signal hard_err_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal infinite_frame_started_r : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal link_reset_lane0_i : STD_LOGIC;
  signal link_reset_lane2_i : STD_LOGIC;
  signal link_reset_lane3_i : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal link_reset_r : STD_LOGIC;
  signal n_0_aurora_8b10b_global_logic_i : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i_reg[0]\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i_reg[1]\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i_reg[2]\ : STD_LOGIC;
  signal \n_0_ch_bond_load_pulse_i_reg[3]\ : STD_LOGIC;
  signal n_0_core_reset_logic_i : STD_LOGIC;
  signal n_100_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_101_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_102_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_103_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_104_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_105_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_106_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_107_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_108_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_109_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_21_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_21_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_21_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_21_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_23_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_23_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_23_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_23_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_24_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_24_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_24_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_24_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_25_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_25_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_25_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_25_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_26_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_26_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_28_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_28_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_28_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_29_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_29_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_30_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_30_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_313_gt_wrapper_i : STD_LOGIC;
  signal n_31_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_31_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_31_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_32_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_335_gt_wrapper_i : STD_LOGIC;
  signal n_336_gt_wrapper_i : STD_LOGIC;
  signal n_337_gt_wrapper_i : STD_LOGIC;
  signal n_338_gt_wrapper_i : STD_LOGIC;
  signal n_339_gt_wrapper_i : STD_LOGIC;
  signal n_33_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_33_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_340_gt_wrapper_i : STD_LOGIC;
  signal n_341_gt_wrapper_i : STD_LOGIC;
  signal n_342_gt_wrapper_i : STD_LOGIC;
  signal n_343_gt_wrapper_i : STD_LOGIC;
  signal n_344_gt_wrapper_i : STD_LOGIC;
  signal n_345_gt_wrapper_i : STD_LOGIC;
  signal n_346_gt_wrapper_i : STD_LOGIC;
  signal n_347_gt_wrapper_i : STD_LOGIC;
  signal n_348_gt_wrapper_i : STD_LOGIC;
  signal n_349_gt_wrapper_i : STD_LOGIC;
  signal n_34_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_350_gt_wrapper_i : STD_LOGIC;
  signal n_351_gt_wrapper_i : STD_LOGIC;
  signal n_352_gt_wrapper_i : STD_LOGIC;
  signal n_353_gt_wrapper_i : STD_LOGIC;
  signal n_354_gt_wrapper_i : STD_LOGIC;
  signal n_355_gt_wrapper_i : STD_LOGIC;
  signal n_356_gt_wrapper_i : STD_LOGIC;
  signal n_357_gt_wrapper_i : STD_LOGIC;
  signal n_358_gt_wrapper_i : STD_LOGIC;
  signal n_359_gt_wrapper_i : STD_LOGIC;
  signal n_35_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_35_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_360_gt_wrapper_i : STD_LOGIC;
  signal n_361_gt_wrapper_i : STD_LOGIC;
  signal n_362_gt_wrapper_i : STD_LOGIC;
  signal n_363_gt_wrapper_i : STD_LOGIC;
  signal n_364_gt_wrapper_i : STD_LOGIC;
  signal n_365_gt_wrapper_i : STD_LOGIC;
  signal n_366_gt_wrapper_i : STD_LOGIC;
  signal n_367_gt_wrapper_i : STD_LOGIC;
  signal n_368_gt_wrapper_i : STD_LOGIC;
  signal n_369_gt_wrapper_i : STD_LOGIC;
  signal n_36_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_36_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_370_gt_wrapper_i : STD_LOGIC;
  signal n_371_gt_wrapper_i : STD_LOGIC;
  signal n_372_gt_wrapper_i : STD_LOGIC;
  signal n_373_gt_wrapper_i : STD_LOGIC;
  signal n_374_gt_wrapper_i : STD_LOGIC;
  signal n_3_aurora_8b10b_global_logic_i : STD_LOGIC;
  signal n_3_aurora_8b10b_tx_stream_i : STD_LOGIC;
  signal n_41_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_42_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_433_gt_wrapper_i : STD_LOGIC;
  signal n_43_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_44_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_44_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_450_gt_wrapper_i : STD_LOGIC;
  signal n_451_gt_wrapper_i : STD_LOGIC;
  signal n_452_gt_wrapper_i : STD_LOGIC;
  signal n_453_gt_wrapper_i : STD_LOGIC;
  signal n_454_gt_wrapper_i : STD_LOGIC;
  signal n_455_gt_wrapper_i : STD_LOGIC;
  signal n_456_gt_wrapper_i : STD_LOGIC;
  signal n_457_gt_wrapper_i : STD_LOGIC;
  signal n_458_gt_wrapper_i : STD_LOGIC;
  signal n_459_gt_wrapper_i : STD_LOGIC;
  signal n_45_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_45_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_460_gt_wrapper_i : STD_LOGIC;
  signal n_461_gt_wrapper_i : STD_LOGIC;
  signal n_462_gt_wrapper_i : STD_LOGIC;
  signal n_463_gt_wrapper_i : STD_LOGIC;
  signal n_464_gt_wrapper_i : STD_LOGIC;
  signal n_465_gt_wrapper_i : STD_LOGIC;
  signal n_466_gt_wrapper_i : STD_LOGIC;
  signal n_467_gt_wrapper_i : STD_LOGIC;
  signal n_468_gt_wrapper_i : STD_LOGIC;
  signal n_469_gt_wrapper_i : STD_LOGIC;
  signal n_46_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_46_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_470_gt_wrapper_i : STD_LOGIC;
  signal n_471_gt_wrapper_i : STD_LOGIC;
  signal n_472_gt_wrapper_i : STD_LOGIC;
  signal n_473_gt_wrapper_i : STD_LOGIC;
  signal n_474_gt_wrapper_i : STD_LOGIC;
  signal n_475_gt_wrapper_i : STD_LOGIC;
  signal n_476_gt_wrapper_i : STD_LOGIC;
  signal n_477_gt_wrapper_i : STD_LOGIC;
  signal n_478_gt_wrapper_i : STD_LOGIC;
  signal n_479_gt_wrapper_i : STD_LOGIC;
  signal n_47_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_47_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_47_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_47_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_480_gt_wrapper_i : STD_LOGIC;
  signal n_481_gt_wrapper_i : STD_LOGIC;
  signal n_482_gt_wrapper_i : STD_LOGIC;
  signal n_483_gt_wrapper_i : STD_LOGIC;
  signal n_484_gt_wrapper_i : STD_LOGIC;
  signal n_485_gt_wrapper_i : STD_LOGIC;
  signal n_486_gt_wrapper_i : STD_LOGIC;
  signal n_487_gt_wrapper_i : STD_LOGIC;
  signal n_488_gt_wrapper_i : STD_LOGIC;
  signal n_489_gt_wrapper_i : STD_LOGIC;
  signal n_48_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_48_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_48_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_48_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_49_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_49_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_49_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_49_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_4_aurora_8b10b_tx_stream_i : STD_LOGIC;
  signal n_50_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_50_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_50_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_50_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_51_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_51_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_51_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_51_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_52_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_52_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_52_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_53_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_53_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_53_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_53_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_548_gt_wrapper_i : STD_LOGIC;
  signal n_54_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_54_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_54_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_54_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_55_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_55_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_565_gt_wrapper_i : STD_LOGIC;
  signal n_566_gt_wrapper_i : STD_LOGIC;
  signal n_567_gt_wrapper_i : STD_LOGIC;
  signal n_568_gt_wrapper_i : STD_LOGIC;
  signal n_569_gt_wrapper_i : STD_LOGIC;
  signal n_56_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_56_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_56_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_570_gt_wrapper_i : STD_LOGIC;
  signal n_571_gt_wrapper_i : STD_LOGIC;
  signal n_572_gt_wrapper_i : STD_LOGIC;
  signal n_573_gt_wrapper_i : STD_LOGIC;
  signal n_574_gt_wrapper_i : STD_LOGIC;
  signal n_575_gt_wrapper_i : STD_LOGIC;
  signal n_576_gt_wrapper_i : STD_LOGIC;
  signal n_577_gt_wrapper_i : STD_LOGIC;
  signal n_578_gt_wrapper_i : STD_LOGIC;
  signal n_579_gt_wrapper_i : STD_LOGIC;
  signal n_57_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_57_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_57_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_580_gt_wrapper_i : STD_LOGIC;
  signal n_581_gt_wrapper_i : STD_LOGIC;
  signal n_582_gt_wrapper_i : STD_LOGIC;
  signal n_583_gt_wrapper_i : STD_LOGIC;
  signal n_584_gt_wrapper_i : STD_LOGIC;
  signal n_585_gt_wrapper_i : STD_LOGIC;
  signal n_586_gt_wrapper_i : STD_LOGIC;
  signal n_587_gt_wrapper_i : STD_LOGIC;
  signal n_588_gt_wrapper_i : STD_LOGIC;
  signal n_589_gt_wrapper_i : STD_LOGIC;
  signal n_58_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_58_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_58_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_58_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_590_gt_wrapper_i : STD_LOGIC;
  signal n_591_gt_wrapper_i : STD_LOGIC;
  signal n_592_gt_wrapper_i : STD_LOGIC;
  signal n_593_gt_wrapper_i : STD_LOGIC;
  signal n_594_gt_wrapper_i : STD_LOGIC;
  signal n_595_gt_wrapper_i : STD_LOGIC;
  signal n_596_gt_wrapper_i : STD_LOGIC;
  signal n_597_gt_wrapper_i : STD_LOGIC;
  signal n_598_gt_wrapper_i : STD_LOGIC;
  signal n_599_gt_wrapper_i : STD_LOGIC;
  signal n_59_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_59_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_59_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_59_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_600_gt_wrapper_i : STD_LOGIC;
  signal n_601_gt_wrapper_i : STD_LOGIC;
  signal n_602_gt_wrapper_i : STD_LOGIC;
  signal n_603_gt_wrapper_i : STD_LOGIC;
  signal n_604_gt_wrapper_i : STD_LOGIC;
  signal n_60_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_60_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_60_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_60_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_61_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_61_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_61_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_61_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_62_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_62_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_62_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_62_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_63_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_63_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_63_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_63_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_64_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_64_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_64_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_64_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_65_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_65_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_65_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_65_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_663_gt_wrapper_i : STD_LOGIC;
  signal n_66_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_66_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_66_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_66_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_67_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_67_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_67_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_67_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_680_gt_wrapper_i : STD_LOGIC;
  signal n_681_gt_wrapper_i : STD_LOGIC;
  signal n_682_gt_wrapper_i : STD_LOGIC;
  signal n_683_gt_wrapper_i : STD_LOGIC;
  signal n_684_gt_wrapper_i : STD_LOGIC;
  signal n_685_gt_wrapper_i : STD_LOGIC;
  signal n_686_gt_wrapper_i : STD_LOGIC;
  signal n_687_gt_wrapper_i : STD_LOGIC;
  signal n_688_gt_wrapper_i : STD_LOGIC;
  signal n_689_gt_wrapper_i : STD_LOGIC;
  signal n_68_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_68_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_68_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_690_gt_wrapper_i : STD_LOGIC;
  signal n_691_gt_wrapper_i : STD_LOGIC;
  signal n_692_gt_wrapper_i : STD_LOGIC;
  signal n_693_gt_wrapper_i : STD_LOGIC;
  signal n_694_gt_wrapper_i : STD_LOGIC;
  signal n_695_gt_wrapper_i : STD_LOGIC;
  signal n_696_gt_wrapper_i : STD_LOGIC;
  signal n_697_gt_wrapper_i : STD_LOGIC;
  signal n_698_gt_wrapper_i : STD_LOGIC;
  signal n_699_gt_wrapper_i : STD_LOGIC;
  signal n_69_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_69_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_69_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_69_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_700_gt_wrapper_i : STD_LOGIC;
  signal n_701_gt_wrapper_i : STD_LOGIC;
  signal n_702_gt_wrapper_i : STD_LOGIC;
  signal n_703_gt_wrapper_i : STD_LOGIC;
  signal n_704_gt_wrapper_i : STD_LOGIC;
  signal n_705_gt_wrapper_i : STD_LOGIC;
  signal n_706_gt_wrapper_i : STD_LOGIC;
  signal n_707_gt_wrapper_i : STD_LOGIC;
  signal n_708_gt_wrapper_i : STD_LOGIC;
  signal n_709_gt_wrapper_i : STD_LOGIC;
  signal n_70_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_70_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_70_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_70_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_710_gt_wrapper_i : STD_LOGIC;
  signal n_711_gt_wrapper_i : STD_LOGIC;
  signal n_712_gt_wrapper_i : STD_LOGIC;
  signal n_713_gt_wrapper_i : STD_LOGIC;
  signal n_714_gt_wrapper_i : STD_LOGIC;
  signal n_715_gt_wrapper_i : STD_LOGIC;
  signal n_716_gt_wrapper_i : STD_LOGIC;
  signal n_717_gt_wrapper_i : STD_LOGIC;
  signal n_718_gt_wrapper_i : STD_LOGIC;
  signal n_719_gt_wrapper_i : STD_LOGIC;
  signal n_71_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_71_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_71_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_71_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_72_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_72_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_72_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_72_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_73_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_73_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_73_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_73_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_74_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_74_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_74_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_74_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_75_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_75_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_75_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_75_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_76_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_76_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_76_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_76_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_77_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_77_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_77_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_77_core_reset_logic_i : STD_LOGIC;
  signal n_780_gt_wrapper_i : STD_LOGIC;
  signal n_782_gt_wrapper_i : STD_LOGIC;
  signal n_783_gt_wrapper_i : STD_LOGIC;
  signal n_784_gt_wrapper_i : STD_LOGIC;
  signal n_785_gt_wrapper_i : STD_LOGIC;
  signal n_786_gt_wrapper_i : STD_LOGIC;
  signal n_787_gt_wrapper_i : STD_LOGIC;
  signal n_788_gt_wrapper_i : STD_LOGIC;
  signal n_789_gt_wrapper_i : STD_LOGIC;
  signal n_78_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_78_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_78_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_78_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_790_gt_wrapper_i : STD_LOGIC;
  signal n_791_gt_wrapper_i : STD_LOGIC;
  signal n_792_gt_wrapper_i : STD_LOGIC;
  signal n_793_gt_wrapper_i : STD_LOGIC;
  signal n_794_gt_wrapper_i : STD_LOGIC;
  signal n_795_gt_wrapper_i : STD_LOGIC;
  signal n_796_gt_wrapper_i : STD_LOGIC;
  signal n_797_gt_wrapper_i : STD_LOGIC;
  signal n_798_gt_wrapper_i : STD_LOGIC;
  signal n_799_gt_wrapper_i : STD_LOGIC;
  signal n_79_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_79_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_79_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_79_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_800_gt_wrapper_i : STD_LOGIC;
  signal n_801_gt_wrapper_i : STD_LOGIC;
  signal n_802_gt_wrapper_i : STD_LOGIC;
  signal n_803_gt_wrapper_i : STD_LOGIC;
  signal n_804_gt_wrapper_i : STD_LOGIC;
  signal n_805_gt_wrapper_i : STD_LOGIC;
  signal n_808_gt_wrapper_i : STD_LOGIC;
  signal n_809_gt_wrapper_i : STD_LOGIC;
  signal n_80_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_80_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_80_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_80_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_810_gt_wrapper_i : STD_LOGIC;
  signal n_811_gt_wrapper_i : STD_LOGIC;
  signal n_812_gt_wrapper_i : STD_LOGIC;
  signal n_813_gt_wrapper_i : STD_LOGIC;
  signal n_814_gt_wrapper_i : STD_LOGIC;
  signal n_815_gt_wrapper_i : STD_LOGIC;
  signal n_816_gt_wrapper_i : STD_LOGIC;
  signal n_817_gt_wrapper_i : STD_LOGIC;
  signal n_818_gt_wrapper_i : STD_LOGIC;
  signal n_819_gt_wrapper_i : STD_LOGIC;
  signal n_81_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_81_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_81_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_81_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_820_gt_wrapper_i : STD_LOGIC;
  signal n_821_gt_wrapper_i : STD_LOGIC;
  signal n_822_gt_wrapper_i : STD_LOGIC;
  signal n_823_gt_wrapper_i : STD_LOGIC;
  signal n_824_gt_wrapper_i : STD_LOGIC;
  signal n_825_gt_wrapper_i : STD_LOGIC;
  signal n_826_gt_wrapper_i : STD_LOGIC;
  signal n_827_gt_wrapper_i : STD_LOGIC;
  signal n_828_gt_wrapper_i : STD_LOGIC;
  signal n_829_gt_wrapper_i : STD_LOGIC;
  signal n_82_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_82_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_82_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_82_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_830_gt_wrapper_i : STD_LOGIC;
  signal n_831_gt_wrapper_i : STD_LOGIC;
  signal n_832_gt_wrapper_i : STD_LOGIC;
  signal n_833_gt_wrapper_i : STD_LOGIC;
  signal n_834_gt_wrapper_i : STD_LOGIC;
  signal n_835_gt_wrapper_i : STD_LOGIC;
  signal n_836_gt_wrapper_i : STD_LOGIC;
  signal n_837_gt_wrapper_i : STD_LOGIC;
  signal n_838_gt_wrapper_i : STD_LOGIC;
  signal n_83_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_83_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_83_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_83_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_841_gt_wrapper_i : STD_LOGIC;
  signal n_842_gt_wrapper_i : STD_LOGIC;
  signal n_843_gt_wrapper_i : STD_LOGIC;
  signal n_844_gt_wrapper_i : STD_LOGIC;
  signal n_845_gt_wrapper_i : STD_LOGIC;
  signal n_846_gt_wrapper_i : STD_LOGIC;
  signal n_847_gt_wrapper_i : STD_LOGIC;
  signal n_848_gt_wrapper_i : STD_LOGIC;
  signal n_849_gt_wrapper_i : STD_LOGIC;
  signal n_84_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_84_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_84_aurora_8b10b_aurora_lane_4byte_2_i : STD_LOGIC;
  signal n_84_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_850_gt_wrapper_i : STD_LOGIC;
  signal n_851_gt_wrapper_i : STD_LOGIC;
  signal n_852_gt_wrapper_i : STD_LOGIC;
  signal n_853_gt_wrapper_i : STD_LOGIC;
  signal n_854_gt_wrapper_i : STD_LOGIC;
  signal n_855_gt_wrapper_i : STD_LOGIC;
  signal n_856_gt_wrapper_i : STD_LOGIC;
  signal n_857_gt_wrapper_i : STD_LOGIC;
  signal n_858_gt_wrapper_i : STD_LOGIC;
  signal n_859_gt_wrapper_i : STD_LOGIC;
  signal n_85_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_85_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_85_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_860_gt_wrapper_i : STD_LOGIC;
  signal n_861_gt_wrapper_i : STD_LOGIC;
  signal n_862_gt_wrapper_i : STD_LOGIC;
  signal n_863_gt_wrapper_i : STD_LOGIC;
  signal n_864_gt_wrapper_i : STD_LOGIC;
  signal n_865_gt_wrapper_i : STD_LOGIC;
  signal n_866_gt_wrapper_i : STD_LOGIC;
  signal n_867_gt_wrapper_i : STD_LOGIC;
  signal n_868_gt_wrapper_i : STD_LOGIC;
  signal n_869_gt_wrapper_i : STD_LOGIC;
  signal n_86_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_86_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_86_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_870_gt_wrapper_i : STD_LOGIC;
  signal n_871_gt_wrapper_i : STD_LOGIC;
  signal n_874_gt_wrapper_i : STD_LOGIC;
  signal n_875_gt_wrapper_i : STD_LOGIC;
  signal n_876_gt_wrapper_i : STD_LOGIC;
  signal n_877_gt_wrapper_i : STD_LOGIC;
  signal n_878_gt_wrapper_i : STD_LOGIC;
  signal n_879_gt_wrapper_i : STD_LOGIC;
  signal n_87_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_87_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_87_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_880_gt_wrapper_i : STD_LOGIC;
  signal n_881_gt_wrapper_i : STD_LOGIC;
  signal n_882_gt_wrapper_i : STD_LOGIC;
  signal n_883_gt_wrapper_i : STD_LOGIC;
  signal n_884_gt_wrapper_i : STD_LOGIC;
  signal n_885_gt_wrapper_i : STD_LOGIC;
  signal n_886_gt_wrapper_i : STD_LOGIC;
  signal n_887_gt_wrapper_i : STD_LOGIC;
  signal n_888_gt_wrapper_i : STD_LOGIC;
  signal n_889_gt_wrapper_i : STD_LOGIC;
  signal n_88_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_88_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_88_aurora_8b10b_aurora_lane_4byte_3_i : STD_LOGIC;
  signal n_890_gt_wrapper_i : STD_LOGIC;
  signal n_891_gt_wrapper_i : STD_LOGIC;
  signal n_892_gt_wrapper_i : STD_LOGIC;
  signal n_893_gt_wrapper_i : STD_LOGIC;
  signal n_894_gt_wrapper_i : STD_LOGIC;
  signal n_895_gt_wrapper_i : STD_LOGIC;
  signal n_896_gt_wrapper_i : STD_LOGIC;
  signal n_897_gt_wrapper_i : STD_LOGIC;
  signal n_898_gt_wrapper_i : STD_LOGIC;
  signal n_899_gt_wrapper_i : STD_LOGIC;
  signal n_89_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_89_aurora_8b10b_aurora_lane_4byte_1_i : STD_LOGIC;
  signal n_900_gt_wrapper_i : STD_LOGIC;
  signal n_901_gt_wrapper_i : STD_LOGIC;
  signal n_902_gt_wrapper_i : STD_LOGIC;
  signal n_903_gt_wrapper_i : STD_LOGIC;
  signal n_904_gt_wrapper_i : STD_LOGIC;
  signal n_907_gt_wrapper_i : STD_LOGIC;
  signal n_908_gt_wrapper_i : STD_LOGIC;
  signal n_909_gt_wrapper_i : STD_LOGIC;
  signal n_90_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_910_gt_wrapper_i : STD_LOGIC;
  signal n_911_gt_wrapper_i : STD_LOGIC;
  signal n_912_gt_wrapper_i : STD_LOGIC;
  signal n_913_gt_wrapper_i : STD_LOGIC;
  signal n_914_gt_wrapper_i : STD_LOGIC;
  signal n_915_gt_wrapper_i : STD_LOGIC;
  signal n_916_gt_wrapper_i : STD_LOGIC;
  signal n_917_gt_wrapper_i : STD_LOGIC;
  signal n_918_gt_wrapper_i : STD_LOGIC;
  signal n_919_gt_wrapper_i : STD_LOGIC;
  signal n_91_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_920_gt_wrapper_i : STD_LOGIC;
  signal n_921_gt_wrapper_i : STD_LOGIC;
  signal n_92_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_93_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_94_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_95_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_96_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_97_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_98_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal n_99_aurora_8b10b_aurora_lane_4byte_0_i : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal rx_scp_i : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rxfsm_data_valid_r : STD_LOGIC;
  signal soft_err_i : STD_LOGIC_VECTOR ( 0 to 7 );
  signal start_rx_i : STD_LOGIC;
  signal \^tx_lock\ : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 4 to 31 );
  signal tx_pe_data_r_10 : STD_LOGIC_VECTOR ( 4 to 31 );
  signal tx_pe_data_r_5 : STD_LOGIC_VECTOR ( 4 to 31 );
  signal \^tx_resetdone_out\ : STD_LOGIC;
begin
  CHANNEL_UP <= \^channel_up\;
  O220 <= \^o220\;
  lane_up(0 to 3) <= \^lane_up\(0 to 3);
  link_reset_out <= \^link_reset_out\;
  tx_lock <= \^tx_lock\;
  tx_resetdone_out <= \^tx_resetdone_out\;
aurora_8b10b_aurora_lane_4byte_0_i: entity work.aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE
    port map (
      D(2) => n_41_aurora_8b10b_aurora_lane_4byte_0_i,
      D(1) => n_42_aurora_8b10b_aurora_lane_4byte_0_i,
      D(0) => n_43_aurora_8b10b_aurora_lane_4byte_0_i,
      GEN_A(0) => gen_a_i(0),
      GEN_K(3) => gen_k_i(0),
      GEN_K(2) => gen_k_i(1),
      GEN_K(1) => gen_k_i(2),
      GEN_K(0) => gen_k_i(3),
      GEN_R(3) => gen_r_i(0),
      GEN_R(2) => gen_r_i(1),
      GEN_R(1) => gen_r_i(2),
      GEN_R(0) => gen_r_i(3),
      GEN_V(2) => gen_v_i(1),
      GEN_V(1) => gen_v_i(2),
      GEN_V(0) => gen_v_i(3),
      HARD_ERR(0) => hard_err_i(0),
      I1 => n_805_gt_wrapper_i,
      I10(8) => tx_pe_data_r_10(4),
      I10(7) => tx_pe_data_r_10(6),
      I10(6) => tx_pe_data_r_10(7),
      I10(5) => tx_pe_data_r_10(12),
      I10(4) => tx_pe_data_r_10(15),
      I10(3) => tx_pe_data_r_10(20),
      I10(2) => tx_pe_data_r_10(23),
      I10(1) => tx_pe_data_r_10(28),
      I10(0) => tx_pe_data_r_10(31),
      I11 => n_313_gt_wrapper_i,
      I12 => n_784_gt_wrapper_i,
      I13 => n_782_gt_wrapper_i,
      I14(3) => n_367_gt_wrapper_i,
      I14(2) => n_368_gt_wrapper_i,
      I14(1) => n_369_gt_wrapper_i,
      I14(0) => n_370_gt_wrapper_i,
      I15(7) => n_796_gt_wrapper_i,
      I15(6) => n_797_gt_wrapper_i,
      I15(5) => n_798_gt_wrapper_i,
      I15(4) => n_799_gt_wrapper_i,
      I15(3) => n_800_gt_wrapper_i,
      I15(2) => n_801_gt_wrapper_i,
      I15(1) => n_802_gt_wrapper_i,
      I15(0) => n_803_gt_wrapper_i,
      I16(7) => n_788_gt_wrapper_i,
      I16(6) => n_789_gt_wrapper_i,
      I16(5) => n_790_gt_wrapper_i,
      I16(4) => n_791_gt_wrapper_i,
      I16(3) => n_792_gt_wrapper_i,
      I16(2) => n_793_gt_wrapper_i,
      I16(1) => n_794_gt_wrapper_i,
      I16(0) => n_795_gt_wrapper_i,
      I17(7) => got_a_d_r0_18,
      I17(6) => n_808_gt_wrapper_i,
      I17(5) => n_809_gt_wrapper_i,
      I17(4) => n_810_gt_wrapper_i,
      I17(3) => n_811_gt_wrapper_i,
      I17(2) => n_812_gt_wrapper_i,
      I17(1) => n_813_gt_wrapper_i,
      I17(0) => n_814_gt_wrapper_i,
      I18 => n_785_gt_wrapper_i,
      I19 => n_783_gt_wrapper_i,
      I2 => n_804_gt_wrapper_i,
      I20 => n_786_gt_wrapper_i,
      I21 => n_787_gt_wrapper_i,
      I3 => n_3_aurora_8b10b_tx_stream_i,
      I4 => n_4_aurora_8b10b_tx_stream_i,
      I5 => n_914_gt_wrapper_i,
      I6 => n_915_gt_wrapper_i,
      I7(0) => got_a_i(14),
      I8(8) => tx_pe_data_r(4),
      I8(7) => tx_pe_data_r(6),
      I8(6) => tx_pe_data_r(7),
      I8(5) => tx_pe_data_r(12),
      I8(4) => tx_pe_data_r(15),
      I8(3) => tx_pe_data_r(20),
      I8(2) => tx_pe_data_r(23),
      I8(1) => tx_pe_data_r(28),
      I8(0) => tx_pe_data_r(31),
      I9(8) => tx_pe_data_r_5(4),
      I9(7) => tx_pe_data_r_5(6),
      I9(6) => tx_pe_data_r_5(7),
      I9(5) => tx_pe_data_r_5(12),
      I9(4) => tx_pe_data_r_5(15),
      I9(3) => tx_pe_data_r_5(20),
      I9(2) => tx_pe_data_r_5(23),
      I9(1) => tx_pe_data_r_5(28),
      I9(0) => tx_pe_data_r_5(31),
      LANE_UP(0) => \^lane_up\(0),
      O1 => n_21_aurora_8b10b_aurora_lane_4byte_0_i,
      O10(2) => n_50_aurora_8b10b_aurora_lane_4byte_0_i,
      O10(1) => n_51_aurora_8b10b_aurora_lane_4byte_0_i,
      O10(0) => n_52_aurora_8b10b_aurora_lane_4byte_0_i,
      O11(1) => n_53_aurora_8b10b_aurora_lane_4byte_0_i,
      O11(0) => n_54_aurora_8b10b_aurora_lane_4byte_0_i,
      O12(1) => n_55_aurora_8b10b_aurora_lane_4byte_0_i,
      O12(0) => n_56_aurora_8b10b_aurora_lane_4byte_0_i,
      O13(1) => n_57_aurora_8b10b_aurora_lane_4byte_0_i,
      O13(0) => n_58_aurora_8b10b_aurora_lane_4byte_0_i,
      O14(2) => n_59_aurora_8b10b_aurora_lane_4byte_0_i,
      O14(1) => n_60_aurora_8b10b_aurora_lane_4byte_0_i,
      O14(0) => n_61_aurora_8b10b_aurora_lane_4byte_0_i,
      O15(1) => n_62_aurora_8b10b_aurora_lane_4byte_0_i,
      O15(0) => n_63_aurora_8b10b_aurora_lane_4byte_0_i,
      O16(1) => n_64_aurora_8b10b_aurora_lane_4byte_0_i,
      O16(0) => n_65_aurora_8b10b_aurora_lane_4byte_0_i,
      O17(1) => n_66_aurora_8b10b_aurora_lane_4byte_0_i,
      O17(0) => n_67_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(7) => n_69_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(6) => n_70_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(5) => n_71_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(4) => n_72_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(3) => n_73_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(2) => n_74_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(1) => n_75_aurora_8b10b_aurora_lane_4byte_0_i,
      O18(0) => n_76_aurora_8b10b_aurora_lane_4byte_0_i,
      O19(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r\(0),
      O2 => n_29_aurora_8b10b_aurora_lane_4byte_0_i,
      O20(1) => rx_scp_i(0),
      O20(0) => rx_scp_i(4),
      O21(1) => soft_err_i(0),
      O21(0) => soft_err_i(1),
      O24(1 downto 0) => O24(1 downto 0),
      O25(1 downto 0) => O25(1 downto 0),
      O26(1 downto 0) => O26(1 downto 0),
      O27(1 downto 0) => O27(1 downto 0),
      O28(1 downto 0) => O28(1 downto 0),
      O29(1 downto 0) => O29(1 downto 0),
      O3 => n_31_aurora_8b10b_aurora_lane_4byte_0_i,
      O4 => n_33_aurora_8b10b_aurora_lane_4byte_0_i,
      O5 => n_34_aurora_8b10b_aurora_lane_4byte_0_i,
      O6 => n_36_aurora_8b10b_aurora_lane_4byte_0_i,
      O7(1) => n_44_aurora_8b10b_aurora_lane_4byte_0_i,
      O7(0) => n_45_aurora_8b10b_aurora_lane_4byte_0_i,
      O8(1) => n_46_aurora_8b10b_aurora_lane_4byte_0_i,
      O8(0) => n_47_aurora_8b10b_aurora_lane_4byte_0_i,
      O9(1) => n_48_aurora_8b10b_aurora_lane_4byte_0_i,
      O9(0) => n_49_aurora_8b10b_aurora_lane_4byte_0_i,
      Q(3) => got_a_i(0),
      Q(2) => got_a_i(1),
      Q(1) => got_a_i(2),
      Q(0) => got_a_i(3),
      RESET_LANES(0) => reset_lanes_i(0),
      RXCHARISK(3) => n_371_gt_wrapper_i,
      RXCHARISK(2) => n_372_gt_wrapper_i,
      RXCHARISK(1) => n_373_gt_wrapper_i,
      RXCHARISK(0) => n_374_gt_wrapper_i,
      RXDATA(31) => n_335_gt_wrapper_i,
      RXDATA(30) => n_336_gt_wrapper_i,
      RXDATA(29) => n_337_gt_wrapper_i,
      RXDATA(28) => n_338_gt_wrapper_i,
      RXDATA(27) => n_339_gt_wrapper_i,
      RXDATA(26) => n_340_gt_wrapper_i,
      RXDATA(25) => n_341_gt_wrapper_i,
      RXDATA(24) => n_342_gt_wrapper_i,
      RXDATA(23) => n_343_gt_wrapper_i,
      RXDATA(22) => n_344_gt_wrapper_i,
      RXDATA(21) => n_345_gt_wrapper_i,
      RXDATA(20) => n_346_gt_wrapper_i,
      RXDATA(19) => n_347_gt_wrapper_i,
      RXDATA(18) => n_348_gt_wrapper_i,
      RXDATA(17) => n_349_gt_wrapper_i,
      RXDATA(16) => n_350_gt_wrapper_i,
      RXDATA(15) => n_351_gt_wrapper_i,
      RXDATA(14) => n_352_gt_wrapper_i,
      RXDATA(13) => n_353_gt_wrapper_i,
      RXDATA(12) => n_354_gt_wrapper_i,
      RXDATA(11) => n_355_gt_wrapper_i,
      RXDATA(10) => n_356_gt_wrapper_i,
      RXDATA(9) => n_357_gt_wrapper_i,
      RXDATA(8) => n_358_gt_wrapper_i,
      RXDATA(7) => n_359_gt_wrapper_i,
      RXDATA(6) => n_360_gt_wrapper_i,
      RXDATA(5) => n_361_gt_wrapper_i,
      RXDATA(4) => n_362_gt_wrapper_i,
      RXDATA(3) => n_363_gt_wrapper_i,
      RXDATA(2) => n_364_gt_wrapper_i,
      RXDATA(1) => n_365_gt_wrapper_i,
      RXDATA(0) => n_366_gt_wrapper_i,
      TXCHARISK(3) => n_23_aurora_8b10b_aurora_lane_4byte_0_i,
      TXCHARISK(2) => n_24_aurora_8b10b_aurora_lane_4byte_0_i,
      TXCHARISK(1) => n_25_aurora_8b10b_aurora_lane_4byte_0_i,
      TXCHARISK(0) => n_26_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(31) => n_78_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(30) => n_79_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(29) => n_80_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(28) => n_81_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(27) => n_82_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(26) => n_83_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(25) => n_84_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(24) => n_85_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(23) => n_86_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(22) => n_87_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(21) => n_88_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(20) => n_89_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(19) => n_90_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(18) => n_91_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(17) => n_92_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(16) => n_93_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(15) => n_94_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(14) => n_95_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(13) => n_96_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(12) => n_97_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(11) => n_98_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(10) => n_99_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(9) => n_100_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(8) => n_101_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(7) => n_102_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(6) => n_103_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(5) => n_104_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(4) => n_105_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(3) => n_106_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(2) => n_107_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(1) => n_108_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(0) => n_109_aurora_8b10b_aurora_lane_4byte_0_i,
      consecutive_commas_r => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r\,
      first_v_received_r => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r\,
      gen_cc_i => gen_cc_i,
      gen_cc_r => \aurora_8b10b_sym_gen_4byte_i/gen_cc_r\,
      gen_scp_i => gen_scp_i,
      got_v_i(0) => got_v_i(0),
      hard_err_gt0 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_19\,
      infinite_frame_started_r => infinite_frame_started_r,
      init_clk_in => init_clk_in,
      link_reset_lane0_i => link_reset_lane0_i,
      m_axi_rx_tdata(31) => m_axi_rx_tdata(0),
      m_axi_rx_tdata(30) => m_axi_rx_tdata(1),
      m_axi_rx_tdata(29) => m_axi_rx_tdata(2),
      m_axi_rx_tdata(28) => m_axi_rx_tdata(3),
      m_axi_rx_tdata(27) => m_axi_rx_tdata(4),
      m_axi_rx_tdata(26) => m_axi_rx_tdata(5),
      m_axi_rx_tdata(25) => m_axi_rx_tdata(6),
      m_axi_rx_tdata(24) => m_axi_rx_tdata(7),
      m_axi_rx_tdata(23) => m_axi_rx_tdata(8),
      m_axi_rx_tdata(22) => m_axi_rx_tdata(9),
      m_axi_rx_tdata(21) => m_axi_rx_tdata(10),
      m_axi_rx_tdata(20) => m_axi_rx_tdata(11),
      m_axi_rx_tdata(19) => m_axi_rx_tdata(12),
      m_axi_rx_tdata(18) => m_axi_rx_tdata(13),
      m_axi_rx_tdata(17) => m_axi_rx_tdata(14),
      m_axi_rx_tdata(16) => m_axi_rx_tdata(15),
      m_axi_rx_tdata(15) => m_axi_rx_tdata(64),
      m_axi_rx_tdata(14) => m_axi_rx_tdata(65),
      m_axi_rx_tdata(13) => m_axi_rx_tdata(66),
      m_axi_rx_tdata(12) => m_axi_rx_tdata(67),
      m_axi_rx_tdata(11) => m_axi_rx_tdata(68),
      m_axi_rx_tdata(10) => m_axi_rx_tdata(69),
      m_axi_rx_tdata(9) => m_axi_rx_tdata(70),
      m_axi_rx_tdata(8) => m_axi_rx_tdata(71),
      m_axi_rx_tdata(7) => m_axi_rx_tdata(72),
      m_axi_rx_tdata(6) => m_axi_rx_tdata(73),
      m_axi_rx_tdata(5) => m_axi_rx_tdata(74),
      m_axi_rx_tdata(4) => m_axi_rx_tdata(75),
      m_axi_rx_tdata(3) => m_axi_rx_tdata(76),
      m_axi_rx_tdata(2) => m_axi_rx_tdata(77),
      m_axi_rx_tdata(1) => m_axi_rx_tdata(78),
      m_axi_rx_tdata(0) => m_axi_rx_tdata(79),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      ready_r => \aurora_8b10b_lane_init_sm_4byte_i/ready_r\,
      s_axi_tx_tdata(31) => s_axi_tx_tdata(0),
      s_axi_tx_tdata(30) => s_axi_tx_tdata(1),
      s_axi_tx_tdata(29) => s_axi_tx_tdata(2),
      s_axi_tx_tdata(28) => s_axi_tx_tdata(3),
      s_axi_tx_tdata(27) => s_axi_tx_tdata(4),
      s_axi_tx_tdata(26) => s_axi_tx_tdata(5),
      s_axi_tx_tdata(25) => s_axi_tx_tdata(6),
      s_axi_tx_tdata(24) => s_axi_tx_tdata(7),
      s_axi_tx_tdata(23) => s_axi_tx_tdata(8),
      s_axi_tx_tdata(22) => s_axi_tx_tdata(9),
      s_axi_tx_tdata(21) => s_axi_tx_tdata(10),
      s_axi_tx_tdata(20) => s_axi_tx_tdata(11),
      s_axi_tx_tdata(19) => s_axi_tx_tdata(12),
      s_axi_tx_tdata(18) => s_axi_tx_tdata(13),
      s_axi_tx_tdata(17) => s_axi_tx_tdata(14),
      s_axi_tx_tdata(16) => s_axi_tx_tdata(15),
      s_axi_tx_tdata(15) => s_axi_tx_tdata(64),
      s_axi_tx_tdata(14) => s_axi_tx_tdata(65),
      s_axi_tx_tdata(13) => s_axi_tx_tdata(66),
      s_axi_tx_tdata(12) => s_axi_tx_tdata(67),
      s_axi_tx_tdata(11) => s_axi_tx_tdata(68),
      s_axi_tx_tdata(10) => s_axi_tx_tdata(69),
      s_axi_tx_tdata(9) => s_axi_tx_tdata(70),
      s_axi_tx_tdata(8) => s_axi_tx_tdata(71),
      s_axi_tx_tdata(7) => s_axi_tx_tdata(72),
      s_axi_tx_tdata(6) => s_axi_tx_tdata(73),
      s_axi_tx_tdata(5) => s_axi_tx_tdata(74),
      s_axi_tx_tdata(4) => s_axi_tx_tdata(75),
      s_axi_tx_tdata(3) => s_axi_tx_tdata(76),
      s_axi_tx_tdata(2) => s_axi_tx_tdata(77),
      s_axi_tx_tdata(1) => s_axi_tx_tdata(78),
      s_axi_tx_tdata(0) => s_axi_tx_tdata(79),
      s_out_d1_cdc_to_21 => s_out_d1_cdc_to_21,
      s_out_d2_22 => s_out_d2_22,
      s_out_d3_23 => s_out_d3_23,
      s_out_d4_24 => s_out_d4_24,
      s_out_d5_25 => s_out_d5_25,
      s_out_d6_26 => s_out_d6_26,
      s_out_d7_27 => s_out_d7_27,
      user_clk => user_clk
    );
aurora_8b10b_aurora_lane_4byte_1_i: entity work.aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_0
    port map (
      D(0) => \^lane_up\(1),
      I1(2) => got_v_i(0),
      I1(1) => got_v_i(2),
      I1(0) => got_v_i(3),
      I10 => n_31_aurora_8b10b_aurora_lane_4byte_0_i,
      I11 => n_433_gt_wrapper_i,
      I12 => n_817_gt_wrapper_i,
      I13 => n_815_gt_wrapper_i,
      I14(3) => n_482_gt_wrapper_i,
      I14(2) => n_483_gt_wrapper_i,
      I14(1) => n_484_gt_wrapper_i,
      I14(0) => n_485_gt_wrapper_i,
      I15(2) => gen_v_i(5),
      I15(1) => gen_v_i(6),
      I15(0) => gen_v_i(7),
      I16(3) => gen_r_i(4),
      I16(2) => gen_r_i(5),
      I16(1) => gen_r_i(6),
      I16(0) => gen_r_i(7),
      I17(3) => gen_k_i(4),
      I17(2) => gen_k_i(5),
      I17(1) => gen_k_i(6),
      I17(0) => gen_k_i(7),
      I18(2) => n_41_aurora_8b10b_aurora_lane_4byte_0_i,
      I18(1) => n_42_aurora_8b10b_aurora_lane_4byte_0_i,
      I18(0) => n_43_aurora_8b10b_aurora_lane_4byte_0_i,
      I19(1) => n_44_aurora_8b10b_aurora_lane_4byte_0_i,
      I19(0) => n_45_aurora_8b10b_aurora_lane_4byte_0_i,
      I2 => n_838_gt_wrapper_i,
      I20(1) => n_46_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(0) => n_47_aurora_8b10b_aurora_lane_4byte_0_i,
      I21(1) => n_48_aurora_8b10b_aurora_lane_4byte_0_i,
      I21(0) => n_49_aurora_8b10b_aurora_lane_4byte_0_i,
      I22(7) => n_829_gt_wrapper_i,
      I22(6) => n_830_gt_wrapper_i,
      I22(5) => n_831_gt_wrapper_i,
      I22(4) => n_832_gt_wrapper_i,
      I22(3) => n_833_gt_wrapper_i,
      I22(2) => n_834_gt_wrapper_i,
      I22(1) => n_835_gt_wrapper_i,
      I22(0) => n_836_gt_wrapper_i,
      I23(7) => n_821_gt_wrapper_i,
      I23(6) => n_822_gt_wrapper_i,
      I23(5) => n_823_gt_wrapper_i,
      I23(4) => n_824_gt_wrapper_i,
      I23(3) => n_825_gt_wrapper_i,
      I23(2) => n_826_gt_wrapper_i,
      I23(1) => n_827_gt_wrapper_i,
      I23(0) => n_828_gt_wrapper_i,
      I24(7) => got_a_d_r0_16,
      I24(6) => n_841_gt_wrapper_i,
      I24(5) => n_842_gt_wrapper_i,
      I24(4) => n_843_gt_wrapper_i,
      I24(3) => n_844_gt_wrapper_i,
      I24(2) => n_845_gt_wrapper_i,
      I24(1) => n_846_gt_wrapper_i,
      I24(0) => n_847_gt_wrapper_i,
      I25 => n_818_gt_wrapper_i,
      I26 => n_816_gt_wrapper_i,
      I27 => n_819_gt_wrapper_i,
      I28 => n_820_gt_wrapper_i,
      I3 => n_837_gt_wrapper_i,
      I4 => n_916_gt_wrapper_i,
      I5 => n_917_gt_wrapper_i,
      I6 => n_35_aurora_8b10b_aurora_lane_4byte_3_i,
      I7 => n_36_aurora_8b10b_aurora_lane_4byte_3_i,
      I8 => n_36_aurora_8b10b_aurora_lane_4byte_0_i,
      I9 => n_32_aurora_8b10b_aurora_lane_4byte_2_i,
      O1 => n_21_aurora_8b10b_aurora_lane_4byte_1_i,
      O10(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_0\(0),
      O11(1) => soft_err_i(2),
      O11(0) => soft_err_i(3),
      O2 => n_26_aurora_8b10b_aurora_lane_4byte_1_i,
      O20(0) => rx_scp_i(4),
      O3 => n_28_aurora_8b10b_aurora_lane_4byte_1_i,
      O30(1 downto 0) => O30(1 downto 0),
      O31(1 downto 0) => O31(1 downto 0),
      O32(1 downto 0) => O32(1 downto 0),
      O33(1 downto 0) => O33(1 downto 0),
      O34(1 downto 0) => O34(1 downto 0),
      O35(1 downto 0) => O35(1 downto 0),
      O4 => n_29_aurora_8b10b_aurora_lane_4byte_1_i,
      O5 => n_35_aurora_8b10b_aurora_lane_4byte_1_i,
      O6(0) => rx_scp_i(1),
      O7(8) => tx_pe_data_r(4),
      O7(7) => tx_pe_data_r(6),
      O7(6) => tx_pe_data_r(7),
      O7(5) => tx_pe_data_r(12),
      O7(4) => tx_pe_data_r(15),
      O7(3) => tx_pe_data_r(20),
      O7(2) => tx_pe_data_r(23),
      O7(1) => tx_pe_data_r(28),
      O7(0) => tx_pe_data_r(31),
      O8(0) => hard_err_i(1),
      O9(7) => n_47_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(6) => n_48_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(5) => n_49_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(4) => n_50_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(3) => n_51_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(2) => n_52_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(1) => n_53_aurora_8b10b_aurora_lane_4byte_1_i,
      O9(0) => n_54_aurora_8b10b_aurora_lane_4byte_1_i,
      Q(3) => got_a_i(4),
      Q(2) => got_a_i(5),
      Q(1) => got_a_i(6),
      Q(0) => got_a_i(7),
      RXCHARISK(3) => n_486_gt_wrapper_i,
      RXCHARISK(2) => n_487_gt_wrapper_i,
      RXCHARISK(1) => n_488_gt_wrapper_i,
      RXCHARISK(0) => n_489_gt_wrapper_i,
      RXDATA(31) => n_450_gt_wrapper_i,
      RXDATA(30) => n_451_gt_wrapper_i,
      RXDATA(29) => n_452_gt_wrapper_i,
      RXDATA(28) => n_453_gt_wrapper_i,
      RXDATA(27) => n_454_gt_wrapper_i,
      RXDATA(26) => n_455_gt_wrapper_i,
      RXDATA(25) => n_456_gt_wrapper_i,
      RXDATA(24) => n_457_gt_wrapper_i,
      RXDATA(23) => n_458_gt_wrapper_i,
      RXDATA(22) => n_459_gt_wrapper_i,
      RXDATA(21) => n_460_gt_wrapper_i,
      RXDATA(20) => n_461_gt_wrapper_i,
      RXDATA(19) => n_462_gt_wrapper_i,
      RXDATA(18) => n_463_gt_wrapper_i,
      RXDATA(17) => n_464_gt_wrapper_i,
      RXDATA(16) => n_465_gt_wrapper_i,
      RXDATA(15) => n_466_gt_wrapper_i,
      RXDATA(14) => n_467_gt_wrapper_i,
      RXDATA(13) => n_468_gt_wrapper_i,
      RXDATA(12) => n_469_gt_wrapper_i,
      RXDATA(11) => n_470_gt_wrapper_i,
      RXDATA(10) => n_471_gt_wrapper_i,
      RXDATA(9) => n_472_gt_wrapper_i,
      RXDATA(8) => n_473_gt_wrapper_i,
      RXDATA(7) => n_474_gt_wrapper_i,
      RXDATA(6) => n_475_gt_wrapper_i,
      RXDATA(5) => n_476_gt_wrapper_i,
      RXDATA(4) => n_477_gt_wrapper_i,
      RXDATA(3) => n_478_gt_wrapper_i,
      RXDATA(2) => n_479_gt_wrapper_i,
      RXDATA(1) => n_480_gt_wrapper_i,
      RXDATA(0) => n_481_gt_wrapper_i,
      TXCHARISK(2) => n_23_aurora_8b10b_aurora_lane_4byte_1_i,
      TXCHARISK(1) => n_24_aurora_8b10b_aurora_lane_4byte_1_i,
      TXCHARISK(0) => n_25_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(31) => n_58_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(30) => n_59_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(29) => n_60_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(28) => n_61_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(27) => n_62_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(26) => n_63_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(25) => n_64_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(24) => n_65_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(23) => n_66_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(22) => n_67_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(21) => n_68_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(20) => n_69_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(19) => n_70_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(18) => n_71_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(17) => n_72_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(16) => n_73_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(15) => n_74_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(14) => n_75_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(13) => n_76_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(12) => n_77_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(11) => n_78_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(10) => n_79_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(9) => n_80_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(8) => n_81_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(7) => n_82_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(6) => n_83_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(5) => n_84_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(4) => n_85_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(3) => n_86_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(2) => n_87_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(1) => n_88_aurora_8b10b_aurora_lane_4byte_1_i,
      TXDATA(0) => n_89_aurora_8b10b_aurora_lane_4byte_1_i,
      all_lanes_v_c => \channel_init_sm_i/all_lanes_v_c\,
      consecutive_commas_r => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_2\,
      first_v_received_r => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_1\,
      gen_a_i(0) => gen_a_i(1),
      gen_cc_r => \aurora_8b10b_sym_gen_4byte_i/gen_cc_r\,
      good_as_r0 => \channel_init_sm_i/good_as_r0\,
      got_a_i(7) => got_a_i(0),
      got_a_i(6) => got_a_i(3),
      got_a_i(5) => got_a_i(8),
      got_a_i(4) => got_a_i(9),
      got_a_i(3) => got_a_i(10),
      got_a_i(2) => got_a_i(11),
      got_a_i(1) => got_a_i(12),
      got_a_i(0) => got_a_i(15),
      hard_err_gt0 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_17\,
      infinite_frame_started_r => infinite_frame_started_r,
      init_clk_in => init_clk_in,
      link_reset_lane0_i => link_reset_lane0_i,
      link_reset_lane2_i => link_reset_lane2_i,
      link_reset_lane3_i => link_reset_lane3_i,
      link_reset_out => \^link_reset_out\,
      m_axi_rx_tdata(31) => m_axi_rx_tdata(16),
      m_axi_rx_tdata(30) => m_axi_rx_tdata(17),
      m_axi_rx_tdata(29) => m_axi_rx_tdata(18),
      m_axi_rx_tdata(28) => m_axi_rx_tdata(19),
      m_axi_rx_tdata(27) => m_axi_rx_tdata(20),
      m_axi_rx_tdata(26) => m_axi_rx_tdata(21),
      m_axi_rx_tdata(25) => m_axi_rx_tdata(22),
      m_axi_rx_tdata(24) => m_axi_rx_tdata(23),
      m_axi_rx_tdata(23) => m_axi_rx_tdata(24),
      m_axi_rx_tdata(22) => m_axi_rx_tdata(25),
      m_axi_rx_tdata(21) => m_axi_rx_tdata(26),
      m_axi_rx_tdata(20) => m_axi_rx_tdata(27),
      m_axi_rx_tdata(19) => m_axi_rx_tdata(28),
      m_axi_rx_tdata(18) => m_axi_rx_tdata(29),
      m_axi_rx_tdata(17) => m_axi_rx_tdata(30),
      m_axi_rx_tdata(16) => m_axi_rx_tdata(31),
      m_axi_rx_tdata(15) => m_axi_rx_tdata(80),
      m_axi_rx_tdata(14) => m_axi_rx_tdata(81),
      m_axi_rx_tdata(13) => m_axi_rx_tdata(82),
      m_axi_rx_tdata(12) => m_axi_rx_tdata(83),
      m_axi_rx_tdata(11) => m_axi_rx_tdata(84),
      m_axi_rx_tdata(10) => m_axi_rx_tdata(85),
      m_axi_rx_tdata(9) => m_axi_rx_tdata(86),
      m_axi_rx_tdata(8) => m_axi_rx_tdata(87),
      m_axi_rx_tdata(7) => m_axi_rx_tdata(88),
      m_axi_rx_tdata(6) => m_axi_rx_tdata(89),
      m_axi_rx_tdata(5) => m_axi_rx_tdata(90),
      m_axi_rx_tdata(4) => m_axi_rx_tdata(91),
      m_axi_rx_tdata(3) => m_axi_rx_tdata(92),
      m_axi_rx_tdata(2) => m_axi_rx_tdata(93),
      m_axi_rx_tdata(1) => m_axi_rx_tdata(94),
      m_axi_rx_tdata(0) => m_axi_rx_tdata(95),
      ready_r => \aurora_8b10b_lane_init_sm_4byte_i/ready_r_3\,
      reset_lanes_i(0) => reset_lanes_i(1),
      s_axi_tx_tdata(31) => s_axi_tx_tdata(16),
      s_axi_tx_tdata(30) => s_axi_tx_tdata(17),
      s_axi_tx_tdata(29) => s_axi_tx_tdata(18),
      s_axi_tx_tdata(28) => s_axi_tx_tdata(19),
      s_axi_tx_tdata(27) => s_axi_tx_tdata(20),
      s_axi_tx_tdata(26) => s_axi_tx_tdata(21),
      s_axi_tx_tdata(25) => s_axi_tx_tdata(22),
      s_axi_tx_tdata(24) => s_axi_tx_tdata(23),
      s_axi_tx_tdata(23) => s_axi_tx_tdata(24),
      s_axi_tx_tdata(22) => s_axi_tx_tdata(25),
      s_axi_tx_tdata(21) => s_axi_tx_tdata(26),
      s_axi_tx_tdata(20) => s_axi_tx_tdata(27),
      s_axi_tx_tdata(19) => s_axi_tx_tdata(28),
      s_axi_tx_tdata(18) => s_axi_tx_tdata(29),
      s_axi_tx_tdata(17) => s_axi_tx_tdata(30),
      s_axi_tx_tdata(16) => s_axi_tx_tdata(31),
      s_axi_tx_tdata(15) => s_axi_tx_tdata(80),
      s_axi_tx_tdata(14) => s_axi_tx_tdata(81),
      s_axi_tx_tdata(13) => s_axi_tx_tdata(82),
      s_axi_tx_tdata(12) => s_axi_tx_tdata(83),
      s_axi_tx_tdata(11) => s_axi_tx_tdata(84),
      s_axi_tx_tdata(10) => s_axi_tx_tdata(85),
      s_axi_tx_tdata(9) => s_axi_tx_tdata(86),
      s_axi_tx_tdata(8) => s_axi_tx_tdata(87),
      s_axi_tx_tdata(7) => s_axi_tx_tdata(88),
      s_axi_tx_tdata(6) => s_axi_tx_tdata(89),
      s_axi_tx_tdata(5) => s_axi_tx_tdata(90),
      s_axi_tx_tdata(4) => s_axi_tx_tdata(91),
      s_axi_tx_tdata(3) => s_axi_tx_tdata(92),
      s_axi_tx_tdata(2) => s_axi_tx_tdata(93),
      s_axi_tx_tdata(1) => s_axi_tx_tdata(94),
      s_axi_tx_tdata(0) => s_axi_tx_tdata(95),
      s_out_d1_cdc_to_28 => s_out_d1_cdc_to_28,
      s_out_d2_29 => s_out_d2_29,
      s_out_d3_30 => s_out_d3_30,
      s_out_d4_31 => s_out_d4_31,
      s_out_d5_32 => s_out_d5_32,
      s_out_d6_33 => s_out_d6_33,
      s_out_d7_34 => s_out_d7_34,
      start_rx_i => start_rx_i,
      user_clk => user_clk
    );
aurora_8b10b_aurora_lane_4byte_2_i: entity work.aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_1
    port map (
      D(0) => \^lane_up\(2),
      I1(0) => got_v_i(2),
      I10 => n_850_gt_wrapper_i,
      I11 => n_848_gt_wrapper_i,
      I12(3) => n_597_gt_wrapper_i,
      I12(2) => n_598_gt_wrapper_i,
      I12(1) => n_599_gt_wrapper_i,
      I12(0) => n_600_gt_wrapper_i,
      I13(2) => gen_v_i(9),
      I13(1) => gen_v_i(10),
      I13(0) => gen_v_i(11),
      I14(3) => gen_r_i(8),
      I14(2) => gen_r_i(9),
      I14(1) => gen_r_i(10),
      I14(0) => gen_r_i(11),
      I15(3) => gen_k_i(8),
      I15(2) => gen_k_i(9),
      I15(1) => gen_k_i(10),
      I15(0) => gen_k_i(11),
      I16(2) => n_50_aurora_8b10b_aurora_lane_4byte_0_i,
      I16(1) => n_51_aurora_8b10b_aurora_lane_4byte_0_i,
      I16(0) => n_52_aurora_8b10b_aurora_lane_4byte_0_i,
      I17(1) => n_53_aurora_8b10b_aurora_lane_4byte_0_i,
      I17(0) => n_54_aurora_8b10b_aurora_lane_4byte_0_i,
      I18(1) => n_55_aurora_8b10b_aurora_lane_4byte_0_i,
      I18(0) => n_56_aurora_8b10b_aurora_lane_4byte_0_i,
      I19(1) => n_57_aurora_8b10b_aurora_lane_4byte_0_i,
      I19(0) => n_58_aurora_8b10b_aurora_lane_4byte_0_i,
      I2 => n_871_gt_wrapper_i,
      I20(7) => n_862_gt_wrapper_i,
      I20(6) => n_863_gt_wrapper_i,
      I20(5) => n_864_gt_wrapper_i,
      I20(4) => n_865_gt_wrapper_i,
      I20(3) => n_866_gt_wrapper_i,
      I20(2) => n_867_gt_wrapper_i,
      I20(1) => n_868_gt_wrapper_i,
      I20(0) => n_869_gt_wrapper_i,
      I21(7) => n_854_gt_wrapper_i,
      I21(6) => n_855_gt_wrapper_i,
      I21(5) => n_856_gt_wrapper_i,
      I21(4) => n_857_gt_wrapper_i,
      I21(3) => n_858_gt_wrapper_i,
      I21(2) => n_859_gt_wrapper_i,
      I21(1) => n_860_gt_wrapper_i,
      I21(0) => n_861_gt_wrapper_i,
      I22(7) => got_a_d_r0_14,
      I22(6) => n_874_gt_wrapper_i,
      I22(5) => n_875_gt_wrapper_i,
      I22(4) => n_876_gt_wrapper_i,
      I22(3) => n_877_gt_wrapper_i,
      I22(2) => n_878_gt_wrapper_i,
      I22(1) => n_879_gt_wrapper_i,
      I22(0) => n_880_gt_wrapper_i,
      I23 => n_851_gt_wrapper_i,
      I24 => n_849_gt_wrapper_i,
      I25 => n_852_gt_wrapper_i,
      I26 => n_853_gt_wrapper_i,
      I3 => n_870_gt_wrapper_i,
      I4 => n_918_gt_wrapper_i,
      I5 => n_919_gt_wrapper_i,
      I6(3) => rx_scp_i(0),
      I6(2) => rx_scp_i(1),
      I6(1) => rx_scp_i(3),
      I6(0) => rx_scp_i(7),
      I7(2) => \^lane_up\(0),
      I7(1) => \^lane_up\(1),
      I7(0) => \^lane_up\(3),
      I8 => n_31_aurora_8b10b_aurora_lane_4byte_0_i,
      I9 => n_548_gt_wrapper_i,
      O1 => n_21_aurora_8b10b_aurora_lane_4byte_2_i,
      O10(3) => got_a_i(8),
      O10(2) => got_a_i(9),
      O10(1) => got_a_i(10),
      O10(0) => got_a_i(11),
      O11(1) => soft_err_i(4),
      O11(0) => soft_err_i(5),
      O2 => n_28_aurora_8b10b_aurora_lane_4byte_2_i,
      O3 => n_30_aurora_8b10b_aurora_lane_4byte_2_i,
      O36(1 downto 0) => O36(1 downto 0),
      O37(1 downto 0) => O37(1 downto 0),
      O38(1 downto 0) => O38(1 downto 0),
      O39(1 downto 0) => O39(1 downto 0),
      O4 => n_31_aurora_8b10b_aurora_lane_4byte_2_i,
      O40(1 downto 0) => O40(1 downto 0),
      O41(1 downto 0) => O41(1 downto 0),
      O5 => n_32_aurora_8b10b_aurora_lane_4byte_2_i,
      O6 => n_33_aurora_8b10b_aurora_lane_4byte_2_i,
      O7(0) => hard_err_i(2),
      O8(7) => n_44_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(6) => n_45_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(5) => n_46_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(4) => n_47_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(3) => n_48_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(2) => n_49_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(1) => n_50_aurora_8b10b_aurora_lane_4byte_2_i,
      O8(0) => n_51_aurora_8b10b_aurora_lane_4byte_2_i,
      O9(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_4\(0),
      Q(8) => tx_pe_data_r_5(4),
      Q(7) => tx_pe_data_r_5(6),
      Q(6) => tx_pe_data_r_5(7),
      Q(5) => tx_pe_data_r_5(12),
      Q(4) => tx_pe_data_r_5(15),
      Q(3) => tx_pe_data_r_5(20),
      Q(2) => tx_pe_data_r_5(23),
      Q(1) => tx_pe_data_r_5(28),
      Q(0) => tx_pe_data_r_5(31),
      RXCHARISK(3) => n_601_gt_wrapper_i,
      RXCHARISK(2) => n_602_gt_wrapper_i,
      RXCHARISK(1) => n_603_gt_wrapper_i,
      RXCHARISK(0) => n_604_gt_wrapper_i,
      RXDATA(31) => n_565_gt_wrapper_i,
      RXDATA(30) => n_566_gt_wrapper_i,
      RXDATA(29) => n_567_gt_wrapper_i,
      RXDATA(28) => n_568_gt_wrapper_i,
      RXDATA(27) => n_569_gt_wrapper_i,
      RXDATA(26) => n_570_gt_wrapper_i,
      RXDATA(25) => n_571_gt_wrapper_i,
      RXDATA(24) => n_572_gt_wrapper_i,
      RXDATA(23) => n_573_gt_wrapper_i,
      RXDATA(22) => n_574_gt_wrapper_i,
      RXDATA(21) => n_575_gt_wrapper_i,
      RXDATA(20) => n_576_gt_wrapper_i,
      RXDATA(19) => n_577_gt_wrapper_i,
      RXDATA(18) => n_578_gt_wrapper_i,
      RXDATA(17) => n_579_gt_wrapper_i,
      RXDATA(16) => n_580_gt_wrapper_i,
      RXDATA(15) => n_581_gt_wrapper_i,
      RXDATA(14) => n_582_gt_wrapper_i,
      RXDATA(13) => n_583_gt_wrapper_i,
      RXDATA(12) => n_584_gt_wrapper_i,
      RXDATA(11) => n_585_gt_wrapper_i,
      RXDATA(10) => n_586_gt_wrapper_i,
      RXDATA(9) => n_587_gt_wrapper_i,
      RXDATA(8) => n_588_gt_wrapper_i,
      RXDATA(7) => n_589_gt_wrapper_i,
      RXDATA(6) => n_590_gt_wrapper_i,
      RXDATA(5) => n_591_gt_wrapper_i,
      RXDATA(4) => n_592_gt_wrapper_i,
      RXDATA(3) => n_593_gt_wrapper_i,
      RXDATA(2) => n_594_gt_wrapper_i,
      RXDATA(1) => n_595_gt_wrapper_i,
      RXDATA(0) => n_596_gt_wrapper_i,
      TXCHARISK(2) => n_23_aurora_8b10b_aurora_lane_4byte_2_i,
      TXCHARISK(1) => n_24_aurora_8b10b_aurora_lane_4byte_2_i,
      TXCHARISK(0) => n_25_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(31) => n_53_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(30) => n_54_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(29) => n_55_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(28) => n_56_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(27) => n_57_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(26) => n_58_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(25) => n_59_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(24) => n_60_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(23) => n_61_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(22) => n_62_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(21) => n_63_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(20) => n_64_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(19) => n_65_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(18) => n_66_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(17) => n_67_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(16) => n_68_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(15) => n_69_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(14) => n_70_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(13) => n_71_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(12) => n_72_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(11) => n_73_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(10) => n_74_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(9) => n_75_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(8) => n_76_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(7) => n_77_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(6) => n_78_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(5) => n_79_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(4) => n_80_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(3) => n_81_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(2) => n_82_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(1) => n_83_aurora_8b10b_aurora_lane_4byte_2_i,
      TXDATA(0) => n_84_aurora_8b10b_aurora_lane_4byte_2_i,
      consecutive_commas_r => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_7\,
      first_v_received_r => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_6\,
      gen_a_i(0) => gen_a_i(2),
      gen_cc_r => \aurora_8b10b_sym_gen_4byte_i/gen_cc_r\,
      hard_err_gt0 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_15\,
      init_clk_in => init_clk_in,
      link_reset_lane2_i => link_reset_lane2_i,
      m_axi_rx_tdata(31) => m_axi_rx_tdata(32),
      m_axi_rx_tdata(30) => m_axi_rx_tdata(33),
      m_axi_rx_tdata(29) => m_axi_rx_tdata(34),
      m_axi_rx_tdata(28) => m_axi_rx_tdata(35),
      m_axi_rx_tdata(27) => m_axi_rx_tdata(36),
      m_axi_rx_tdata(26) => m_axi_rx_tdata(37),
      m_axi_rx_tdata(25) => m_axi_rx_tdata(38),
      m_axi_rx_tdata(24) => m_axi_rx_tdata(39),
      m_axi_rx_tdata(23) => m_axi_rx_tdata(40),
      m_axi_rx_tdata(22) => m_axi_rx_tdata(41),
      m_axi_rx_tdata(21) => m_axi_rx_tdata(42),
      m_axi_rx_tdata(20) => m_axi_rx_tdata(43),
      m_axi_rx_tdata(19) => m_axi_rx_tdata(44),
      m_axi_rx_tdata(18) => m_axi_rx_tdata(45),
      m_axi_rx_tdata(17) => m_axi_rx_tdata(46),
      m_axi_rx_tdata(16) => m_axi_rx_tdata(47),
      m_axi_rx_tdata(15) => m_axi_rx_tdata(96),
      m_axi_rx_tdata(14) => m_axi_rx_tdata(97),
      m_axi_rx_tdata(13) => m_axi_rx_tdata(98),
      m_axi_rx_tdata(12) => m_axi_rx_tdata(99),
      m_axi_rx_tdata(11) => m_axi_rx_tdata(100),
      m_axi_rx_tdata(10) => m_axi_rx_tdata(101),
      m_axi_rx_tdata(9) => m_axi_rx_tdata(102),
      m_axi_rx_tdata(8) => m_axi_rx_tdata(103),
      m_axi_rx_tdata(7) => m_axi_rx_tdata(104),
      m_axi_rx_tdata(6) => m_axi_rx_tdata(105),
      m_axi_rx_tdata(5) => m_axi_rx_tdata(106),
      m_axi_rx_tdata(4) => m_axi_rx_tdata(107),
      m_axi_rx_tdata(3) => m_axi_rx_tdata(108),
      m_axi_rx_tdata(2) => m_axi_rx_tdata(109),
      m_axi_rx_tdata(1) => m_axi_rx_tdata(110),
      m_axi_rx_tdata(0) => m_axi_rx_tdata(111),
      ready_r => \aurora_8b10b_lane_init_sm_4byte_i/ready_r_8\,
      reset_lanes_i(0) => reset_lanes_i(2),
      s_axi_tx_tdata(31) => s_axi_tx_tdata(32),
      s_axi_tx_tdata(30) => s_axi_tx_tdata(33),
      s_axi_tx_tdata(29) => s_axi_tx_tdata(34),
      s_axi_tx_tdata(28) => s_axi_tx_tdata(35),
      s_axi_tx_tdata(27) => s_axi_tx_tdata(36),
      s_axi_tx_tdata(26) => s_axi_tx_tdata(37),
      s_axi_tx_tdata(25) => s_axi_tx_tdata(38),
      s_axi_tx_tdata(24) => s_axi_tx_tdata(39),
      s_axi_tx_tdata(23) => s_axi_tx_tdata(40),
      s_axi_tx_tdata(22) => s_axi_tx_tdata(41),
      s_axi_tx_tdata(21) => s_axi_tx_tdata(42),
      s_axi_tx_tdata(20) => s_axi_tx_tdata(43),
      s_axi_tx_tdata(19) => s_axi_tx_tdata(44),
      s_axi_tx_tdata(18) => s_axi_tx_tdata(45),
      s_axi_tx_tdata(17) => s_axi_tx_tdata(46),
      s_axi_tx_tdata(16) => s_axi_tx_tdata(47),
      s_axi_tx_tdata(15) => s_axi_tx_tdata(96),
      s_axi_tx_tdata(14) => s_axi_tx_tdata(97),
      s_axi_tx_tdata(13) => s_axi_tx_tdata(98),
      s_axi_tx_tdata(12) => s_axi_tx_tdata(99),
      s_axi_tx_tdata(11) => s_axi_tx_tdata(100),
      s_axi_tx_tdata(10) => s_axi_tx_tdata(101),
      s_axi_tx_tdata(9) => s_axi_tx_tdata(102),
      s_axi_tx_tdata(8) => s_axi_tx_tdata(103),
      s_axi_tx_tdata(7) => s_axi_tx_tdata(104),
      s_axi_tx_tdata(6) => s_axi_tx_tdata(105),
      s_axi_tx_tdata(5) => s_axi_tx_tdata(106),
      s_axi_tx_tdata(4) => s_axi_tx_tdata(107),
      s_axi_tx_tdata(3) => s_axi_tx_tdata(108),
      s_axi_tx_tdata(2) => s_axi_tx_tdata(109),
      s_axi_tx_tdata(1) => s_axi_tx_tdata(110),
      s_axi_tx_tdata(0) => s_axi_tx_tdata(111),
      s_out_d1_cdc_to_35 => s_out_d1_cdc_to_35,
      s_out_d2_36 => s_out_d2_36,
      s_out_d3_37 => s_out_d3_37,
      s_out_d4_38 => s_out_d4_38,
      s_out_d5_39 => s_out_d5_39,
      s_out_d6_40 => s_out_d6_40,
      s_out_d7_41 => s_out_d7_41,
      user_clk => user_clk
    );
aurora_8b10b_aurora_lane_4byte_3_i: entity work.aurora_8b10baurora_8b10b_AURORA_LANE_4BYTE_2
    port map (
      D(0) => \^lane_up\(3),
      I1(0) => got_v_i(3),
      I10 => n_881_gt_wrapper_i,
      I11(3) => n_712_gt_wrapper_i,
      I11(2) => n_713_gt_wrapper_i,
      I11(1) => n_714_gt_wrapper_i,
      I11(0) => n_715_gt_wrapper_i,
      I12(2) => gen_v_i(13),
      I12(1) => gen_v_i(14),
      I12(0) => gen_v_i(15),
      I13(3) => gen_r_i(12),
      I13(2) => gen_r_i(13),
      I13(1) => gen_r_i(14),
      I13(0) => gen_r_i(15),
      I14(3) => gen_k_i(12),
      I14(2) => gen_k_i(13),
      I14(1) => gen_k_i(14),
      I14(0) => gen_k_i(15),
      I15(2) => n_59_aurora_8b10b_aurora_lane_4byte_0_i,
      I15(1) => n_60_aurora_8b10b_aurora_lane_4byte_0_i,
      I15(0) => n_61_aurora_8b10b_aurora_lane_4byte_0_i,
      I16(1) => n_62_aurora_8b10b_aurora_lane_4byte_0_i,
      I16(0) => n_63_aurora_8b10b_aurora_lane_4byte_0_i,
      I17(1) => n_64_aurora_8b10b_aurora_lane_4byte_0_i,
      I17(0) => n_65_aurora_8b10b_aurora_lane_4byte_0_i,
      I18(1) => n_66_aurora_8b10b_aurora_lane_4byte_0_i,
      I18(0) => n_67_aurora_8b10b_aurora_lane_4byte_0_i,
      I19(7) => n_895_gt_wrapper_i,
      I19(6) => n_896_gt_wrapper_i,
      I19(5) => n_897_gt_wrapper_i,
      I19(4) => n_898_gt_wrapper_i,
      I19(3) => n_899_gt_wrapper_i,
      I19(2) => n_900_gt_wrapper_i,
      I19(1) => n_901_gt_wrapper_i,
      I19(0) => n_902_gt_wrapper_i,
      I2 => n_904_gt_wrapper_i,
      I20(7) => n_887_gt_wrapper_i,
      I20(6) => n_888_gt_wrapper_i,
      I20(5) => n_889_gt_wrapper_i,
      I20(4) => n_890_gt_wrapper_i,
      I20(3) => n_891_gt_wrapper_i,
      I20(2) => n_892_gt_wrapper_i,
      I20(1) => n_893_gt_wrapper_i,
      I20(0) => n_894_gt_wrapper_i,
      I21(7) => got_a_d_r0,
      I21(6) => n_907_gt_wrapper_i,
      I21(5) => n_908_gt_wrapper_i,
      I21(4) => n_909_gt_wrapper_i,
      I21(3) => n_910_gt_wrapper_i,
      I21(2) => n_911_gt_wrapper_i,
      I21(1) => n_912_gt_wrapper_i,
      I21(0) => n_913_gt_wrapper_i,
      I22 => n_884_gt_wrapper_i,
      I23 => n_882_gt_wrapper_i,
      I24 => n_885_gt_wrapper_i,
      I25 => n_886_gt_wrapper_i,
      I3 => n_903_gt_wrapper_i,
      I4 => n_920_gt_wrapper_i,
      I5 => n_921_gt_wrapper_i,
      I6(11) => got_a_i(0),
      I6(10) => got_a_i(1),
      I6(9) => got_a_i(2),
      I6(8) => got_a_i(3),
      I6(7) => got_a_i(4),
      I6(6) => got_a_i(5),
      I6(5) => got_a_i(6),
      I6(4) => got_a_i(7),
      I6(3) => got_a_i(8),
      I6(2) => got_a_i(9),
      I6(1) => got_a_i(10),
      I6(0) => got_a_i(11),
      I7 => n_31_aurora_8b10b_aurora_lane_4byte_0_i,
      I8 => n_663_gt_wrapper_i,
      I9 => n_883_gt_wrapper_i,
      O1 => n_21_aurora_8b10b_aurora_lane_4byte_3_i,
      O10(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_9\(0),
      O11 => n_56_aurora_8b10b_aurora_lane_4byte_3_i,
      O12(1) => rx_scp_i(3),
      O12(0) => rx_scp_i(7),
      O13(1) => soft_err_i(6),
      O13(0) => soft_err_i(7),
      O2 => n_28_aurora_8b10b_aurora_lane_4byte_3_i,
      O3 => n_30_aurora_8b10b_aurora_lane_4byte_3_i,
      O4 => n_31_aurora_8b10b_aurora_lane_4byte_3_i,
      O42(1 downto 0) => O42(1 downto 0),
      O43(1 downto 0) => O43(1 downto 0),
      O44(1 downto 0) => O44(1 downto 0),
      O45(1 downto 0) => O45(1 downto 0),
      O46(1 downto 0) => O46(1 downto 0),
      O47(1 downto 0) => O47(1 downto 0),
      O5 => n_35_aurora_8b10b_aurora_lane_4byte_3_i,
      O6 => n_36_aurora_8b10b_aurora_lane_4byte_3_i,
      O7(8) => tx_pe_data_r_10(4),
      O7(7) => tx_pe_data_r_10(6),
      O7(6) => tx_pe_data_r_10(7),
      O7(5) => tx_pe_data_r_10(12),
      O7(4) => tx_pe_data_r_10(15),
      O7(3) => tx_pe_data_r_10(20),
      O7(2) => tx_pe_data_r_10(23),
      O7(1) => tx_pe_data_r_10(28),
      O7(0) => tx_pe_data_r_10(31),
      O8(0) => hard_err_i(3),
      O9(7) => n_47_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(6) => n_48_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(5) => n_49_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(4) => n_50_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(3) => n_51_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(2) => n_52_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(1) => n_53_aurora_8b10b_aurora_lane_4byte_3_i,
      O9(0) => n_54_aurora_8b10b_aurora_lane_4byte_3_i,
      Q(2) => got_a_i(12),
      Q(1) => got_a_i(14),
      Q(0) => got_a_i(15),
      RXCHARISK(3) => n_716_gt_wrapper_i,
      RXCHARISK(2) => n_717_gt_wrapper_i,
      RXCHARISK(1) => n_718_gt_wrapper_i,
      RXCHARISK(0) => n_719_gt_wrapper_i,
      RXDATA(31) => n_680_gt_wrapper_i,
      RXDATA(30) => n_681_gt_wrapper_i,
      RXDATA(29) => n_682_gt_wrapper_i,
      RXDATA(28) => n_683_gt_wrapper_i,
      RXDATA(27) => n_684_gt_wrapper_i,
      RXDATA(26) => n_685_gt_wrapper_i,
      RXDATA(25) => n_686_gt_wrapper_i,
      RXDATA(24) => n_687_gt_wrapper_i,
      RXDATA(23) => n_688_gt_wrapper_i,
      RXDATA(22) => n_689_gt_wrapper_i,
      RXDATA(21) => n_690_gt_wrapper_i,
      RXDATA(20) => n_691_gt_wrapper_i,
      RXDATA(19) => n_692_gt_wrapper_i,
      RXDATA(18) => n_693_gt_wrapper_i,
      RXDATA(17) => n_694_gt_wrapper_i,
      RXDATA(16) => n_695_gt_wrapper_i,
      RXDATA(15) => n_696_gt_wrapper_i,
      RXDATA(14) => n_697_gt_wrapper_i,
      RXDATA(13) => n_698_gt_wrapper_i,
      RXDATA(12) => n_699_gt_wrapper_i,
      RXDATA(11) => n_700_gt_wrapper_i,
      RXDATA(10) => n_701_gt_wrapper_i,
      RXDATA(9) => n_702_gt_wrapper_i,
      RXDATA(8) => n_703_gt_wrapper_i,
      RXDATA(7) => n_704_gt_wrapper_i,
      RXDATA(6) => n_705_gt_wrapper_i,
      RXDATA(5) => n_706_gt_wrapper_i,
      RXDATA(4) => n_707_gt_wrapper_i,
      RXDATA(3) => n_708_gt_wrapper_i,
      RXDATA(2) => n_709_gt_wrapper_i,
      RXDATA(1) => n_710_gt_wrapper_i,
      RXDATA(0) => n_711_gt_wrapper_i,
      TXCHARISK(2) => n_23_aurora_8b10b_aurora_lane_4byte_3_i,
      TXCHARISK(1) => n_24_aurora_8b10b_aurora_lane_4byte_3_i,
      TXCHARISK(0) => n_25_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(31) => n_57_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(30) => n_58_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(29) => n_59_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(28) => n_60_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(27) => n_61_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(26) => n_62_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(25) => n_63_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(24) => n_64_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(23) => n_65_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(22) => n_66_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(21) => n_67_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(20) => n_68_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(19) => n_69_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(18) => n_70_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(17) => n_71_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(16) => n_72_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(15) => n_73_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(14) => n_74_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(13) => n_75_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(12) => n_76_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(11) => n_77_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(10) => n_78_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(9) => n_79_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(8) => n_80_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(7) => n_81_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(6) => n_82_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(5) => n_83_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(4) => n_84_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(3) => n_85_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(2) => n_86_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(1) => n_87_aurora_8b10b_aurora_lane_4byte_3_i,
      TXDATA(0) => n_88_aurora_8b10b_aurora_lane_4byte_3_i,
      consecutive_commas_r => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_12\,
      first_v_received_r => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_11\,
      gen_a_i(0) => gen_a_i(3),
      gen_cc_r => \aurora_8b10b_sym_gen_4byte_i/gen_cc_r\,
      hard_err_gt0 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      link_reset_lane3_i => link_reset_lane3_i,
      m_axi_rx_tdata(31) => m_axi_rx_tdata(48),
      m_axi_rx_tdata(30) => m_axi_rx_tdata(49),
      m_axi_rx_tdata(29) => m_axi_rx_tdata(50),
      m_axi_rx_tdata(28) => m_axi_rx_tdata(51),
      m_axi_rx_tdata(27) => m_axi_rx_tdata(52),
      m_axi_rx_tdata(26) => m_axi_rx_tdata(53),
      m_axi_rx_tdata(25) => m_axi_rx_tdata(54),
      m_axi_rx_tdata(24) => m_axi_rx_tdata(55),
      m_axi_rx_tdata(23) => m_axi_rx_tdata(56),
      m_axi_rx_tdata(22) => m_axi_rx_tdata(57),
      m_axi_rx_tdata(21) => m_axi_rx_tdata(58),
      m_axi_rx_tdata(20) => m_axi_rx_tdata(59),
      m_axi_rx_tdata(19) => m_axi_rx_tdata(60),
      m_axi_rx_tdata(18) => m_axi_rx_tdata(61),
      m_axi_rx_tdata(17) => m_axi_rx_tdata(62),
      m_axi_rx_tdata(16) => m_axi_rx_tdata(63),
      m_axi_rx_tdata(15) => m_axi_rx_tdata(112),
      m_axi_rx_tdata(14) => m_axi_rx_tdata(113),
      m_axi_rx_tdata(13) => m_axi_rx_tdata(114),
      m_axi_rx_tdata(12) => m_axi_rx_tdata(115),
      m_axi_rx_tdata(11) => m_axi_rx_tdata(116),
      m_axi_rx_tdata(10) => m_axi_rx_tdata(117),
      m_axi_rx_tdata(9) => m_axi_rx_tdata(118),
      m_axi_rx_tdata(8) => m_axi_rx_tdata(119),
      m_axi_rx_tdata(7) => m_axi_rx_tdata(120),
      m_axi_rx_tdata(6) => m_axi_rx_tdata(121),
      m_axi_rx_tdata(5) => m_axi_rx_tdata(122),
      m_axi_rx_tdata(4) => m_axi_rx_tdata(123),
      m_axi_rx_tdata(3) => m_axi_rx_tdata(124),
      m_axi_rx_tdata(2) => m_axi_rx_tdata(125),
      m_axi_rx_tdata(1) => m_axi_rx_tdata(126),
      m_axi_rx_tdata(0) => m_axi_rx_tdata(127),
      ready_r => \aurora_8b10b_lane_init_sm_4byte_i/ready_r_13\,
      reset_lanes_i(0) => reset_lanes_i(3),
      s_axi_tx_tdata(31) => s_axi_tx_tdata(48),
      s_axi_tx_tdata(30) => s_axi_tx_tdata(49),
      s_axi_tx_tdata(29) => s_axi_tx_tdata(50),
      s_axi_tx_tdata(28) => s_axi_tx_tdata(51),
      s_axi_tx_tdata(27) => s_axi_tx_tdata(52),
      s_axi_tx_tdata(26) => s_axi_tx_tdata(53),
      s_axi_tx_tdata(25) => s_axi_tx_tdata(54),
      s_axi_tx_tdata(24) => s_axi_tx_tdata(55),
      s_axi_tx_tdata(23) => s_axi_tx_tdata(56),
      s_axi_tx_tdata(22) => s_axi_tx_tdata(57),
      s_axi_tx_tdata(21) => s_axi_tx_tdata(58),
      s_axi_tx_tdata(20) => s_axi_tx_tdata(59),
      s_axi_tx_tdata(19) => s_axi_tx_tdata(60),
      s_axi_tx_tdata(18) => s_axi_tx_tdata(61),
      s_axi_tx_tdata(17) => s_axi_tx_tdata(62),
      s_axi_tx_tdata(16) => s_axi_tx_tdata(63),
      s_axi_tx_tdata(15) => s_axi_tx_tdata(112),
      s_axi_tx_tdata(14) => s_axi_tx_tdata(113),
      s_axi_tx_tdata(13) => s_axi_tx_tdata(114),
      s_axi_tx_tdata(12) => s_axi_tx_tdata(115),
      s_axi_tx_tdata(11) => s_axi_tx_tdata(116),
      s_axi_tx_tdata(10) => s_axi_tx_tdata(117),
      s_axi_tx_tdata(9) => s_axi_tx_tdata(118),
      s_axi_tx_tdata(8) => s_axi_tx_tdata(119),
      s_axi_tx_tdata(7) => s_axi_tx_tdata(120),
      s_axi_tx_tdata(6) => s_axi_tx_tdata(121),
      s_axi_tx_tdata(5) => s_axi_tx_tdata(122),
      s_axi_tx_tdata(4) => s_axi_tx_tdata(123),
      s_axi_tx_tdata(3) => s_axi_tx_tdata(124),
      s_axi_tx_tdata(2) => s_axi_tx_tdata(125),
      s_axi_tx_tdata(1) => s_axi_tx_tdata(126),
      s_axi_tx_tdata(0) => s_axi_tx_tdata(127),
      s_out_d1_cdc_to_42 => s_out_d1_cdc_to_42,
      s_out_d2_43 => s_out_d2_43,
      s_out_d3_44 => s_out_d3_44,
      s_out_d4_45 => s_out_d4_45,
      s_out_d5_46 => s_out_d5_46,
      s_out_d6_47 => s_out_d6_47,
      s_out_d7_48 => s_out_d7_48,
      user_clk => user_clk
    );
aurora_8b10b_global_logic_i: entity work.aurora_8b10baurora_8b10b_GLOBAL_LOGIC
    port map (
      D(3) => n_0_aurora_8b10b_global_logic_i,
      D(2) => \channel_init_sm_i/p_0_in10_in\,
      D(1) => \channel_init_sm_i/p_1_in11_in\,
      D(0) => n_3_aurora_8b10b_global_logic_i,
      I1 => n_56_aurora_8b10b_aurora_lane_4byte_3_i,
      I2(7) => soft_err_i(0),
      I2(6) => soft_err_i(1),
      I2(5) => soft_err_i(2),
      I2(4) => soft_err_i(3),
      I2(3) => soft_err_i(4),
      I2(2) => soft_err_i(5),
      I2(1) => soft_err_i(6),
      I2(0) => soft_err_i(7),
      I3(3) => hard_err_i(0),
      I3(2) => hard_err_i(1),
      I3(1) => hard_err_i(2),
      I3(0) => hard_err_i(3),
      O1 => \^channel_up\,
      Q(3) => \n_0_ch_bond_load_pulse_i_reg[0]\,
      Q(2) => \n_0_ch_bond_load_pulse_i_reg[1]\,
      Q(1) => \n_0_ch_bond_load_pulse_i_reg[2]\,
      Q(0) => \n_0_ch_bond_load_pulse_i_reg[3]\,
      SR(0) => \^o220\,
      all_lanes_v_c => \channel_init_sm_i/all_lanes_v_c\,
      ch_bond_done_i(3 downto 0) => ch_bond_done_i(3 downto 0),
      en_chan_sync_i => en_chan_sync_i,
      gen_a_i(0 to 3) => gen_a_i(0 to 3),
      gen_k_i(0 to 15) => gen_k_i(0 to 15),
      gen_r_i(0 to 15) => gen_r_i(0 to 15),
      gen_v_i(11) => gen_v_i(1),
      gen_v_i(10) => gen_v_i(2),
      gen_v_i(9) => gen_v_i(3),
      gen_v_i(8) => gen_v_i(5),
      gen_v_i(7) => gen_v_i(6),
      gen_v_i(6) => gen_v_i(7),
      gen_v_i(5) => gen_v_i(9),
      gen_v_i(4) => gen_v_i(10),
      gen_v_i(3) => gen_v_i(11),
      gen_v_i(2) => gen_v_i(13),
      gen_v_i(1) => gen_v_i(14),
      gen_v_i(0) => gen_v_i(15),
      good_as_r0 => \channel_init_sm_i/good_as_r0\,
      gtrxreset_i => gtrxreset_i,
      hard_err => hard_err,
      lane_up(0 to 3) => \^lane_up\(0 to 3),
      power_down => power_down,
      reset_lanes_i(0 to 3) => reset_lanes_i(0 to 3),
      soft_err => soft_err,
      start_rx_i => start_rx_i,
      user_clk => user_clk
    );
aurora_8b10b_rx_stream_i: entity work.aurora_8b10baurora_8b10b_RX_STREAM
    port map (
      I1 => n_35_aurora_8b10b_aurora_lane_4byte_1_i,
      infinite_frame_started_r => infinite_frame_started_r,
      user_clk => user_clk
    );
aurora_8b10b_tx_stream_i: entity work.aurora_8b10baurora_8b10b_TX_STREAM
    port map (
      I1 => \^channel_up\,
      O1 => n_3_aurora_8b10b_tx_stream_i,
      O2 => n_4_aurora_8b10b_tx_stream_i,
      do_cc => do_cc,
      gen_cc_i => gen_cc_i,
      gen_scp_i => gen_scp_i,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      user_clk => user_clk
    );
\ch_bond_done_dly_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_r2(3),
      Q => ch_bond_done_dly_i(0),
      R => n_77_core_reset_logic_i
    );
\ch_bond_done_dly_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_r2(2),
      Q => ch_bond_done_dly_i(1),
      R => n_77_core_reset_logic_i
    );
\ch_bond_done_dly_i_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_r2(1),
      Q => ch_bond_done_dly_i(2),
      R => n_77_core_reset_logic_i
    );
\ch_bond_done_dly_i_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_done_r2(0),
      Q => ch_bond_done_dly_i(3),
      R => n_77_core_reset_logic_i
    );
\ch_bond_done_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_3_aurora_8b10b_global_logic_i,
      Q => ch_bond_done_r2(0),
      R => '0'
    );
\ch_bond_done_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \channel_init_sm_i/p_1_in11_in\,
      Q => ch_bond_done_r2(1),
      R => '0'
    );
\ch_bond_done_r2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \channel_init_sm_i/p_0_in10_in\,
      Q => ch_bond_done_r2(2),
      R => '0'
    );
\ch_bond_done_r2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_0_aurora_8b10b_global_logic_i,
      Q => ch_bond_done_r2(3),
      R => '0'
    );
\ch_bond_load_pulse_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch_bond_done_r2(3),
      I1 => ch_bond_done_dly_i(0),
      O => \n_0_ch_bond_load_pulse_i[0]_i_1\
    );
\ch_bond_load_pulse_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch_bond_done_r2(2),
      I1 => ch_bond_done_dly_i(1),
      O => \n_0_ch_bond_load_pulse_i[1]_i_1\
    );
\ch_bond_load_pulse_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch_bond_done_r2(1),
      I1 => ch_bond_done_dly_i(2),
      O => \n_0_ch_bond_load_pulse_i[2]_i_1\
    );
\ch_bond_load_pulse_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ch_bond_done_r2(0),
      I1 => ch_bond_done_dly_i(3),
      O => \n_0_ch_bond_load_pulse_i[3]_i_1\
    );
\ch_bond_load_pulse_i_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_ch_bond_load_pulse_i[0]_i_1\,
      Q => \n_0_ch_bond_load_pulse_i_reg[0]\,
      R => n_77_core_reset_logic_i
    );
\ch_bond_load_pulse_i_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_ch_bond_load_pulse_i[1]_i_1\,
      Q => \n_0_ch_bond_load_pulse_i_reg[1]\,
      R => n_77_core_reset_logic_i
    );
\ch_bond_load_pulse_i_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_ch_bond_load_pulse_i[2]_i_1\,
      Q => \n_0_ch_bond_load_pulse_i_reg[2]\,
      R => n_77_core_reset_logic_i
    );
\ch_bond_load_pulse_i_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => \n_0_ch_bond_load_pulse_i[3]_i_1\,
      Q => \n_0_ch_bond_load_pulse_i_reg[3]\,
      R => n_77_core_reset_logic_i
    );
core_reset_logic_i: entity work.aurora_8b10baurora_8b10b_RESET_LOGIC
    port map (
      I1 => n_780_gt_wrapper_i,
      O1 => n_0_core_reset_logic_i,
      O10(1 downto 0) => O9(1 downto 0),
      O11(1 downto 0) => O10(1 downto 0),
      O12(1 downto 0) => O11(1 downto 0),
      O13(1 downto 0) => O12(1 downto 0),
      O14(1 downto 0) => O13(1 downto 0),
      O15(1 downto 0) => O14(1 downto 0),
      O16(1 downto 0) => O15(1 downto 0),
      O17(1 downto 0) => O16(1 downto 0),
      O18(1 downto 0) => O17(1 downto 0),
      O19(1 downto 0) => O18(1 downto 0),
      O2(1 downto 0) => O1(1 downto 0),
      O20(1 downto 0) => O19(1 downto 0),
      O21(1 downto 0) => O20(1 downto 0),
      O22(1 downto 0) => O21(1 downto 0),
      O220 => \^o220\,
      O23(1 downto 0) => O22(1 downto 0),
      O24(1 downto 0) => O23(1 downto 0),
      O3(1 downto 0) => O2(1 downto 0),
      O4(1 downto 0) => O3(1 downto 0),
      O5(1 downto 0) => O4(1 downto 0),
      O6(1 downto 0) => O5(1 downto 0),
      O7(1 downto 0) => O6(1 downto 0),
      O8(1 downto 0) => O7(1 downto 0),
      O9(1 downto 0) => O8(1 downto 0),
      SR(0) => n_77_core_reset_logic_i,
      en_chan_sync_i => en_chan_sync_i,
      link_reset_r => link_reset_r,
      \out\(1 downto 0) => \out\(1 downto 0),
      pll_not_locked => pll_not_locked,
      reset => reset,
      s_out_d1_cdc_to => s_out_d1_cdc_to,
      s_out_d1_cdc_to_0 => s_out_d1_cdc_to_0,
      s_out_d1_cdc_to_14 => s_out_d1_cdc_to_14,
      s_out_d1_cdc_to_7 => s_out_d1_cdc_to_7,
      s_out_d2 => s_out_d2,
      s_out_d2_1 => s_out_d2_1,
      s_out_d2_15 => s_out_d2_15,
      s_out_d2_8 => s_out_d2_8,
      s_out_d3 => s_out_d3,
      s_out_d3_16 => s_out_d3_16,
      s_out_d3_2 => s_out_d3_2,
      s_out_d3_9 => s_out_d3_9,
      s_out_d4 => s_out_d4,
      s_out_d4_10 => s_out_d4_10,
      s_out_d4_17 => s_out_d4_17,
      s_out_d4_3 => s_out_d4_3,
      s_out_d5 => s_out_d5,
      s_out_d5_11 => s_out_d5_11,
      s_out_d5_18 => s_out_d5_18,
      s_out_d5_4 => s_out_d5_4,
      s_out_d6 => s_out_d6,
      s_out_d6_12 => s_out_d6_12,
      s_out_d6_19 => s_out_d6_19,
      s_out_d6_5 => s_out_d6_5,
      s_out_d7 => s_out_d7,
      s_out_d7_13 => s_out_d7_13,
      s_out_d7_20 => s_out_d7_20,
      s_out_d7_6 => s_out_d7_6,
      tx_lock => \^tx_lock\,
      tx_resetdone_out => \^tx_resetdone_out\,
      user_clk => user_clk
    );
gt_wrapper_i: entity work.aurora_8b10baurora_8b10b_GT_WRAPPER
    port map (
      I1 => n_0_core_reset_logic_i,
      I10(31) => n_53_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(30) => n_54_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(29) => n_55_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(28) => n_56_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(27) => n_57_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(26) => n_58_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(25) => n_59_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(24) => n_60_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(23) => n_61_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(22) => n_62_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(21) => n_63_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(20) => n_64_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(19) => n_65_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(18) => n_66_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(17) => n_67_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(16) => n_68_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(15) => n_69_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(14) => n_70_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(13) => n_71_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(12) => n_72_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(11) => n_73_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(10) => n_74_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(9) => n_75_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(8) => n_76_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(7) => n_77_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(6) => n_78_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(5) => n_79_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(4) => n_80_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(3) => n_81_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(2) => n_82_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(1) => n_83_aurora_8b10b_aurora_lane_4byte_2_i,
      I10(0) => n_84_aurora_8b10b_aurora_lane_4byte_2_i,
      I11(2) => n_23_aurora_8b10b_aurora_lane_4byte_2_i,
      I11(1) => n_24_aurora_8b10b_aurora_lane_4byte_2_i,
      I11(0) => n_25_aurora_8b10b_aurora_lane_4byte_2_i,
      I12(3) => n_597_gt_wrapper_i,
      I12(2) => n_598_gt_wrapper_i,
      I12(1) => n_599_gt_wrapper_i,
      I12(0) => n_600_gt_wrapper_i,
      I13 => n_21_aurora_8b10b_aurora_lane_4byte_3_i,
      I14(3) => n_367_gt_wrapper_i,
      I14(2) => n_368_gt_wrapper_i,
      I14(1) => n_369_gt_wrapper_i,
      I14(0) => n_370_gt_wrapper_i,
      I15 => n_28_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(31) => n_57_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(30) => n_58_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(29) => n_59_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(28) => n_60_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(27) => n_61_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(26) => n_62_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(25) => n_63_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(24) => n_64_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(23) => n_65_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(22) => n_66_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(21) => n_67_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(20) => n_68_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(19) => n_69_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(18) => n_70_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(17) => n_71_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(16) => n_72_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(15) => n_73_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(14) => n_74_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(13) => n_75_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(12) => n_76_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(11) => n_77_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(10) => n_78_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(9) => n_79_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(8) => n_80_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(7) => n_81_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(6) => n_82_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(5) => n_83_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(4) => n_84_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(3) => n_85_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(2) => n_86_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(1) => n_87_aurora_8b10b_aurora_lane_4byte_3_i,
      I16(0) => n_88_aurora_8b10b_aurora_lane_4byte_3_i,
      I17(2) => n_23_aurora_8b10b_aurora_lane_4byte_3_i,
      I17(1) => n_24_aurora_8b10b_aurora_lane_4byte_3_i,
      I17(0) => n_25_aurora_8b10b_aurora_lane_4byte_3_i,
      I18 => n_33_aurora_8b10b_aurora_lane_4byte_0_i,
      I19 => n_34_aurora_8b10b_aurora_lane_4byte_0_i,
      I2 => n_21_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(7) => n_69_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(6) => n_70_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(5) => n_71_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(4) => n_72_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(3) => n_73_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(2) => n_74_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(1) => n_75_aurora_8b10b_aurora_lane_4byte_0_i,
      I20(0) => n_76_aurora_8b10b_aurora_lane_4byte_0_i,
      I21(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r\(0),
      I22 => n_28_aurora_8b10b_aurora_lane_4byte_1_i,
      I23(7) => n_821_gt_wrapper_i,
      I23(6) => n_822_gt_wrapper_i,
      I23(5) => n_823_gt_wrapper_i,
      I23(4) => n_824_gt_wrapper_i,
      I23(3) => n_825_gt_wrapper_i,
      I23(2) => n_826_gt_wrapper_i,
      I23(1) => n_827_gt_wrapper_i,
      I23(0) => n_828_gt_wrapper_i,
      I24 => n_29_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(7) => n_47_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(6) => n_48_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(5) => n_49_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(4) => n_50_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(3) => n_51_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(2) => n_52_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(1) => n_53_aurora_8b10b_aurora_lane_4byte_1_i,
      I25(0) => n_54_aurora_8b10b_aurora_lane_4byte_1_i,
      I26(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_0\(0),
      I27 => n_30_aurora_8b10b_aurora_lane_4byte_2_i,
      I28 => n_31_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(7) => n_44_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(6) => n_45_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(5) => n_46_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(4) => n_47_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(3) => n_48_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(2) => n_49_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(1) => n_50_aurora_8b10b_aurora_lane_4byte_2_i,
      I29(0) => n_51_aurora_8b10b_aurora_lane_4byte_2_i,
      I3 => n_29_aurora_8b10b_aurora_lane_4byte_0_i,
      I30(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_4\(0),
      I31 => n_30_aurora_8b10b_aurora_lane_4byte_3_i,
      I32 => n_31_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(7) => n_47_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(6) => n_48_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(5) => n_49_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(4) => n_50_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(3) => n_51_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(2) => n_52_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(1) => n_53_aurora_8b10b_aurora_lane_4byte_3_i,
      I33(0) => n_54_aurora_8b10b_aurora_lane_4byte_3_i,
      I34(0) => \aurora_8b10b_sym_dec_4byte_i/previous_cycle_control_r_9\(0),
      I4 => n_21_aurora_8b10b_aurora_lane_4byte_1_i,
      I5 => n_26_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(31) => n_58_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(30) => n_59_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(29) => n_60_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(28) => n_61_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(27) => n_62_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(26) => n_63_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(25) => n_64_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(24) => n_65_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(23) => n_66_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(22) => n_67_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(21) => n_68_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(20) => n_69_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(19) => n_70_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(18) => n_71_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(17) => n_72_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(16) => n_73_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(15) => n_74_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(14) => n_75_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(13) => n_76_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(12) => n_77_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(11) => n_78_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(10) => n_79_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(9) => n_80_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(8) => n_81_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(7) => n_82_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(6) => n_83_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(5) => n_84_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(4) => n_85_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(3) => n_86_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(2) => n_87_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(1) => n_88_aurora_8b10b_aurora_lane_4byte_1_i,
      I6(0) => n_89_aurora_8b10b_aurora_lane_4byte_1_i,
      I7(2) => n_23_aurora_8b10b_aurora_lane_4byte_1_i,
      I7(1) => n_24_aurora_8b10b_aurora_lane_4byte_1_i,
      I7(0) => n_25_aurora_8b10b_aurora_lane_4byte_1_i,
      I8 => n_21_aurora_8b10b_aurora_lane_4byte_2_i,
      I9 => n_28_aurora_8b10b_aurora_lane_4byte_2_i,
      O1 => O144,
      O10(31) => n_565_gt_wrapper_i,
      O10(30) => n_566_gt_wrapper_i,
      O10(29) => n_567_gt_wrapper_i,
      O10(28) => n_568_gt_wrapper_i,
      O10(27) => n_569_gt_wrapper_i,
      O10(26) => n_570_gt_wrapper_i,
      O10(25) => n_571_gt_wrapper_i,
      O10(24) => n_572_gt_wrapper_i,
      O10(23) => n_573_gt_wrapper_i,
      O10(22) => n_574_gt_wrapper_i,
      O10(21) => n_575_gt_wrapper_i,
      O10(20) => n_576_gt_wrapper_i,
      O10(19) => n_577_gt_wrapper_i,
      O10(18) => n_578_gt_wrapper_i,
      O10(17) => n_579_gt_wrapper_i,
      O10(16) => n_580_gt_wrapper_i,
      O10(15) => n_581_gt_wrapper_i,
      O10(14) => n_582_gt_wrapper_i,
      O10(13) => n_583_gt_wrapper_i,
      O10(12) => n_584_gt_wrapper_i,
      O10(11) => n_585_gt_wrapper_i,
      O10(10) => n_586_gt_wrapper_i,
      O10(9) => n_587_gt_wrapper_i,
      O10(8) => n_588_gt_wrapper_i,
      O10(7) => n_589_gt_wrapper_i,
      O10(6) => n_590_gt_wrapper_i,
      O10(5) => n_591_gt_wrapper_i,
      O10(4) => n_592_gt_wrapper_i,
      O10(3) => n_593_gt_wrapper_i,
      O10(2) => n_594_gt_wrapper_i,
      O10(1) => n_595_gt_wrapper_i,
      O10(0) => n_596_gt_wrapper_i,
      O100(1 downto 0) => O100(1 downto 0),
      O101(1 downto 0) => O101(1 downto 0),
      O102(1 downto 0) => O102(1 downto 0),
      O103(1 downto 0) => O103(1 downto 0),
      O104(1 downto 0) => O104(1 downto 0),
      O105(1 downto 0) => O105(1 downto 0),
      O106(1 downto 0) => O106(1 downto 0),
      O107(1 downto 0) => O107(1 downto 0),
      O108(1 downto 0) => O108(1 downto 0),
      O109(1 downto 0) => O109(1 downto 0),
      O11(3) => n_601_gt_wrapper_i,
      O11(2) => n_602_gt_wrapper_i,
      O11(1) => n_603_gt_wrapper_i,
      O11(0) => n_604_gt_wrapper_i,
      O110(1 downto 0) => O110(1 downto 0),
      O111(1 downto 0) => O111(1 downto 0),
      O112(1 downto 0) => O112(1 downto 0),
      O113(1 downto 0) => O113(1 downto 0),
      O114(1 downto 0) => O114(1 downto 0),
      O115(1 downto 0) => O115(1 downto 0),
      O116(1 downto 0) => O116(1 downto 0),
      O117(1 downto 0) => O117(1 downto 0),
      O118(1 downto 0) => O118(1 downto 0),
      O119(1 downto 0) => O119(1 downto 0),
      O12 => O201,
      O120(1 downto 0) => O120(1 downto 0),
      O121(1 downto 0) => O121(1 downto 0),
      O122(1 downto 0) => O122(1 downto 0),
      O123(1 downto 0) => O123(1 downto 0),
      O124(1 downto 0) => O124(1 downto 0),
      O125(1 downto 0) => O125(1 downto 0),
      O126(1 downto 0) => O126(1 downto 0),
      O127(1 downto 0) => O127(1 downto 0),
      O128(1 downto 0) => O128(1 downto 0),
      O129(1 downto 0) => O129(1 downto 0),
      O13 => n_663_gt_wrapper_i,
      O130(1 downto 0) => O130(1 downto 0),
      O131(1 downto 0) => O131(1 downto 0),
      O132(1 downto 0) => O132(1 downto 0),
      O133(1 downto 0) => O133(1 downto 0),
      O134(1 downto 0) => O134(1 downto 0),
      O135(1 downto 0) => O135(1 downto 0),
      O136(1 downto 0) => O136(1 downto 0),
      O137(1 downto 0) => O137(1 downto 0),
      O138(1 downto 0) => O138(1 downto 0),
      O139(1 downto 0) => O139(1 downto 0),
      O14(31) => n_680_gt_wrapper_i,
      O14(30) => n_681_gt_wrapper_i,
      O14(29) => n_682_gt_wrapper_i,
      O14(28) => n_683_gt_wrapper_i,
      O14(27) => n_684_gt_wrapper_i,
      O14(26) => n_685_gt_wrapper_i,
      O14(25) => n_686_gt_wrapper_i,
      O14(24) => n_687_gt_wrapper_i,
      O14(23) => n_688_gt_wrapper_i,
      O14(22) => n_689_gt_wrapper_i,
      O14(21) => n_690_gt_wrapper_i,
      O14(20) => n_691_gt_wrapper_i,
      O14(19) => n_692_gt_wrapper_i,
      O14(18) => n_693_gt_wrapper_i,
      O14(17) => n_694_gt_wrapper_i,
      O14(16) => n_695_gt_wrapper_i,
      O14(15) => n_696_gt_wrapper_i,
      O14(14) => n_697_gt_wrapper_i,
      O14(13) => n_698_gt_wrapper_i,
      O14(12) => n_699_gt_wrapper_i,
      O14(11) => n_700_gt_wrapper_i,
      O14(10) => n_701_gt_wrapper_i,
      O14(9) => n_702_gt_wrapper_i,
      O14(8) => n_703_gt_wrapper_i,
      O14(7) => n_704_gt_wrapper_i,
      O14(6) => n_705_gt_wrapper_i,
      O14(5) => n_706_gt_wrapper_i,
      O14(4) => n_707_gt_wrapper_i,
      O14(3) => n_708_gt_wrapper_i,
      O14(2) => n_709_gt_wrapper_i,
      O14(1) => n_710_gt_wrapper_i,
      O14(0) => n_711_gt_wrapper_i,
      O140(1 downto 0) => O140(1 downto 0),
      O141(1 downto 0) => O141(1 downto 0),
      O142(1 downto 0) => O142(1 downto 0),
      O143(1 downto 0) => O143(1 downto 0),
      O144 => n_871_gt_wrapper_i,
      O145(1 downto 0) => O145(1 downto 0),
      O146(1 downto 0) => O146(1 downto 0),
      O147(1 downto 0) => O147(1 downto 0),
      O148(1 downto 0) => O148(1 downto 0),
      O149(1 downto 0) => O149(1 downto 0),
      O15(3) => n_712_gt_wrapper_i,
      O15(2) => n_713_gt_wrapper_i,
      O15(1) => n_714_gt_wrapper_i,
      O15(0) => n_715_gt_wrapper_i,
      O150(1 downto 0) => O150(1 downto 0),
      O151(1 downto 0) => O151(1 downto 0),
      O152(1 downto 0) => O152(1 downto 0),
      O153(1 downto 0) => O153(1 downto 0),
      O154(1 downto 0) => O154(1 downto 0),
      O155(1 downto 0) => O155(1 downto 0),
      O156(1 downto 0) => O156(1 downto 0),
      O157(1 downto 0) => O157(1 downto 0),
      O158(1 downto 0) => O158(1 downto 0),
      O159(1 downto 0) => O159(1 downto 0),
      O16(3) => n_716_gt_wrapper_i,
      O16(2) => n_717_gt_wrapper_i,
      O16(1) => n_718_gt_wrapper_i,
      O16(0) => n_719_gt_wrapper_i,
      O160(1 downto 0) => O160(1 downto 0),
      O161(1 downto 0) => O161(1 downto 0),
      O162(1 downto 0) => O162(1 downto 0),
      O163(7) => got_a_d_r0_14,
      O163(6) => n_874_gt_wrapper_i,
      O163(5) => n_875_gt_wrapper_i,
      O163(4) => n_876_gt_wrapper_i,
      O163(3) => n_877_gt_wrapper_i,
      O163(2) => n_878_gt_wrapper_i,
      O163(1) => n_879_gt_wrapper_i,
      O163(0) => n_880_gt_wrapper_i,
      O164(1 downto 0) => O164(1 downto 0),
      O165(1 downto 0) => O165(1 downto 0),
      O166(1 downto 0) => O166(1 downto 0),
      O167(1 downto 0) => O167(1 downto 0),
      O168(1 downto 0) => O168(1 downto 0),
      O169(1 downto 0) => O169(1 downto 0),
      O17 => n_780_gt_wrapper_i,
      O170(1 downto 0) => O170(1 downto 0),
      O171(1 downto 0) => O171(1 downto 0),
      O172(1 downto 0) => O172(1 downto 0),
      O173(1 downto 0) => O173(1 downto 0),
      O174(1 downto 0) => O174(1 downto 0),
      O175(1 downto 0) => O175(1 downto 0),
      O176(1 downto 0) => O176(1 downto 0),
      O177(1 downto 0) => O177(1 downto 0),
      O178(1 downto 0) => O178(1 downto 0),
      O179(1 downto 0) => O179(1 downto 0),
      O18 => n_782_gt_wrapper_i,
      O180(1 downto 0) => O180(1 downto 0),
      O181(1 downto 0) => O181(1 downto 0),
      O182 => n_881_gt_wrapper_i,
      O183(1 downto 0) => O183(1 downto 0),
      O184(1 downto 0) => O184(1 downto 0),
      O185(1 downto 0) => O185(1 downto 0),
      O186(1 downto 0) => O186(1 downto 0),
      O187(1 downto 0) => O187(1 downto 0),
      O188(1 downto 0) => O188(1 downto 0),
      O189(1 downto 0) => O189(1 downto 0),
      O19 => n_783_gt_wrapper_i,
      O190(1 downto 0) => O190(1 downto 0),
      O191(1 downto 0) => O191(1 downto 0),
      O192(1 downto 0) => O192(1 downto 0),
      O193(1 downto 0) => O193(1 downto 0),
      O194(1 downto 0) => O194(1 downto 0),
      O195(1 downto 0) => O195(1 downto 0),
      O196(1 downto 0) => O196(1 downto 0),
      O197(1 downto 0) => O197(1 downto 0),
      O198(1 downto 0) => O198(1 downto 0),
      O199(1 downto 0) => O199(1 downto 0),
      O2 => n_313_gt_wrapper_i,
      O20 => n_784_gt_wrapper_i,
      O200(1 downto 0) => O200(1 downto 0),
      O201 => n_882_gt_wrapper_i,
      O202(1 downto 0) => O202(1 downto 0),
      O203(1 downto 0) => O203(1 downto 0),
      O204(1 downto 0) => O204(1 downto 0),
      O205(1 downto 0) => O205(1 downto 0),
      O206(1 downto 0) => O206(1 downto 0),
      O207(1 downto 0) => O207(1 downto 0),
      O208(1 downto 0) => O208(1 downto 0),
      O209(1 downto 0) => O209(1 downto 0),
      O21 => n_785_gt_wrapper_i,
      O210(1 downto 0) => O210(1 downto 0),
      O211(1 downto 0) => O211(1 downto 0),
      O212(1 downto 0) => O212(1 downto 0),
      O213(1 downto 0) => O213(1 downto 0),
      O214(1 downto 0) => O214(1 downto 0),
      O215(1 downto 0) => O215(1 downto 0),
      O216(1 downto 0) => O216(1 downto 0),
      O217(1 downto 0) => O217(1 downto 0),
      O218(1 downto 0) => O218(1 downto 0),
      O219(1 downto 0) => O219(1 downto 0),
      O22 => n_786_gt_wrapper_i,
      O220 => n_883_gt_wrapper_i,
      O221 => n_884_gt_wrapper_i,
      O222 => n_885_gt_wrapper_i,
      O223 => n_886_gt_wrapper_i,
      O224(7) => n_887_gt_wrapper_i,
      O224(6) => n_888_gt_wrapper_i,
      O224(5) => n_889_gt_wrapper_i,
      O224(4) => n_890_gt_wrapper_i,
      O224(3) => n_891_gt_wrapper_i,
      O224(2) => n_892_gt_wrapper_i,
      O224(1) => n_893_gt_wrapper_i,
      O224(0) => n_894_gt_wrapper_i,
      O225(7) => n_895_gt_wrapper_i,
      O225(6) => n_896_gt_wrapper_i,
      O225(5) => n_897_gt_wrapper_i,
      O225(4) => n_898_gt_wrapper_i,
      O225(3) => n_899_gt_wrapper_i,
      O225(2) => n_900_gt_wrapper_i,
      O225(1) => n_901_gt_wrapper_i,
      O225(0) => n_902_gt_wrapper_i,
      O226 => n_903_gt_wrapper_i,
      O227 => n_904_gt_wrapper_i,
      O228(7) => got_a_d_r0,
      O228(6) => n_907_gt_wrapper_i,
      O228(5) => n_908_gt_wrapper_i,
      O228(4) => n_909_gt_wrapper_i,
      O228(3) => n_910_gt_wrapper_i,
      O228(2) => n_911_gt_wrapper_i,
      O228(1) => n_912_gt_wrapper_i,
      O228(0) => n_913_gt_wrapper_i,
      O229 => n_914_gt_wrapper_i,
      O23 => n_787_gt_wrapper_i,
      O230 => n_915_gt_wrapper_i,
      O231 => n_916_gt_wrapper_i,
      O232 => n_917_gt_wrapper_i,
      O233 => n_918_gt_wrapper_i,
      O234 => n_919_gt_wrapper_i,
      O235 => n_920_gt_wrapper_i,
      O236 => n_921_gt_wrapper_i,
      O24(7) => n_788_gt_wrapper_i,
      O24(6) => n_789_gt_wrapper_i,
      O24(5) => n_790_gt_wrapper_i,
      O24(4) => n_791_gt_wrapper_i,
      O24(3) => n_792_gt_wrapper_i,
      O24(2) => n_793_gt_wrapper_i,
      O24(1) => n_794_gt_wrapper_i,
      O24(0) => n_795_gt_wrapper_i,
      O25(7) => n_796_gt_wrapper_i,
      O25(6) => n_797_gt_wrapper_i,
      O25(5) => n_798_gt_wrapper_i,
      O25(4) => n_799_gt_wrapper_i,
      O25(3) => n_800_gt_wrapper_i,
      O25(2) => n_801_gt_wrapper_i,
      O25(1) => n_802_gt_wrapper_i,
      O25(0) => n_803_gt_wrapper_i,
      O26 => n_804_gt_wrapper_i,
      O27 => n_805_gt_wrapper_i,
      O28(7) => got_a_d_r0_18,
      O28(6) => n_808_gt_wrapper_i,
      O28(5) => n_809_gt_wrapper_i,
      O28(4) => n_810_gt_wrapper_i,
      O28(3) => n_811_gt_wrapper_i,
      O28(2) => n_812_gt_wrapper_i,
      O28(1) => n_813_gt_wrapper_i,
      O28(0) => n_814_gt_wrapper_i,
      O29 => n_815_gt_wrapper_i,
      O3 => O163,
      O30 => n_816_gt_wrapper_i,
      O31 => n_817_gt_wrapper_i,
      O32 => n_818_gt_wrapper_i,
      O33 => n_819_gt_wrapper_i,
      O34 => n_820_gt_wrapper_i,
      O35(7) => n_829_gt_wrapper_i,
      O35(6) => n_830_gt_wrapper_i,
      O35(5) => n_831_gt_wrapper_i,
      O35(4) => n_832_gt_wrapper_i,
      O35(3) => n_833_gt_wrapper_i,
      O35(2) => n_834_gt_wrapper_i,
      O35(1) => n_835_gt_wrapper_i,
      O35(0) => n_836_gt_wrapper_i,
      O36 => n_837_gt_wrapper_i,
      O37 => n_838_gt_wrapper_i,
      O38(7) => got_a_d_r0_16,
      O38(6) => n_841_gt_wrapper_i,
      O38(5) => n_842_gt_wrapper_i,
      O38(4) => n_843_gt_wrapper_i,
      O38(3) => n_844_gt_wrapper_i,
      O38(2) => n_845_gt_wrapper_i,
      O38(1) => n_846_gt_wrapper_i,
      O38(0) => n_847_gt_wrapper_i,
      O39 => n_848_gt_wrapper_i,
      O4 => n_433_gt_wrapper_i,
      O40 => n_849_gt_wrapper_i,
      O41 => n_850_gt_wrapper_i,
      O42 => n_851_gt_wrapper_i,
      O43 => n_852_gt_wrapper_i,
      O44 => n_853_gt_wrapper_i,
      O45(7) => n_854_gt_wrapper_i,
      O45(6) => n_855_gt_wrapper_i,
      O45(5) => n_856_gt_wrapper_i,
      O45(4) => n_857_gt_wrapper_i,
      O45(3) => n_858_gt_wrapper_i,
      O45(2) => n_859_gt_wrapper_i,
      O45(1) => n_860_gt_wrapper_i,
      O45(0) => n_861_gt_wrapper_i,
      O46(7) => n_862_gt_wrapper_i,
      O46(6) => n_863_gt_wrapper_i,
      O46(5) => n_864_gt_wrapper_i,
      O46(4) => n_865_gt_wrapper_i,
      O46(3) => n_866_gt_wrapper_i,
      O46(2) => n_867_gt_wrapper_i,
      O46(1) => n_868_gt_wrapper_i,
      O46(0) => n_869_gt_wrapper_i,
      O47 => n_870_gt_wrapper_i,
      O48(1 downto 0) => O48(1 downto 0),
      O49(1 downto 0) => O49(1 downto 0),
      O5(31) => n_450_gt_wrapper_i,
      O5(30) => n_451_gt_wrapper_i,
      O5(29) => n_452_gt_wrapper_i,
      O5(28) => n_453_gt_wrapper_i,
      O5(27) => n_454_gt_wrapper_i,
      O5(26) => n_455_gt_wrapper_i,
      O5(25) => n_456_gt_wrapper_i,
      O5(24) => n_457_gt_wrapper_i,
      O5(23) => n_458_gt_wrapper_i,
      O5(22) => n_459_gt_wrapper_i,
      O5(21) => n_460_gt_wrapper_i,
      O5(20) => n_461_gt_wrapper_i,
      O5(19) => n_462_gt_wrapper_i,
      O5(18) => n_463_gt_wrapper_i,
      O5(17) => n_464_gt_wrapper_i,
      O5(16) => n_465_gt_wrapper_i,
      O5(15) => n_466_gt_wrapper_i,
      O5(14) => n_467_gt_wrapper_i,
      O5(13) => n_468_gt_wrapper_i,
      O5(12) => n_469_gt_wrapper_i,
      O5(11) => n_470_gt_wrapper_i,
      O5(10) => n_471_gt_wrapper_i,
      O5(9) => n_472_gt_wrapper_i,
      O5(8) => n_473_gt_wrapper_i,
      O5(7) => n_474_gt_wrapper_i,
      O5(6) => n_475_gt_wrapper_i,
      O5(5) => n_476_gt_wrapper_i,
      O5(4) => n_477_gt_wrapper_i,
      O5(3) => n_478_gt_wrapper_i,
      O5(2) => n_479_gt_wrapper_i,
      O5(1) => n_480_gt_wrapper_i,
      O5(0) => n_481_gt_wrapper_i,
      O50(1 downto 0) => O50(1 downto 0),
      O51(1 downto 0) => O51(1 downto 0),
      O52(1 downto 0) => O52(1 downto 0),
      O53(1 downto 0) => O53(1 downto 0),
      O54(1 downto 0) => O54(1 downto 0),
      O55(1 downto 0) => O55(1 downto 0),
      O56(1 downto 0) => O56(1 downto 0),
      O57(1 downto 0) => O57(1 downto 0),
      O58(1 downto 0) => O58(1 downto 0),
      O59(1 downto 0) => O59(1 downto 0),
      O6(3) => n_482_gt_wrapper_i,
      O6(2) => n_483_gt_wrapper_i,
      O6(1) => n_484_gt_wrapper_i,
      O6(0) => n_485_gt_wrapper_i,
      O60(1 downto 0) => O60(1 downto 0),
      O61(1 downto 0) => O61(1 downto 0),
      O62(1 downto 0) => O62(1 downto 0),
      O63(1 downto 0) => O63(1 downto 0),
      O64(1 downto 0) => O64(1 downto 0),
      O65(1 downto 0) => O65(1 downto 0),
      O66(1 downto 0) => O66(1 downto 0),
      O67(1 downto 0) => O67(1 downto 0),
      O68(1 downto 0) => O68(1 downto 0),
      O69(1 downto 0) => O69(1 downto 0),
      O7(3) => n_486_gt_wrapper_i,
      O7(2) => n_487_gt_wrapper_i,
      O7(1) => n_488_gt_wrapper_i,
      O7(0) => n_489_gt_wrapper_i,
      O70(1 downto 0) => O70(1 downto 0),
      O71(1 downto 0) => O71(1 downto 0),
      O72(1 downto 0) => O72(1 downto 0),
      O73(1 downto 0) => O73(1 downto 0),
      O74(1 downto 0) => O74(1 downto 0),
      O75(1 downto 0) => O75(1 downto 0),
      O76(1 downto 0) => O76(1 downto 0),
      O77(1 downto 0) => O77(1 downto 0),
      O78(1 downto 0) => O78(1 downto 0),
      O79(1 downto 0) => O79(1 downto 0),
      O8 => O182,
      O80(1 downto 0) => O80(1 downto 0),
      O81(1 downto 0) => O81(1 downto 0),
      O82(1 downto 0) => O82(1 downto 0),
      O83(1 downto 0) => O83(1 downto 0),
      O84(1 downto 0) => O84(1 downto 0),
      O85(1 downto 0) => O85(1 downto 0),
      O86(1 downto 0) => O86(1 downto 0),
      O87(1 downto 0) => O87(1 downto 0),
      O88(1 downto 0) => O88(1 downto 0),
      O89(1 downto 0) => O89(1 downto 0),
      O9 => n_548_gt_wrapper_i,
      O90(1 downto 0) => O90(1 downto 0),
      O91(1 downto 0) => O91(1 downto 0),
      O92(1 downto 0) => O92(1 downto 0),
      O93(1 downto 0) => O93(1 downto 0),
      O94(1 downto 0) => O94(1 downto 0),
      O95(1 downto 0) => O95(1 downto 0),
      O96(1 downto 0) => O96(1 downto 0),
      O97(1 downto 0) => O97(1 downto 0),
      O98(1 downto 0) => O98(1 downto 0),
      O99(1 downto 0) => O99(1 downto 0),
      RXCHARISK(3) => n_371_gt_wrapper_i,
      RXCHARISK(2) => n_372_gt_wrapper_i,
      RXCHARISK(1) => n_373_gt_wrapper_i,
      RXCHARISK(0) => n_374_gt_wrapper_i,
      RXDATA(31) => n_335_gt_wrapper_i,
      RXDATA(30) => n_336_gt_wrapper_i,
      RXDATA(29) => n_337_gt_wrapper_i,
      RXDATA(28) => n_338_gt_wrapper_i,
      RXDATA(27) => n_339_gt_wrapper_i,
      RXDATA(26) => n_340_gt_wrapper_i,
      RXDATA(25) => n_341_gt_wrapper_i,
      RXDATA(24) => n_342_gt_wrapper_i,
      RXDATA(23) => n_343_gt_wrapper_i,
      RXDATA(22) => n_344_gt_wrapper_i,
      RXDATA(21) => n_345_gt_wrapper_i,
      RXDATA(20) => n_346_gt_wrapper_i,
      RXDATA(19) => n_347_gt_wrapper_i,
      RXDATA(18) => n_348_gt_wrapper_i,
      RXDATA(17) => n_349_gt_wrapper_i,
      RXDATA(16) => n_350_gt_wrapper_i,
      RXDATA(15) => n_351_gt_wrapper_i,
      RXDATA(14) => n_352_gt_wrapper_i,
      RXDATA(13) => n_353_gt_wrapper_i,
      RXDATA(12) => n_354_gt_wrapper_i,
      RXDATA(11) => n_355_gt_wrapper_i,
      RXDATA(10) => n_356_gt_wrapper_i,
      RXDATA(9) => n_357_gt_wrapper_i,
      RXDATA(8) => n_358_gt_wrapper_i,
      RXDATA(7) => n_359_gt_wrapper_i,
      RXDATA(6) => n_360_gt_wrapper_i,
      RXDATA(5) => n_361_gt_wrapper_i,
      RXDATA(4) => n_362_gt_wrapper_i,
      RXDATA(3) => n_363_gt_wrapper_i,
      RXDATA(2) => n_364_gt_wrapper_i,
      RXDATA(1) => n_365_gt_wrapper_i,
      RXDATA(0) => n_366_gt_wrapper_i,
      TXCHARISK(3) => n_23_aurora_8b10b_aurora_lane_4byte_0_i,
      TXCHARISK(2) => n_24_aurora_8b10b_aurora_lane_4byte_0_i,
      TXCHARISK(1) => n_25_aurora_8b10b_aurora_lane_4byte_0_i,
      TXCHARISK(0) => n_26_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(31) => n_78_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(30) => n_79_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(29) => n_80_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(28) => n_81_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(27) => n_82_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(26) => n_83_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(25) => n_84_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(24) => n_85_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(23) => n_86_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(22) => n_87_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(21) => n_88_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(20) => n_89_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(19) => n_90_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(18) => n_91_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(17) => n_92_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(16) => n_93_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(15) => n_94_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(14) => n_95_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(13) => n_96_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(12) => n_97_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(11) => n_98_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(10) => n_99_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(9) => n_100_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(8) => n_101_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(7) => n_102_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(6) => n_103_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(5) => n_104_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(4) => n_105_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(3) => n_106_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(2) => n_107_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(1) => n_108_aurora_8b10b_aurora_lane_4byte_0_i,
      TXDATA(0) => n_109_aurora_8b10b_aurora_lane_4byte_0_i,
      ch_bond_done_i(3 downto 0) => ch_bond_done_i(3 downto 0),
      consecutive_commas_r => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r\,
      consecutive_commas_r_3 => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_2\,
      consecutive_commas_r_5 => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_7\,
      consecutive_commas_r_7 => \aurora_8b10b_lane_init_sm_4byte_i/consecutive_commas_r_12\,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpaddr_in_lane2(8 downto 0) => drpaddr_in_lane2(8 downto 0),
      drpaddr_in_lane3(8 downto 0) => drpaddr_in_lane3(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdi_in_lane2(15 downto 0) => drpdi_in_lane2(15 downto 0),
      drpdi_in_lane3(15 downto 0) => drpdi_in_lane3(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpdo_out_lane2(15 downto 0) => drpdo_out_lane2(15 downto 0),
      drpdo_out_lane3(15 downto 0) => drpdo_out_lane3(15 downto 0),
      drpen_in => drpen_in,
      drpen_in_lane1 => drpen_in_lane1,
      drpen_in_lane2 => drpen_in_lane2,
      drpen_in_lane3 => drpen_in_lane3,
      drpwe_in => drpwe_in,
      drpwe_in_lane1 => drpwe_in_lane1,
      drpwe_in_lane2 => drpwe_in_lane2,
      drpwe_in_lane3 => drpwe_in_lane3,
      en_chan_sync_i => en_chan_sync_i,
      first_v_received_r => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r\,
      first_v_received_r_10 => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_6\,
      first_v_received_r_11 => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_11\,
      first_v_received_r_9 => \aurora_8b10b_sym_dec_4byte_i/first_v_received_r_1\,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll0refclklost_in => gt0_pll0refclklost_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_reset => gt_reset,
      gtrxreset_i => gtrxreset_i,
      hard_err_gt0 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_19\,
      hard_err_gt0_0 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_17\,
      hard_err_gt0_1 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0_15\,
      hard_err_gt0_2 => \aurora_8b10b_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      link_reset_out => \^link_reset_out\,
      link_reset_r => link_reset_r,
      loopback(2 downto 0) => loopback(2 downto 0),
      pll_not_locked => pll_not_locked,
      power_down => power_down,
      quad1_common_lock_in => quad1_common_lock_in,
      ready_r => \aurora_8b10b_lane_init_sm_4byte_i/ready_r\,
      ready_r_4 => \aurora_8b10b_lane_init_sm_4byte_i/ready_r_3\,
      ready_r_6 => \aurora_8b10b_lane_init_sm_4byte_i/ready_r_8\,
      ready_r_8 => \aurora_8b10b_lane_init_sm_4byte_i/ready_r_13\,
      rx_resetdone_out => rx_resetdone_out,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      rxn(0 to 3) => rxn(0 to 3),
      rxp(0 to 3) => rxp(0 to 3),
      s_out_d1_cdc_to_105 => s_out_d1_cdc_to_105,
      s_out_d1_cdc_to_112 => s_out_d1_cdc_to_112,
      s_out_d1_cdc_to_119 => s_out_d1_cdc_to_119,
      s_out_d1_cdc_to_126 => s_out_d1_cdc_to_126,
      s_out_d1_cdc_to_133 => s_out_d1_cdc_to_133,
      s_out_d1_cdc_to_140 => s_out_d1_cdc_to_140,
      s_out_d1_cdc_to_147 => s_out_d1_cdc_to_147,
      s_out_d1_cdc_to_154 => s_out_d1_cdc_to_154,
      s_out_d1_cdc_to_161 => s_out_d1_cdc_to_161,
      s_out_d1_cdc_to_168 => s_out_d1_cdc_to_168,
      s_out_d1_cdc_to_175 => s_out_d1_cdc_to_175,
      s_out_d1_cdc_to_182 => s_out_d1_cdc_to_182,
      s_out_d1_cdc_to_189 => s_out_d1_cdc_to_189,
      s_out_d1_cdc_to_196 => s_out_d1_cdc_to_196,
      s_out_d1_cdc_to_203 => s_out_d1_cdc_to_203,
      s_out_d1_cdc_to_210 => s_out_d1_cdc_to_210,
      s_out_d1_cdc_to_217 => s_out_d1_cdc_to_217,
      s_out_d1_cdc_to_224 => s_out_d1_cdc_to_224,
      s_out_d1_cdc_to_231 => s_out_d1_cdc_to_231,
      s_out_d1_cdc_to_238 => s_out_d1_cdc_to_238,
      s_out_d1_cdc_to_49 => s_out_d1_cdc_to_49,
      s_out_d1_cdc_to_56 => s_out_d1_cdc_to_56,
      s_out_d1_cdc_to_63 => s_out_d1_cdc_to_63,
      s_out_d1_cdc_to_70 => s_out_d1_cdc_to_70,
      s_out_d1_cdc_to_77 => s_out_d1_cdc_to_77,
      s_out_d1_cdc_to_84 => s_out_d1_cdc_to_84,
      s_out_d1_cdc_to_91 => s_out_d1_cdc_to_91,
      s_out_d1_cdc_to_98 => s_out_d1_cdc_to_98,
      s_out_d2_106 => s_out_d2_106,
      s_out_d2_113 => s_out_d2_113,
      s_out_d2_120 => s_out_d2_120,
      s_out_d2_127 => s_out_d2_127,
      s_out_d2_134 => s_out_d2_134,
      s_out_d2_141 => s_out_d2_141,
      s_out_d2_148 => s_out_d2_148,
      s_out_d2_155 => s_out_d2_155,
      s_out_d2_162 => s_out_d2_162,
      s_out_d2_169 => s_out_d2_169,
      s_out_d2_176 => s_out_d2_176,
      s_out_d2_183 => s_out_d2_183,
      s_out_d2_190 => s_out_d2_190,
      s_out_d2_197 => s_out_d2_197,
      s_out_d2_204 => s_out_d2_204,
      s_out_d2_211 => s_out_d2_211,
      s_out_d2_218 => s_out_d2_218,
      s_out_d2_225 => s_out_d2_225,
      s_out_d2_232 => s_out_d2_232,
      s_out_d2_239 => s_out_d2_239,
      s_out_d2_50 => s_out_d2_50,
      s_out_d2_57 => s_out_d2_57,
      s_out_d2_64 => s_out_d2_64,
      s_out_d2_71 => s_out_d2_71,
      s_out_d2_78 => s_out_d2_78,
      s_out_d2_85 => s_out_d2_85,
      s_out_d2_92 => s_out_d2_92,
      s_out_d2_99 => s_out_d2_99,
      s_out_d3_100 => s_out_d3_100,
      s_out_d3_107 => s_out_d3_107,
      s_out_d3_114 => s_out_d3_114,
      s_out_d3_121 => s_out_d3_121,
      s_out_d3_128 => s_out_d3_128,
      s_out_d3_135 => s_out_d3_135,
      s_out_d3_142 => s_out_d3_142,
      s_out_d3_149 => s_out_d3_149,
      s_out_d3_156 => s_out_d3_156,
      s_out_d3_163 => s_out_d3_163,
      s_out_d3_170 => s_out_d3_170,
      s_out_d3_177 => s_out_d3_177,
      s_out_d3_184 => s_out_d3_184,
      s_out_d3_191 => s_out_d3_191,
      s_out_d3_198 => s_out_d3_198,
      s_out_d3_205 => s_out_d3_205,
      s_out_d3_212 => s_out_d3_212,
      s_out_d3_219 => s_out_d3_219,
      s_out_d3_226 => s_out_d3_226,
      s_out_d3_233 => s_out_d3_233,
      s_out_d3_240 => s_out_d3_240,
      s_out_d3_51 => s_out_d3_51,
      s_out_d3_58 => s_out_d3_58,
      s_out_d3_65 => s_out_d3_65,
      s_out_d3_72 => s_out_d3_72,
      s_out_d3_79 => s_out_d3_79,
      s_out_d3_86 => s_out_d3_86,
      s_out_d3_93 => s_out_d3_93,
      s_out_d4_101 => s_out_d4_101,
      s_out_d4_108 => s_out_d4_108,
      s_out_d4_115 => s_out_d4_115,
      s_out_d4_122 => s_out_d4_122,
      s_out_d4_129 => s_out_d4_129,
      s_out_d4_136 => s_out_d4_136,
      s_out_d4_143 => s_out_d4_143,
      s_out_d4_150 => s_out_d4_150,
      s_out_d4_157 => s_out_d4_157,
      s_out_d4_164 => s_out_d4_164,
      s_out_d4_171 => s_out_d4_171,
      s_out_d4_178 => s_out_d4_178,
      s_out_d4_185 => s_out_d4_185,
      s_out_d4_192 => s_out_d4_192,
      s_out_d4_199 => s_out_d4_199,
      s_out_d4_206 => s_out_d4_206,
      s_out_d4_213 => s_out_d4_213,
      s_out_d4_220 => s_out_d4_220,
      s_out_d4_227 => s_out_d4_227,
      s_out_d4_234 => s_out_d4_234,
      s_out_d4_241 => s_out_d4_241,
      s_out_d4_52 => s_out_d4_52,
      s_out_d4_59 => s_out_d4_59,
      s_out_d4_66 => s_out_d4_66,
      s_out_d4_73 => s_out_d4_73,
      s_out_d4_80 => s_out_d4_80,
      s_out_d4_87 => s_out_d4_87,
      s_out_d4_94 => s_out_d4_94,
      s_out_d5_102 => s_out_d5_102,
      s_out_d5_109 => s_out_d5_109,
      s_out_d5_116 => s_out_d5_116,
      s_out_d5_123 => s_out_d5_123,
      s_out_d5_130 => s_out_d5_130,
      s_out_d5_137 => s_out_d5_137,
      s_out_d5_144 => s_out_d5_144,
      s_out_d5_151 => s_out_d5_151,
      s_out_d5_158 => s_out_d5_158,
      s_out_d5_165 => s_out_d5_165,
      s_out_d5_172 => s_out_d5_172,
      s_out_d5_179 => s_out_d5_179,
      s_out_d5_186 => s_out_d5_186,
      s_out_d5_193 => s_out_d5_193,
      s_out_d5_200 => s_out_d5_200,
      s_out_d5_207 => s_out_d5_207,
      s_out_d5_214 => s_out_d5_214,
      s_out_d5_221 => s_out_d5_221,
      s_out_d5_228 => s_out_d5_228,
      s_out_d5_235 => s_out_d5_235,
      s_out_d5_242 => s_out_d5_242,
      s_out_d5_53 => s_out_d5_53,
      s_out_d5_60 => s_out_d5_60,
      s_out_d5_67 => s_out_d5_67,
      s_out_d5_74 => s_out_d5_74,
      s_out_d5_81 => s_out_d5_81,
      s_out_d5_88 => s_out_d5_88,
      s_out_d5_95 => s_out_d5_95,
      s_out_d6_103 => s_out_d6_103,
      s_out_d6_110 => s_out_d6_110,
      s_out_d6_117 => s_out_d6_117,
      s_out_d6_124 => s_out_d6_124,
      s_out_d6_131 => s_out_d6_131,
      s_out_d6_138 => s_out_d6_138,
      s_out_d6_145 => s_out_d6_145,
      s_out_d6_152 => s_out_d6_152,
      s_out_d6_159 => s_out_d6_159,
      s_out_d6_166 => s_out_d6_166,
      s_out_d6_173 => s_out_d6_173,
      s_out_d6_180 => s_out_d6_180,
      s_out_d6_187 => s_out_d6_187,
      s_out_d6_194 => s_out_d6_194,
      s_out_d6_201 => s_out_d6_201,
      s_out_d6_208 => s_out_d6_208,
      s_out_d6_215 => s_out_d6_215,
      s_out_d6_222 => s_out_d6_222,
      s_out_d6_229 => s_out_d6_229,
      s_out_d6_236 => s_out_d6_236,
      s_out_d6_243 => s_out_d6_243,
      s_out_d6_54 => s_out_d6_54,
      s_out_d6_61 => s_out_d6_61,
      s_out_d6_68 => s_out_d6_68,
      s_out_d6_75 => s_out_d6_75,
      s_out_d6_82 => s_out_d6_82,
      s_out_d6_89 => s_out_d6_89,
      s_out_d6_96 => s_out_d6_96,
      s_out_d7_104 => s_out_d7_104,
      s_out_d7_111 => s_out_d7_111,
      s_out_d7_118 => s_out_d7_118,
      s_out_d7_125 => s_out_d7_125,
      s_out_d7_132 => s_out_d7_132,
      s_out_d7_139 => s_out_d7_139,
      s_out_d7_146 => s_out_d7_146,
      s_out_d7_153 => s_out_d7_153,
      s_out_d7_160 => s_out_d7_160,
      s_out_d7_167 => s_out_d7_167,
      s_out_d7_174 => s_out_d7_174,
      s_out_d7_181 => s_out_d7_181,
      s_out_d7_188 => s_out_d7_188,
      s_out_d7_195 => s_out_d7_195,
      s_out_d7_202 => s_out_d7_202,
      s_out_d7_209 => s_out_d7_209,
      s_out_d7_216 => s_out_d7_216,
      s_out_d7_223 => s_out_d7_223,
      s_out_d7_230 => s_out_d7_230,
      s_out_d7_237 => s_out_d7_237,
      s_out_d7_244 => s_out_d7_244,
      s_out_d7_55 => s_out_d7_55,
      s_out_d7_62 => s_out_d7_62,
      s_out_d7_69 => s_out_d7_69,
      s_out_d7_76 => s_out_d7_76,
      s_out_d7_83 => s_out_d7_83,
      s_out_d7_90 => s_out_d7_90,
      s_out_d7_97 => s_out_d7_97,
      sync_clk => sync_clk,
      tx_lock => \^tx_lock\,
      tx_out_clk => tx_out_clk,
      tx_resetdone_out => \^tx_resetdone_out\,
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3),
      user_clk => user_clk
    );
rxfsm_data_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => user_clk,
      CE => '1',
      D => n_33_aurora_8b10b_aurora_lane_4byte_2_i,
      Q => rxfsm_data_valid_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_8b10b is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 127 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 127 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 3 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 3 );
    txp : out STD_LOGIC_VECTOR ( 0 to 3 );
    txn : out STD_LOGIC_VECTOR ( 0 to 3 );
    gt_refclk1 : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 3 );
    channel_up : out STD_LOGIC;
    warn_cc : in STD_LOGIC;
    do_cc : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    reset : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_lock : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    drpaddr_in_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane1 : in STD_LOGIC;
    drpdi_in_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out_lane1 : out STD_LOGIC;
    drpdo_out_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane1 : in STD_LOGIC;
    drpaddr_in_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane2 : in STD_LOGIC;
    drpdi_in_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out_lane2 : out STD_LOGIC;
    drpdo_out_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane2 : in STD_LOGIC;
    drpaddr_in_lane3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in_lane3 : in STD_LOGIC;
    drpdi_in_lane3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out_lane3 : out STD_LOGIC;
    drpdo_out_lane3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in_lane3 : in STD_LOGIC;
    gt_common_reset_out : out STD_LOGIC;
    gt0_pll0refclklost_in : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    pll_not_locked : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of aurora_8b10b : entity is true;
  attribute core_generation_info : string;
  attribute core_generation_info of aurora_8b10b : entity is "aurora_8b10b,aurora_8b10b_v10_2,{user_interface=AXI_4_Streaming,backchannel_mode=Sidebands,c_aurora_lanes=4,c_column_used=None,c_gt_clock_1=GTPQ2,c_gt_clock_2=None,c_gt_loc_1=X,c_gt_loc_10=2,c_gt_loc_11=3,c_gt_loc_12=4,c_gt_loc_13=X,c_gt_loc_14=X,c_gt_loc_15=X,c_gt_loc_16=X,c_gt_loc_17=X,c_gt_loc_18=X,c_gt_loc_19=X,c_gt_loc_2=X,c_gt_loc_20=X,c_gt_loc_21=X,c_gt_loc_22=X,c_gt_loc_23=X,c_gt_loc_24=X,c_gt_loc_25=X,c_gt_loc_26=X,c_gt_loc_27=X,c_gt_loc_28=X,c_gt_loc_29=X,c_gt_loc_3=X,c_gt_loc_30=X,c_gt_loc_31=X,c_gt_loc_32=X,c_gt_loc_33=X,c_gt_loc_34=X,c_gt_loc_35=X,c_gt_loc_36=X,c_gt_loc_37=X,c_gt_loc_38=X,c_gt_loc_39=X,c_gt_loc_4=X,c_gt_loc_40=X,c_gt_loc_41=X,c_gt_loc_42=X,c_gt_loc_43=X,c_gt_loc_44=X,c_gt_loc_45=X,c_gt_loc_46=X,c_gt_loc_47=X,c_gt_loc_48=X,c_gt_loc_5=X,c_gt_loc_6=X,c_gt_loc_7=X,c_gt_loc_8=X,c_gt_loc_9=1,c_lane_width=4,c_line_rate=44000,c_nfc=false,c_nfc_mode=IMM,c_refclk_frequency=275000,c_simplex=false,c_simplex_mode=TX,c_stream=true,c_ufc=false,flow_mode=None,interface_mode=Streaming,dataflow_config=Duplex}";
end aurora_8b10b;

architecture STRUCTURE of aurora_8b10b is
  signal \<const0>\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/link_reset_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_lock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d7\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d1_cdc_to\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d2\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d3\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d4\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d5\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d6\ : STD_LOGIC;
  signal \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d7\ : STD_LOGIC;
begin
  gt_common_reset_out <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst: entity work.aurora_8b10baurora_8b10b_core
    port map (
      CHANNEL_UP => channel_up,
      O1(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O10(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O100(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O101(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O102(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O103(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O104(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O105(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O106(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O107(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O108(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O109(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O11(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O110(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O111(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O112(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O113(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O114(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O115(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O116(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O117(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O118(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O119(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O12(1 downto 0) => \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O120(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O121(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O122(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O123(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O124(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O125(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O126(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O127(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O128(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O129(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O13(1 downto 0) => \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O130(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O131(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O132(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O133(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O134(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O135(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O136(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O137(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O138(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O139(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O14(1 downto 0) => \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O140(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O141(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O142(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O143(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O144 => drprdy_out,
      O145(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O146(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O147(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O148(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O149(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O15(1 downto 0) => \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O150(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O151(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O152(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O153(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O154(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O155(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O156(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O157(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O158(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O159(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O16(1 downto 0) => \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O160(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O161(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O162(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O163 => drprdy_out_lane1,
      O164(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O165(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O166(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O167(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O168(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O169(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O17(1 downto 0) => \core_reset_logic_i/pll_not_locked_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O170(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O171(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O172(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O173(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O174(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O175(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O176(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O177(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O178(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O179(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O18(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O180(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O181(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O182 => drprdy_out_lane2,
      O183(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O184(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O185(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O186(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O187(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O188(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O189(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O19(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O190(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O191(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O192(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O193(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O194(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O195(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O196(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O197(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O198(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O199(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O2(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O20(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O200(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O201 => drprdy_out_lane3,
      O202(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O203(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O204(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O205(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O206(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O207(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O208(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O209(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O21(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O210(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O211(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O212(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O213(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O214(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O215(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O216(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O217(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O218(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O219(1 downto 0) => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O22(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O220 => sys_reset_out,
      O23(1 downto 0) => \core_reset_logic_i/tx_lock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O24(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O25(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O26(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O27(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O28(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O29(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O3(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O30(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O31(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O32(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O33(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O34(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O35(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O36(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O37(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O38(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O39(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O4(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O40(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O41(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O42(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O43(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O44(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O45(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O46(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O47(1 downto 0) => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O48(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O49(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O5(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O50(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O51(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O52(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O53(1 downto 0) => \gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O54(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O55(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O56(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O57(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O58(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O59(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O6(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O60(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O61(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O62(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O63(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O64(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O65(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O66(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O67(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O68(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O69(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O7(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O70(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O71(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O72(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O73(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O74(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O75(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O76(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O77(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O78(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O79(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O8(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O80(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O81(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O82(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O83(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O84(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O85(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O86(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O87(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O88(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O89(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O9(1 downto 0) => \core_reset_logic_i/link_reset_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O90(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O91(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O92(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O93(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      O94(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d5\(1 downto 0),
      O95(1 downto 0) => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_level_out_bus_d6\(1 downto 0),
      O96(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      O97(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d2\(1 downto 0),
      O98(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d3\(1 downto 0),
      O99(1 downto 0) => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_level_out_bus_d4\(1 downto 0),
      do_cc => do_cc,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpaddr_in_lane1(8 downto 0) => drpaddr_in_lane1(8 downto 0),
      drpaddr_in_lane2(8 downto 0) => drpaddr_in_lane2(8 downto 0),
      drpaddr_in_lane3(8 downto 0) => drpaddr_in_lane3(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdi_in_lane1(15 downto 0) => drpdi_in_lane1(15 downto 0),
      drpdi_in_lane2(15 downto 0) => drpdi_in_lane2(15 downto 0),
      drpdi_in_lane3(15 downto 0) => drpdi_in_lane3(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpdo_out_lane1(15 downto 0) => drpdo_out_lane1(15 downto 0),
      drpdo_out_lane2(15 downto 0) => drpdo_out_lane2(15 downto 0),
      drpdo_out_lane3(15 downto 0) => drpdo_out_lane3(15 downto 0),
      drpen_in => drpen_in,
      drpen_in_lane1 => drpen_in_lane1,
      drpen_in_lane2 => drpen_in_lane2,
      drpen_in_lane3 => drpen_in_lane3,
      drpwe_in => drpwe_in,
      drpwe_in_lane1 => drpwe_in_lane1,
      drpwe_in_lane2 => drpwe_in_lane2,
      drpwe_in_lane3 => drpwe_in_lane3,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll0refclklost_in => gt0_pll0refclklost_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_reset => gt_reset,
      hard_err => hard_err,
      init_clk_in => init_clk_in,
      lane_up(0 to 3) => lane_up(0 to 3),
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 127) => m_axi_rx_tdata(0 to 127),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      \out\(1 downto 0) => \core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_bus_d1_cdc_to\(1 downto 0),
      pll_not_locked => pll_not_locked,
      power_down => power_down,
      quad1_common_lock_in => quad1_common_lock_in,
      reset => reset,
      rx_resetdone_out => rx_resetdone_out,
      rxn(0 to 3) => rxn(0 to 3),
      rxp(0 to 3) => rxp(0 to 3),
      s_axi_tx_tdata(0 to 127) => s_axi_tx_tdata(0 to 127),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_out_d1_cdc_to => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_0 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_105 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_112 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_119 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_126 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_133 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_14 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_140 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_147 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_154 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_161 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_168 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_175 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_182 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_189 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_196 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_203 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_21 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_210 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_217 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_224 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_231 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_238 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_28 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_35 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_42 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_49 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_56 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_63 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_7 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_70 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_77 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_84 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_91 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d1_cdc_to_98 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d1_cdc_to\,
      s_out_d2 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d2\,
      s_out_d2_1 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d2\,
      s_out_d2_106 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2\,
      s_out_d2_113 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d2\,
      s_out_d2_120 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2\,
      s_out_d2_127 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d2\,
      s_out_d2_134 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2\,
      s_out_d2_141 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d2\,
      s_out_d2_148 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d2\,
      s_out_d2_15 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d2\,
      s_out_d2_155 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d2\,
      s_out_d2_162 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_169 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\,
      s_out_d2_176 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\,
      s_out_d2_183 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_190 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\,
      s_out_d2_197 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\,
      s_out_d2_204 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_211 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\,
      s_out_d2_218 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\,
      s_out_d2_22 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\,
      s_out_d2_225 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d2\,
      s_out_d2_232 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d2\,
      s_out_d2_239 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d2\,
      s_out_d2_29 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\,
      s_out_d2_36 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\,
      s_out_d2_43 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d2\,
      s_out_d2_50 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d2\,
      s_out_d2_57 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d2\,
      s_out_d2_64 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d2\,
      s_out_d2_71 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d2\,
      s_out_d2_78 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d2\,
      s_out_d2_8 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d2\,
      s_out_d2_85 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d2\,
      s_out_d2_92 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d2\,
      s_out_d2_99 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d2\,
      s_out_d3 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d3\,
      s_out_d3_100 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d3\,
      s_out_d3_107 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3\,
      s_out_d3_114 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d3\,
      s_out_d3_121 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3\,
      s_out_d3_128 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d3\,
      s_out_d3_135 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3\,
      s_out_d3_142 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d3\,
      s_out_d3_149 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d3\,
      s_out_d3_156 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d3\,
      s_out_d3_16 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d3\,
      s_out_d3_163 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_170 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\,
      s_out_d3_177 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\,
      s_out_d3_184 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_191 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\,
      s_out_d3_198 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\,
      s_out_d3_2 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d3\,
      s_out_d3_205 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_212 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\,
      s_out_d3_219 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\,
      s_out_d3_226 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d3\,
      s_out_d3_23 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\,
      s_out_d3_233 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d3\,
      s_out_d3_240 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d3\,
      s_out_d3_30 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\,
      s_out_d3_37 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\,
      s_out_d3_44 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d3\,
      s_out_d3_51 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d3\,
      s_out_d3_58 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d3\,
      s_out_d3_65 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d3\,
      s_out_d3_72 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d3\,
      s_out_d3_79 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d3\,
      s_out_d3_86 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d3\,
      s_out_d3_9 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d3\,
      s_out_d3_93 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d3\,
      s_out_d4 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d4\,
      s_out_d4_10 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d4\,
      s_out_d4_101 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d4\,
      s_out_d4_108 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4\,
      s_out_d4_115 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d4\,
      s_out_d4_122 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4\,
      s_out_d4_129 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d4\,
      s_out_d4_136 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4\,
      s_out_d4_143 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d4\,
      s_out_d4_150 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d4\,
      s_out_d4_157 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d4\,
      s_out_d4_164 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_17 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d4\,
      s_out_d4_171 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\,
      s_out_d4_178 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\,
      s_out_d4_185 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_192 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\,
      s_out_d4_199 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\,
      s_out_d4_206 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_213 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\,
      s_out_d4_220 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\,
      s_out_d4_227 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d4\,
      s_out_d4_234 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d4\,
      s_out_d4_24 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\,
      s_out_d4_241 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d4\,
      s_out_d4_3 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d4\,
      s_out_d4_31 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\,
      s_out_d4_38 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\,
      s_out_d4_45 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d4\,
      s_out_d4_52 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d4\,
      s_out_d4_59 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d4\,
      s_out_d4_66 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d4\,
      s_out_d4_73 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d4\,
      s_out_d4_80 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d4\,
      s_out_d4_87 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d4\,
      s_out_d4_94 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d4\,
      s_out_d5 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d5\,
      s_out_d5_102 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d5\,
      s_out_d5_109 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5\,
      s_out_d5_11 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d5\,
      s_out_d5_116 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d5\,
      s_out_d5_123 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5\,
      s_out_d5_130 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d5\,
      s_out_d5_137 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5\,
      s_out_d5_144 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d5\,
      s_out_d5_151 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d5\,
      s_out_d5_158 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d5\,
      s_out_d5_165 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_172 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\,
      s_out_d5_179 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\,
      s_out_d5_18 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d5\,
      s_out_d5_186 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_193 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\,
      s_out_d5_200 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\,
      s_out_d5_207 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_214 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\,
      s_out_d5_221 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\,
      s_out_d5_228 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d5\,
      s_out_d5_235 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d5\,
      s_out_d5_242 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d5\,
      s_out_d5_25 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\,
      s_out_d5_32 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\,
      s_out_d5_39 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\,
      s_out_d5_4 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d5\,
      s_out_d5_46 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d5\,
      s_out_d5_53 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d5\,
      s_out_d5_60 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d5\,
      s_out_d5_67 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d5\,
      s_out_d5_74 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d5\,
      s_out_d5_81 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d5\,
      s_out_d5_88 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d5\,
      s_out_d5_95 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d5\,
      s_out_d6 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d6\,
      s_out_d6_103 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d6\,
      s_out_d6_110 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6\,
      s_out_d6_117 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d6\,
      s_out_d6_12 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d6\,
      s_out_d6_124 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6\,
      s_out_d6_131 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d6\,
      s_out_d6_138 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6\,
      s_out_d6_145 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d6\,
      s_out_d6_152 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d6\,
      s_out_d6_159 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d6\,
      s_out_d6_166 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_173 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\,
      s_out_d6_180 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\,
      s_out_d6_187 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_19 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d6\,
      s_out_d6_194 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\,
      s_out_d6_201 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\,
      s_out_d6_208 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_215 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\,
      s_out_d6_222 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\,
      s_out_d6_229 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d6\,
      s_out_d6_236 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d6\,
      s_out_d6_243 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d6\,
      s_out_d6_26 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\,
      s_out_d6_33 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\,
      s_out_d6_40 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\,
      s_out_d6_47 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d6\,
      s_out_d6_5 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d6\,
      s_out_d6_54 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d6\,
      s_out_d6_61 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d6\,
      s_out_d6_68 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d6\,
      s_out_d6_75 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d6\,
      s_out_d6_82 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d6\,
      s_out_d6_89 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d6\,
      s_out_d6_96 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d6\,
      s_out_d7 => \core_reset_logic_i/tx_resetdone_cdc_sync/s_out_d7\,
      s_out_d7_104 => \gt_wrapper_i/gt_txresetfsm_i/pll1lock_cdc_sync/s_out_d7\,
      s_out_d7_111 => \gt_wrapper_i/gt_rxresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7\,
      s_out_d7_118 => \gt_wrapper_i/gt_rxresetfsm_i/rx_fsm_reset_done_int_cdc_sync/s_out_d7\,
      s_out_d7_125 => \gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7\,
      s_out_d7_13 => \core_reset_logic_i/pll_not_locked_cdc_sync/s_out_d7\,
      s_out_d7_132 => \gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_out_d7\,
      s_out_d7_139 => \gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7\,
      s_out_d7_146 => \gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_out_d7\,
      s_out_d7_153 => \gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/s_out_d7\,
      s_out_d7_160 => \gt_wrapper_i/gt_rxresetfsm_i/pll1lock_cdc_sync/s_out_d7\,
      s_out_d7_167 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_174 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\,
      s_out_d7_181 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\,
      s_out_d7_188 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_195 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\,
      s_out_d7_20 => \core_reset_logic_i/tx_lock_cdc_sync/s_out_d7\,
      s_out_d7_202 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\,
      s_out_d7_209 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_216 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\,
      s_out_d7_223 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\,
      s_out_d7_230 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_out_d7\,
      s_out_d7_237 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/rst_cdc_sync/s_out_d7\,
      s_out_d7_244 => \gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_out_d7\,
      s_out_d7_27 => \aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\,
      s_out_d7_34 => \aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\,
      s_out_d7_41 => \aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\,
      s_out_d7_48 => \aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_out_d7\,
      s_out_d7_55 => \gt_wrapper_i/gtrxreset_cdc_sync/s_out_d7\,
      s_out_d7_6 => \core_reset_logic_i/link_reset_cdc_sync/s_out_d7\,
      s_out_d7_62 => \gt_wrapper_i/gt_txresetfsm_i/run_phase_alignment_int_cdc_sync/s_out_d7\,
      s_out_d7_69 => \gt_wrapper_i/gt_txresetfsm_i/tx_fsm_reset_done_int_cdc_sync/s_out_d7\,
      s_out_d7_76 => \gt_wrapper_i/gt_txresetfsm_i/time_out_wait_bypass_cdc_sync/s_out_d7\,
      s_out_d7_83 => \gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_out_d7\,
      s_out_d7_90 => \gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_cdc_sync/s_out_d7\,
      s_out_d7_97 => \gt_wrapper_i/gt_txresetfsm_i/pll0lock_cdc_sync/s_out_d7\,
      soft_err => soft_err,
      sync_clk => sync_clk,
      tx_lock => tx_lock,
      tx_out_clk => tx_out_clk,
      tx_resetdone_out => tx_resetdone_out,
      txn(0 to 3) => txn(0 to 3),
      txp(0 to 3) => txp(0 to 3),
      user_clk => user_clk
    );
end STRUCTURE;
