
---------- Begin Simulation Statistics ----------
final_tick                                83328844000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283825                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687920                       # Number of bytes of host memory used
host_op_rate                                   284382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   352.33                       # Real time elapsed on the host
host_tick_rate                              236507628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083329                       # Number of seconds simulated
sim_ticks                                 83328844000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617147                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095627                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103681                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478272                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666577                       # CPI: cycles per instruction
system.cpu.discardedOps                        190837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610693                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403348                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001643                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34132462                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600032                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166657688                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531438     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196370                       # Class of committed instruction
system.cpu.tickCycles                       132525226                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229672                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          167                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            348                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37992                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72911                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33582                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85187                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25099520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25099520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123179                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151526750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841771500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289251                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2126783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174958336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175030912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106840                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9332608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           816050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025114                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815535     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    515      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             816050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2025224500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771899995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1127500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585982                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586026                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data              585982                       # number of overall hits
system.l2.overall_hits::total                  586026                       # number of overall hits
system.l2.demand_misses::.cpu.inst                407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123184                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               407                       # number of overall misses
system.l2.overall_misses::.cpu.data            122777                       # number of overall misses
system.l2.overall_misses::total                123184                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11204759000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11239915500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11204759000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11239915500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709210                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709210                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173692                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173692                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86379.606880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91261.058667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91244.930348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86379.606880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91261.058667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91244.930348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72911                       # number of writebacks
system.l2.writebacks::total                     72911                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31086500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9976689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10007776000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31086500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9976689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10007776000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173685                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173685                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76379.606880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81261.928616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81245.796767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76379.606880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81261.928616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81245.796767                       # average overall mshr miss latency
system.l2.replacements                         106840                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            204064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204064                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7939778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7939778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93204.109782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93204.109782                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7087908500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7087908500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83204.109782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83204.109782                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86379.606880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86379.606880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31086500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31086500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76379.606880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76379.606880                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3264980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3264980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86857.688215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86857.688215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2888781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2888781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76859.944127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76859.944127                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.408247                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123224                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.502629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.721125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.759809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15883.927313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973292                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11462472                       # Number of tag accesses
system.l2.tags.data_accesses                 11462472                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15714816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15766912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9332608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9332608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            625186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188587952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189213137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       625186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           625186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111997330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111997330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111997330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           625186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188587952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301210467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003483584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8786                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137175                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72911                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145822                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4632051500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9250701500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18804.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37554.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203266                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145822                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.691861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.393570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.241232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3491      4.81%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44371     61.12%     65.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4541      6.26%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1596      2.20%     74.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1456      2.01%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1794      2.47%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          839      1.16%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          871      1.20%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13638     18.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.036422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.282340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.565814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8754     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           28      0.32%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8786                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.594764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.565188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6378     72.60%     72.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.39%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2139     24.35%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.54%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              166      1.89%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15764992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9331648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15766912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9332608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83328797000                       # Total gap between requests
system.mem_ctrls.avgGap                     424951.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15712896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9331648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 625185.680002953159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188564910.368851393461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111985808.899497032166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145822                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26741000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9223960500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1944416535500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32851.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37565.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13334178.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256661580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136403685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876977640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377938440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17527120380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17238596160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42991575165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.926696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44618793500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35927530500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261702420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139090545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           881804280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383148000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17725488930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17071548960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43040660415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.515751                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44181872000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36364452000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050807                       # number of overall hits
system.cpu.icache.overall_hits::total         8050807                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          451                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36798000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36798000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36798000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36798000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051258                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051258                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81592.017738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81592.017738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81592.017738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81592.017738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36347000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80592.017738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80592.017738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80592.017738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80592.017738                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050807                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36798000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81592.017738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81592.017738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80592.017738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80592.017738                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.649407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17852.013304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   281.649407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.550096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550096                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312026                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51312590                       # number of overall hits
system.cpu.dcache.overall_hits::total        51312590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748065                       # number of overall misses
system.cpu.dcache.overall_misses::total        748065                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21260356500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21260356500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21260356500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21260356500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28722.021829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28722.021829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28420.466804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28420.466804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658103                       # number of writebacks
system.cpu.dcache.writebacks::total            658103                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35407                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35407                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18122058500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18122058500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18458656500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18458656500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25712.195873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25712.195873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26043.629076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26043.629076                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8165349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8165349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19527.180243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19527.180243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2600                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7603370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7603370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18296.992201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18296.992201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13095007500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13095007500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40660.401232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40660.401232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10518688500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10518688500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36365.262350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36365.262350                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    336598000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    336598000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85106.953224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85106.953224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.366995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.397904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.366995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830221                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830221                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83328844000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
