Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/41-openroad-repairantennas/1-diodeinsertion/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000425    0.547458 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015751    0.205409    0.762618    1.310076 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.205410    0.000296    1.310373 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004986    0.294488    0.219295    1.529668 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.294488    0.000054    1.529722 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003783    0.170238    0.143121    1.672843 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.170238    0.000041    1.672884 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.672884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000425    0.547458 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797458   clock uncertainty
                                  0.000000    0.797458   clock reconvergence pessimism
                                  0.121386    0.918845   library hold time
                                              0.918845   data required time
---------------------------------------------------------------------------------------------
                                              0.918845   data required time
                                             -1.672884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754039   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000472    0.545127 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014956    0.198834    0.756618    1.301745 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.198834    0.000241    1.301986 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005068    0.254778    0.209298    1.511284 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.254778    0.000101    1.511385 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003727    0.204888    0.177386    1.688771 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.204888    0.000039    1.688810 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.688810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000472    0.545127 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795127   clock uncertainty
                                  0.000000    0.795127   clock reconvergence pessimism
                                  0.113565    0.908692   library hold time
                                              0.908692   data required time
---------------------------------------------------------------------------------------------
                                              0.908692   data required time
                                             -1.688810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780119   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000407    0.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023856    0.275516    0.814407    1.361848 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.275516    0.000219    1.362067 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007011    0.311623    0.319021    1.681088 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.311623    0.000160    1.681248 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004761    0.186234    0.156527    1.837775 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.186234    0.000094    1.837869 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.837869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000407    0.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797441   clock uncertainty
                                  0.000000    0.797441   clock reconvergence pessimism
                                  0.118091    0.915532   library hold time
                                              0.915532   data required time
---------------------------------------------------------------------------------------------
                                              0.915532   data required time
                                             -1.837869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.922337   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000246    0.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030182    0.550072    1.124504    1.671783 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.550072    0.000234    1.672017 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006490    0.229735    0.161887    1.833904 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.229735    0.000144    1.834048 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.834048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000246    0.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797279   clock uncertainty
                                  0.000000    0.797279   clock reconvergence pessimism
                                  0.109129    0.906408   library hold time
                                              0.906408   data required time
---------------------------------------------------------------------------------------------
                                              0.906408   data required time
                                             -1.834048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927639   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000463    0.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016972    0.215619    0.770080    1.315198 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.215619    0.000257    1.315455 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003231    0.148532    0.389015    1.704470 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.148532    0.000032    1.704502 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003324    0.115601    0.340499    2.045001 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.115601    0.000033    2.045034 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.045034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000463    0.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795118   clock uncertainty
                                  0.000000    0.795118   clock reconvergence pessimism
                                  0.132025    0.927143   library hold time
                                              0.927143   data required time
---------------------------------------------------------------------------------------------
                                              0.927143   data required time
                                             -2.045034   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117891   slack (MET)


Startpoint: _652_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000479    0.547512 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004496    0.167387    0.872630    1.420142 ^ _652_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.167387    0.000047    1.420189 ^ _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007875    0.196373    0.192405    1.612595 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.196373    0.000192    1.612787 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014234    0.402666    0.298053    1.910840 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.402666    0.000132    1.910972 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004778    0.179257    0.129729    2.040701 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.179257    0.000096    2.040797 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004177    0.110484    0.277316    2.318113 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.110484    0.000048    2.318161 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.318161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265    0.544920 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.794920   clock uncertainty
                                  0.000000    0.794920   clock reconvergence pessimism
                                  0.133083    0.928003   library hold time
                                              0.928003   data required time
---------------------------------------------------------------------------------------------
                                              0.928003   data required time
                                             -2.318161   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390158   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460419    0.003399    4.706834 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076138    0.346391    0.480856    5.187690 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.346394    0.001664    5.189354 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.189354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000491    0.547525 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797525   clock uncertainty
                                  0.000000    0.797525   clock reconvergence pessimism
                                  0.363281    1.160806   library removal time
                                              1.160806   data required time
---------------------------------------------------------------------------------------------
                                              1.160806   data required time
                                             -5.189354   data arrival time
---------------------------------------------------------------------------------------------
                                              4.028548   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001644    5.206128 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000425    0.547458 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797458   clock uncertainty
                                  0.000000    0.797458   clock reconvergence pessimism
                                  0.366290    1.163749   library removal time
                                              1.163749   data required time
---------------------------------------------------------------------------------------------
                                              1.163749   data required time
                                             -5.206128   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042379   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001642    5.206126 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000407    0.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797441   clock uncertainty
                                  0.000000    0.797441   clock reconvergence pessimism
                                  0.366290    1.163731   library removal time
                                              1.163731   data required time
---------------------------------------------------------------------------------------------
                                              1.163731   data required time
                                             -5.206126   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001638    5.206122 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000246    0.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797279   clock uncertainty
                                  0.000000    0.797279   clock reconvergence pessimism
                                  0.366290    1.163569   library removal time
                                              1.163569   data required time
---------------------------------------------------------------------------------------------
                                              1.163569   data required time
                                             -5.206122   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042552   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383170    0.001994    5.206478 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206478   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000491    0.547524 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797524   clock uncertainty
                                  0.000000    0.797524   clock reconvergence pessimism
                                  0.366291    1.163815   library removal time
                                              1.163815   data required time
---------------------------------------------------------------------------------------------
                                              1.163815   data required time
                                             -5.206478   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042662   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383172    0.002111    5.206595 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000479    0.547512 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797512   clock uncertainty
                                  0.000000    0.797512   clock reconvergence pessimism
                                  0.366291    1.163804   library removal time
                                              1.163804   data required time
---------------------------------------------------------------------------------------------
                                              1.163804   data required time
                                             -5.206595   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042791   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377175    0.002843    5.757403 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757403   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000463    0.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795118   clock uncertainty
                                  0.000000    0.795118   clock reconvergence pessimism
                                  0.365247    1.160365   library removal time
                                              1.160365   data required time
---------------------------------------------------------------------------------------------
                                              1.160365   data required time
                                             -5.757403   data arrival time
---------------------------------------------------------------------------------------------
                                              4.597038   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002918    5.757479 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000472    0.545127 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795127   clock uncertainty
                                  0.000000    0.795127   clock reconvergence pessimism
                                  0.365247    1.160374   library removal time
                                              1.160374   data required time
---------------------------------------------------------------------------------------------
                                              1.160374   data required time
                                             -5.757479   data arrival time
---------------------------------------------------------------------------------------------
                                              4.597104   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002922    5.757483 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265    0.544920 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.794920   clock uncertainty
                                  0.000000    0.794920   clock reconvergence pessimism
                                  0.365247    1.160168   library removal time
                                              1.160168   data required time
---------------------------------------------------------------------------------------------
                                              1.160168   data required time
                                             -5.757483   data arrival time
---------------------------------------------------------------------------------------------
                                              4.597315   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002922    5.757483 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757483   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265   20.544922 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294922   clock uncertainty
                                  0.000000   20.294922   clock reconvergence pessimism
                                  0.202117   20.497040   library recovery time
                                             20.497040   data required time
---------------------------------------------------------------------------------------------
                                             20.497040   data required time
                                             -5.757483   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739556   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002918    5.757479 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757479   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000471   20.545128 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295128   clock uncertainty
                                  0.000000   20.295128   clock reconvergence pessimism
                                  0.202117   20.497246   library recovery time
                                             20.497246   data required time
---------------------------------------------------------------------------------------------
                                             20.497246   data required time
                                             -5.757479   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739767   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377175    0.002843    5.757403 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757403   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000462   20.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295118   clock uncertainty
                                  0.000000   20.295118   clock reconvergence pessimism
                                  0.202118   20.497236   library recovery time
                                             20.497236   data required time
---------------------------------------------------------------------------------------------
                                             20.497236   data required time
                                             -5.757403   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739833   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000482    4.673515 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003727    0.386642    0.303014    4.976529 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.386642    0.000040    4.976569 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.976569   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000471   20.545128 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295128   clock uncertainty
                                  0.000000   20.295128   clock reconvergence pessimism
                                 -0.351869   19.943258   library setup time
                                             19.943258   data required time
---------------------------------------------------------------------------------------------
                                             19.943258   data required time
                                             -4.976569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.966690   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000685    4.673717 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006490    0.334215    0.276195    4.949912 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.334215    0.000144    4.950056 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.950056   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000247   20.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297281   clock uncertainty
                                  0.000000   20.297281   clock reconvergence pessimism
                                 -0.343222   19.954058   library setup time
                                             19.954058   data required time
---------------------------------------------------------------------------------------------
                                             19.954058   data required time
                                             -4.950056   data arrival time
---------------------------------------------------------------------------------------------
                                             15.004002   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000639    4.673671 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004761    0.286297    0.261005    4.934677 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.286297    0.000094    4.934771 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.934771   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000409   20.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297443   clock uncertainty
                                  0.000000   20.297443   clock reconvergence pessimism
                                 -0.334400   19.963041   library setup time
                                             19.963041   data required time
---------------------------------------------------------------------------------------------
                                             19.963041   data required time
                                             -4.934771   data arrival time
---------------------------------------------------------------------------------------------
                                             15.028271   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000684    4.673717 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003783    0.264290    0.243156    4.916873 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.264290    0.000041    4.916914 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.916914   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000426   20.547459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297461   clock uncertainty
                                  0.000000   20.297461   clock reconvergence pessimism
                                 -0.330252   19.967209   library setup time
                                             19.967209   data required time
---------------------------------------------------------------------------------------------
                                             19.967209   data required time
                                             -4.916914   data arrival time
---------------------------------------------------------------------------------------------
                                             15.050296   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000207    4.360566 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003324    0.176738    0.454728    4.815295 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.176738    0.000033    4.815327 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.815327   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000462   20.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295118   clock uncertainty
                                  0.000000   20.295118   clock reconvergence pessimism
                                 -0.314571   19.980547   library setup time
                                             19.980547   data required time
---------------------------------------------------------------------------------------------
                                             19.980547   data required time
                                             -4.815327   data arrival time
---------------------------------------------------------------------------------------------
                                             15.165220   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383172    0.002111    5.206595 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206595   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000480   20.547512 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297514   clock uncertainty
                                  0.000000   20.297514   clock reconvergence pessimism
                                  0.201689   20.499203   library recovery time
                                             20.499203   data required time
---------------------------------------------------------------------------------------------
                                             20.499203   data required time
                                             -5.206595   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292608   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383170    0.001994    5.206478 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206478   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000492   20.547525 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297525   clock uncertainty
                                  0.000000   20.297525   clock reconvergence pessimism
                                  0.201689   20.499216   library recovery time
                                             20.499216   data required time
---------------------------------------------------------------------------------------------
                                             20.499216   data required time
                                             -5.206478   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292738   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001638    5.206122 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000247   20.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297281   clock uncertainty
                                  0.000000   20.297281   clock reconvergence pessimism
                                  0.201691   20.498972   library recovery time
                                             20.498972   data required time
---------------------------------------------------------------------------------------------
                                             20.498972   data required time
                                             -5.206122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292850   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001642    5.206126 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206126   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000409   20.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297443   clock uncertainty
                                  0.000000   20.297443   clock reconvergence pessimism
                                  0.201691   20.499134   library recovery time
                                             20.499134   data required time
---------------------------------------------------------------------------------------------
                                             20.499134   data required time
                                             -5.206126   data arrival time
---------------------------------------------------------------------------------------------
                                             15.293008   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001644    5.206128 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206128   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000426   20.547459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297461   clock uncertainty
                                  0.000000   20.297461   clock reconvergence pessimism
                                  0.201691   20.499151   library recovery time
                                             20.499151   data required time
---------------------------------------------------------------------------------------------
                                             20.499151   data required time
                                             -5.206128   data arrival time
---------------------------------------------------------------------------------------------
                                             15.293022   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460419    0.003399    4.706834 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076138    0.346391    0.480856    5.187690 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.346394    0.001664    5.189354 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.189354   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000492   20.547525 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297525   clock uncertainty
                                  0.000000   20.297525   clock reconvergence pessimism
                                  0.207401   20.504927   library recovery time
                                             20.504927   data required time
---------------------------------------------------------------------------------------------
                                             20.504927   data required time
                                             -5.189354   data arrival time
---------------------------------------------------------------------------------------------
                                             15.315572   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000208    4.360567 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004177    0.144944    0.304406    4.664972 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.144944    0.000048    4.665021 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.665021   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265   20.544922 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294922   clock uncertainty
                                  0.000000   20.294922   clock reconvergence pessimism
                                 -0.308649   19.986273   library setup time
                                             19.986273   data required time
---------------------------------------------------------------------------------------------
                                             19.986273   data required time
                                             -4.665021   data arrival time
---------------------------------------------------------------------------------------------
                                             15.321252   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002922    5.757483 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757483   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265   20.544922 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294922   clock uncertainty
                                  0.000000   20.294922   clock reconvergence pessimism
                                  0.202117   20.497040   library recovery time
                                             20.497040   data required time
---------------------------------------------------------------------------------------------
                                             20.497040   data required time
                                             -5.757483   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739556   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000482    4.673515 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003727    0.386642    0.303014    4.976529 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.386642    0.000040    4.976569 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.976569   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000471   20.545128 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295128   clock uncertainty
                                  0.000000   20.295128   clock reconvergence pessimism
                                 -0.351869   19.943258   library setup time
                                             19.943258   data required time
---------------------------------------------------------------------------------------------
                                             19.943258   data required time
                                             -4.976569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.966690   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.017086e-03 4.142401e-04 3.594789e-08 1.431362e-03  59.5%
Combinational        2.109705e-04 1.270096e-04 4.255962e-08 3.380227e-04  14.0%
Clock                5.073345e-04 1.292326e-04 1.330510e-08 6.365805e-04  26.5%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.735390e-03 6.704823e-04 9.181277e-08 2.405964e-03 100.0%
                            72.1%        27.9%         0.0%
Writing metric power__internal__total: 0.0017353902803733945
Writing metric power__switching__total: 0.0006704823463223875
Writing metric power__leakage__total: 9.181277249581399e-8
Writing metric power__total: 0.0024059643037617207

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25234029469094665
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.545118 source latency _649_/CLK ^
-0.547458 target latency _650_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.252340 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.25260419471136364
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.547525 source latency _651_/CLK ^
-0.544920 target latency _642_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.252604 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7540388526999348
nom_tt_025C_5v00: 0.7540388526999348
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 14.73955665906793
nom_tt_025C_5v00: 14.73955665906793
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.754039
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.544920         network latency _642_/CLK
        3.096988 network latency _680_/CLK
---------------
0.544920 3.096988 latency
        2.552068 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.823524         network latency _667_/CLK
        2.759635 network latency _680_/CLK
---------------
1.823524 2.759635 latency
        0.936111 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.503095         network latency _642_/CLK
        0.505933 network latency _651_/CLK
---------------
0.503095 0.505933 latency
        0.002838 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.82 fmax = 261.81
%OL_END_REPORT
