{"vcs1":{"timestamp_begin":1747580291.465400646, "rt":10.22, "ut":10.29, "st":0.68}}
{"vcselab":{"timestamp_begin":1747580301.758419460, "rt":0.39, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1747580302.205747760, "rt":0.46, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747580290.801529837}
{"VCS_COMP_START_TIME": 1747580290.801529837}
{"VCS_COMP_END_TIME": 1747580302.813077516}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494536}}
{"vcselab": {"peak_mem": 183888}}
