<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Verilog-A Parser Documentation · VerilogAParser</title><meta name="title" content="Verilog-A Parser Documentation · VerilogAParser"/><meta property="og:title" content="Verilog-A Parser Documentation · VerilogAParser"/><meta property="twitter:title" content="Verilog-A Parser Documentation · VerilogAParser"/><meta name="description" content="Documentation for VerilogAParser."/><meta property="og:description" content="Documentation for VerilogAParser."/><meta property="twitter:description" content="Documentation for VerilogAParser."/><script data-outdated-warner src="assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.050/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.2/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.2/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.2/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.8/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="search_index.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href>VerilogAParser</a></span></div><button class="docs-search-query input is-rounded is-small is-clickable my-2 mx-auto py-1 px-2" id="documenter-search-query">Search docs (Ctrl + /)</button><ul class="docs-menu"><li class="is-active"><a class="tocitem" href>Verilog-A Parser Documentation</a><ul class="internal"><li><a class="tocitem" href="#Overview"><span>Overview</span></a></li><li><a class="tocitem" href="#Installation"><span>Installation</span></a></li><li><a class="tocitem" href="#Usage"><span>Usage</span></a></li><li><a class="tocitem" href="#Conclusion"><span>Conclusion</span></a></li></ul></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><a class="docs-sidebar-button docs-navbar-link fa-solid fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href>Verilog-A Parser Documentation</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href>Verilog-A Parser Documentation</a></li></ul></nav><div class="docs-right"><a class="docs-navbar-link" href="https://github.com/CedarEDA/CedarSim.jl" title="View the repository on GitHub"><span class="docs-icon fa-brands"></span><span class="docs-label is-hidden-touch">GitHub</span></a><a class="docs-navbar-link" href="https://github.com/CedarEDA/CedarSim.jl/blob/main/VerilogAParser.jl/docs/src/index.md" title="Edit source on GitHub"><span class="docs-icon fa-solid"></span></a><a class="docs-settings-button docs-navbar-link fa-solid fa-gear" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-article-toggle-button fa-solid fa-chevron-up" id="documenter-article-toggle-button" href="javascript:;" title="Collapse all docstrings"></a></div></header><article class="content" id="documenter-page"><h1 id="Verilog-A-Parser-Documentation"><a class="docs-heading-anchor" href="#Verilog-A-Parser-Documentation">Verilog-A Parser Documentation</a><a id="Verilog-A-Parser-Documentation-1"></a><a class="docs-heading-anchor-permalink" href="#Verilog-A-Parser-Documentation" title="Permalink"></a></h1><h2 id="Overview"><a class="docs-heading-anchor" href="#Overview">Overview</a><a id="Overview-1"></a><a class="docs-heading-anchor-permalink" href="#Overview" title="Permalink"></a></h2><p>This documentation provides guidance on using the Verilog-A Parser. This parser is designed to handle the analog portion of the Verilog-AMS language, which is commonly used for creating analog, and mixed-signal models. For full documentation of the Verilog-A language see <a href="https://verilogams.com">verilogams.com</a>.  The parser facilitates the extraction of the Abstract Syntax Tree (AST) from Verilog-A source files, which can be further utilized for analysis, simulation, or conversion purposes.</p><h2 id="Installation"><a class="docs-heading-anchor" href="#Installation">Installation</a><a id="Installation-1"></a><a class="docs-heading-anchor-permalink" href="#Installation" title="Permalink"></a></h2><p>Before using the Verilog-A Parser, ensure that the <code>CedarSim</code> package, which includes the <code>VerilogAParser</code>, is installed in your Julia environment. You can install <code>CedarSim</code> using Julia&#39;s package manager.</p><pre><code class="language-julia hljs">using Pkg
Pkg.add(&quot;CedarSim&quot;)</code></pre><h2 id="Usage"><a class="docs-heading-anchor" href="#Usage">Usage</a><a id="Usage-1"></a><a class="docs-heading-anchor-permalink" href="#Usage" title="Permalink"></a></h2><p>To parse a Verilog-A file and obtain the AST, follow these steps:</p><h3 id="Importing-the-Module"><a class="docs-heading-anchor" href="#Importing-the-Module">Importing the Module</a><a id="Importing-the-Module-1"></a><a class="docs-heading-anchor-permalink" href="#Importing-the-Module" title="Permalink"></a></h3><p>First, you need to import the <code>CedarSim</code> package, specifically the <code>VerilogAParser</code> module.</p><pre><code class="language-julia hljs">using CedarSim: VerilogAParser</code></pre><h3 id="Parsing-a-File"><a class="docs-heading-anchor" href="#Parsing-a-File">Parsing a File</a><a id="Parsing-a-File-1"></a><a class="docs-heading-anchor-permalink" href="#Parsing-a-File" title="Permalink"></a></h3><p>To parse a Verilog-A file, use the <code>parsefile</code> function provided by the <code>VerilogAParser</code>. You need to specify the path to your Verilog-A file as an argument to this function.</p><pre><code class="language-julia hljs">ast = VerilogAParser.parsefile(&quot;path/to/your/verilogA_file.va&quot;)</code></pre><p>This function reads the specified Verilog-A file and parses it to construct the AST.</p><h3 id="Example"><a class="docs-heading-anchor" href="#Example">Example</a><a id="Example-1"></a><a class="docs-heading-anchor-permalink" href="#Example" title="Permalink"></a></h3><p>Here&#39;s a simple example of how to use the Verilog-A Parser to parse a file and print a summary of the AST:</p><pre><code class="language-julia hljs"># Import the necessary module
using CedarSim: VerilogAParser

# Specify the path to your Verilog-A file
filename = &quot;example.va&quot;

# Parse the file to obtain the AST
ast = VerilogAParser.parsefile(filename)

# Print the AST to the console
println(ast)</code></pre><p>This script will output the structure of the AST, which provides insights into the parsed elements of the Verilog-A file.</p><h2 id="Conclusion"><a class="docs-heading-anchor" href="#Conclusion">Conclusion</a><a id="Conclusion-1"></a><a class="docs-heading-anchor-permalink" href="#Conclusion" title="Permalink"></a></h2><p>The Verilog-A Parser in Julia provides a powerful tool for handling the parsing of analog Verilog-AMS models. By converting Verilog-A code into an AST, users can perform a wide range of tasks from analysis to simulation, enhancing the flexibility and utility of Verilog-A model handling in Julia.</p><p>Please file an issue on our <a href="https://github.com/CedarEDA/PublicIssues">public issue tracker</a> for Verilog-A features that are important to you, but are not yet implemented.</p></article><nav class="docs-footer"><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="auto">Automatic (OS)</option><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 1.4.0 on <span class="colophon-date" title="Tuesday 30 April 2024 11:08">Tuesday 30 April 2024</span>. Using Julia version 1.12.0-DEV.416.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
