{
  "module_name": "pl080.h",
  "hash_id": "7b3102ec75520a1fd2a0cfdb40828fc3a5e6b0476e2760e3cca5ed9df688944a",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/amba/pl080.h",
  "human_readable_source": " \n \n\n \n\n#ifndef ASM_PL080_H\n#define ASM_PL080_H\n\n#define PL080_INT_STATUS\t\t\t(0x00)\n#define PL080_TC_STATUS\t\t\t\t(0x04)\n#define PL080_TC_CLEAR\t\t\t\t(0x08)\n#define PL080_ERR_STATUS\t\t\t(0x0C)\n#define PL080_ERR_CLEAR\t\t\t\t(0x10)\n#define PL080_RAW_TC_STATUS\t\t\t(0x14)\n#define PL080_RAW_ERR_STATUS\t\t\t(0x18)\n#define PL080_EN_CHAN\t\t\t\t(0x1c)\n#define PL080_SOFT_BREQ\t\t\t\t(0x20)\n#define PL080_SOFT_SREQ\t\t\t\t(0x24)\n#define PL080_SOFT_LBREQ\t\t\t(0x28)\n#define PL080_SOFT_LSREQ\t\t\t(0x2C)\n\n#define PL080_CONFIG\t\t\t\t(0x30)\n#define PL080_CONFIG_M2_BE\t\t\tBIT(2)\n#define PL080_CONFIG_M1_BE\t\t\tBIT(1)\n#define PL080_CONFIG_ENABLE\t\t\tBIT(0)\n\n#define PL080_SYNC\t\t\t\t(0x34)\n\n \n#define FTDMAC020_CH_BUSY\t\t\t(0x20)\n \n#define FTDMAC020_CSR\t\t\t\t(0x24)\n \n#define FTDMAC020_SYNC\t\t\t\t(0x2C)\n#define FTDMAC020_REVISION\t\t\t(0x30)\n#define FTDMAC020_FEATURE\t\t\t(0x34)\n\n \n#define PL080_Cx_BASE(x)\t\t\t((0x100 + (x * 0x20)))\n#define PL080_CH_SRC_ADDR\t\t\t(0x00)\n#define PL080_CH_DST_ADDR\t\t\t(0x04)\n#define PL080_CH_LLI\t\t\t\t(0x08)\n#define PL080_CH_CONTROL\t\t\t(0x0C)\n#define PL080_CH_CONFIG\t\t\t\t(0x10)\n#define PL080S_CH_CONTROL2\t\t\t(0x10)\n#define PL080S_CH_CONFIG\t\t\t(0x14)\n \n#define FTDMAC020_CH_CSR\t\t\t(0x00)\n#define FTDMAC020_CH_CFG\t\t\t(0x04)\n#define FTDMAC020_CH_SRC_ADDR\t\t\t(0x08)\n#define FTDMAC020_CH_DST_ADDR\t\t\t(0x0C)\n#define FTDMAC020_CH_LLP\t\t\t(0x10)\n#define FTDMAC020_CH_SIZE\t\t\t(0x14)\n\n#define PL080_LLI_ADDR_MASK\t\t\tGENMASK(31, 2)\n#define PL080_LLI_ADDR_SHIFT\t\t\t(2)\n#define PL080_LLI_LM_AHB2\t\t\tBIT(0)\n\n#define PL080_CONTROL_TC_IRQ_EN\t\t\tBIT(31)\n#define PL080_CONTROL_PROT_MASK\t\t\tGENMASK(30, 28)\n#define PL080_CONTROL_PROT_SHIFT\t\t(28)\n#define PL080_CONTROL_PROT_CACHE\t\tBIT(30)\n#define PL080_CONTROL_PROT_BUFF\t\t\tBIT(29)\n#define PL080_CONTROL_PROT_SYS\t\t\tBIT(28)\n#define PL080_CONTROL_DST_INCR\t\t\tBIT(27)\n#define PL080_CONTROL_SRC_INCR\t\t\tBIT(26)\n#define PL080_CONTROL_DST_AHB2\t\t\tBIT(25)\n#define PL080_CONTROL_SRC_AHB2\t\t\tBIT(24)\n#define PL080_CONTROL_DWIDTH_MASK\t\tGENMASK(23, 21)\n#define PL080_CONTROL_DWIDTH_SHIFT\t\t(21)\n#define PL080_CONTROL_SWIDTH_MASK\t\tGENMASK(20, 18)\n#define PL080_CONTROL_SWIDTH_SHIFT\t\t(18)\n#define PL080_CONTROL_DB_SIZE_MASK\t\tGENMASK(17, 15)\n#define PL080_CONTROL_DB_SIZE_SHIFT\t\t(15)\n#define PL080_CONTROL_SB_SIZE_MASK\t\tGENMASK(14, 12)\n#define PL080_CONTROL_SB_SIZE_SHIFT\t\t(12)\n#define PL080_CONTROL_TRANSFER_SIZE_MASK\tGENMASK(11, 0)\n#define PL080S_CONTROL_TRANSFER_SIZE_MASK\tGENMASK(24, 0)\n#define PL080_CONTROL_TRANSFER_SIZE_SHIFT\t(0)\n\n#define PL080_BSIZE_1\t\t\t\t(0x0)\n#define PL080_BSIZE_4\t\t\t\t(0x1)\n#define PL080_BSIZE_8\t\t\t\t(0x2)\n#define PL080_BSIZE_16\t\t\t\t(0x3)\n#define PL080_BSIZE_32\t\t\t\t(0x4)\n#define PL080_BSIZE_64\t\t\t\t(0x5)\n#define PL080_BSIZE_128\t\t\t\t(0x6)\n#define PL080_BSIZE_256\t\t\t\t(0x7)\n\n#define PL080_WIDTH_8BIT\t\t\t(0x0)\n#define PL080_WIDTH_16BIT\t\t\t(0x1)\n#define PL080_WIDTH_32BIT\t\t\t(0x2)\n\n#define PL080N_CONFIG_ITPROT\t\t\tBIT(20)\n#define PL080N_CONFIG_SECPROT\t\t\tBIT(19)\n#define PL080_CONFIG_HALT\t\t\tBIT(18)\n#define PL080_CONFIG_ACTIVE\t\t\tBIT(17)   \n#define PL080_CONFIG_LOCK\t\t\tBIT(16)\n#define PL080_CONFIG_TC_IRQ_MASK\t\tBIT(15)\n#define PL080_CONFIG_ERR_IRQ_MASK\t\tBIT(14)\n#define PL080_CONFIG_FLOW_CONTROL_MASK\t\tGENMASK(13, 11)\n#define PL080_CONFIG_FLOW_CONTROL_SHIFT\t\t(11)\n#define PL080_CONFIG_DST_SEL_MASK\t\tGENMASK(9, 6)\n#define PL080_CONFIG_DST_SEL_SHIFT\t\t(6)\n#define PL080_CONFIG_SRC_SEL_MASK\t\tGENMASK(4, 1)\n#define PL080_CONFIG_SRC_SEL_SHIFT\t\t(1)\n#define PL080_CONFIG_ENABLE\t\t\tBIT(0)\n\n#define PL080_FLOW_MEM2MEM\t\t\t(0x0)\n#define PL080_FLOW_MEM2PER\t\t\t(0x1)\n#define PL080_FLOW_PER2MEM\t\t\t(0x2)\n#define PL080_FLOW_SRC2DST\t\t\t(0x3)\n#define PL080_FLOW_SRC2DST_DST\t\t\t(0x4)\n#define PL080_FLOW_MEM2PER_PER\t\t\t(0x5)\n#define PL080_FLOW_PER2MEM_PER\t\t\t(0x6)\n#define PL080_FLOW_SRC2DST_SRC\t\t\t(0x7)\n\n#define FTDMAC020_CH_CSR_TC_MSK\t\t\tBIT(31)\n \n#define FTDMAC020_CH_CSR_FIFOTH_MSK\t\tGENMASK(26, 24)\n#define FTDMAC020_CH_CSR_FIFOTH_SHIFT\t\t(24)\n#define FTDMAC020_CH_CSR_CHPR1_MSK\t\tGENMASK(23, 22)\n#define FTDMAC020_CH_CSR_PROT3\t\t\tBIT(21)\n#define FTDMAC020_CH_CSR_PROT2\t\t\tBIT(20)\n#define FTDMAC020_CH_CSR_PROT1\t\t\tBIT(19)\n#define FTDMAC020_CH_CSR_SRC_SIZE_MSK\t\tGENMASK(18, 16)\n#define FTDMAC020_CH_CSR_SRC_SIZE_SHIFT\t\t(16)\n#define FTDMAC020_CH_CSR_ABT\t\t\tBIT(15)\n#define FTDMAC020_CH_CSR_SRC_WIDTH_MSK\t\tGENMASK(13, 11)\n#define FTDMAC020_CH_CSR_SRC_WIDTH_SHIFT\t(11)\n#define FTDMAC020_CH_CSR_DST_WIDTH_MSK\t\tGENMASK(10, 8)\n#define FTDMAC020_CH_CSR_DST_WIDTH_SHIFT\t(8)\n#define FTDMAC020_CH_CSR_MODE\t\t\tBIT(7)\n \n#define FTDMAC020_CH_CSR_SRCAD_CTL_MSK\t\tGENMASK(6, 5)\n#define FTDMAC020_CH_CSR_SRCAD_CTL_SHIFT\t(5)\n#define FTDMAC020_CH_CSR_DSTAD_CTL_MSK\t\tGENMASK(4, 3)\n#define FTDMAC020_CH_CSR_DSTAD_CTL_SHIFT\t(3)\n#define FTDMAC020_CH_CSR_SRC_SEL\t\tBIT(2)\n#define FTDMAC020_CH_CSR_DST_SEL\t\tBIT(1)\n#define FTDMAC020_CH_CSR_EN\t\t\tBIT(0)\n\n \n#define FTDMAC020_CH_CSR_FIFOTH_1\t\t(0x0)\n#define FTDMAC020_CH_CSR_FIFOTH_2\t\t(0x1)\n#define FTDMAC020_CH_CSR_FIFOTH_4\t\t(0x2)\n#define FTDMAC020_CH_CSR_FIFOTH_8\t\t(0x3)\n#define FTDMAC020_CH_CSR_FIFOTH_16\t\t(0x4)\n \n#define FTDMAC020_WIDTH_64BIT\t\t\t(0x3)\n \n#define FTDMAC020_CH_CSR_SRCAD_CTL_INC\t\t(0x0)\n#define FTDMAC020_CH_CSR_SRCAD_CTL_DEC\t\t(0x1)\n#define FTDMAC020_CH_CSR_SRCAD_CTL_FIXED\t(0x2)\n\n#define FTDMAC020_CH_CFG_LLP_CNT_MASK\t\tGENMASK(19, 16)\n#define FTDMAC020_CH_CFG_LLP_CNT_SHIFT\t\t(16)\n#define FTDMAC020_CH_CFG_BUSY\t\t\tBIT(8)\n#define FTDMAC020_CH_CFG_INT_ABT_MASK\t\tBIT(2)\n#define FTDMAC020_CH_CFG_INT_ERR_MASK\t\tBIT(1)\n#define FTDMAC020_CH_CFG_INT_TC_MASK\t\tBIT(0)\n\n \n#define FTDMAC020_LLI_TC_MSK\t\t\tBIT(28)\n#define FTDMAC020_LLI_SRC_WIDTH_MSK\t\tGENMASK(27, 25)\n#define FTDMAC020_LLI_SRC_WIDTH_SHIFT\t\t(25)\n#define FTDMAC020_LLI_DST_WIDTH_MSK\t\tGENMASK(24, 22)\n#define FTDMAC020_LLI_DST_WIDTH_SHIFT\t\t(22)\n#define FTDMAC020_LLI_SRCAD_CTL_MSK\t\tGENMASK(21, 20)\n#define FTDMAC020_LLI_SRCAD_CTL_SHIFT\t\t(20)\n#define FTDMAC020_LLI_DSTAD_CTL_MSK\t\tGENMASK(19, 18)\n#define FTDMAC020_LLI_DSTAD_CTL_SHIFT\t\t(18)\n#define FTDMAC020_LLI_SRC_SEL\t\t\tBIT(17)\n#define FTDMAC020_LLI_DST_SEL\t\t\tBIT(16)\n#define FTDMAC020_LLI_TRANSFER_SIZE_MASK\tGENMASK(11, 0)\n#define FTDMAC020_LLI_TRANSFER_SIZE_SHIFT\t(0)\n\n#define FTDMAC020_CFG_LLP_CNT_MASK\t\tGENMASK(19, 16)\n#define FTDMAC020_CFG_LLP_CNT_SHIFT\t\t(16)\n#define FTDMAC020_CFG_BUSY\t\t\tBIT(8)\n#define FTDMAC020_CFG_INT_ABT_MSK\t\tBIT(2)\n#define FTDMAC020_CFG_INT_ERR_MSK\t\tBIT(1)\n#define FTDMAC020_CFG_INT_TC_MSK\t\tBIT(0)\n\n \n\nstruct pl080_lli {\n\tu32\tsrc_addr;\n\tu32\tdst_addr;\n\tu32\tnext_lli;\n\tu32\tcontrol0;\n};\n\nstruct pl080s_lli {\n\tu32\tsrc_addr;\n\tu32\tdst_addr;\n\tu32\tnext_lli;\n\tu32\tcontrol0;\n\tu32\tcontrol1;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}