

================================================================
== Vitis HLS Report for 'xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL'
================================================================
* Date:           Wed Sep  4 19:39:28 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.587 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2073605|  2073605|  6.843 ms|  6.843 ms|  2073605|  2073605|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOOP_ROW_LOOP_COL  |  2073603|  2073603|         5|          1|          1|  2073600|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     653|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|     696|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     696|     939|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln165_1_fu_339_p2              |         +|   0|  0|  29|          22|           1|
    |add_ln200_1_fu_498_p2              |         +|   0|  0|   2|           2|           2|
    |add_ln200_2_fu_670_p2              |         +|   0|  0|   2|           2|           2|
    |add_ln200_3_fu_675_p2              |         +|   0|  0|   2|           2|           2|
    |add_ln200_4_fu_847_p2              |         +|   0|  0|   2|           2|           2|
    |add_ln200_5_fu_852_p2              |         +|   0|  0|   2|           2|           2|
    |add_ln200_fu_493_p2                |         +|   0|  0|   2|           2|           2|
    |add_ln204_1_fu_1122_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln204_2_fu_1263_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln204_fu_981_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln75_10_fu_835_p2              |         +|   0|  0|  17|          12|          12|
    |add_ln75_12_fu_1303_p2             |         +|   0|  0|  13|           6|           6|
    |add_ln75_13_fu_1313_p2             |         +|   0|  0|  13|           6|           6|
    |add_ln75_2_fu_1021_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln75_3_fu_1031_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln75_5_fu_658_p2               |         +|   0|  0|  17|          12|          12|
    |add_ln75_7_fu_1162_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln75_8_fu_1172_p2              |         +|   0|  0|  13|           6|           6|
    |add_ln75_fu_481_p2                 |         +|   0|  0|  17|          12|          12|
    |col_index_fu_375_p2                |         +|   0|  0|  19|          12|           1|
    |p_Val2_12_fu_898_p2                |         +|   0|  0|  17|          10|          10|
    |p_Val2_4_fu_544_p2                 |         +|   0|  0|  17|          10|          10|
    |p_Val2_8_fu_721_p2                 |         +|   0|  0|  17|          10|          10|
    |quatizer_in_V_1_fu_664_p2          |         +|   0|  0|  17|          12|          12|
    |quatizer_in_V_2_fu_487_p2          |         +|   0|  0|  17|          12|          12|
    |quatizer_in_V_fu_841_p2            |         +|   0|  0|  17|          12|          12|
    |sub232_fu_963_p2                   |         +|   0|  0|  18|          11|           2|
    |sum_tmp_V_1_fu_1182_p2             |         +|   0|  0|  14|           7|           7|
    |sum_tmp_V_2_fu_1041_p2             |         +|   0|  0|  14|           7|           7|
    |sum_tmp_V_fu_1323_p2               |         +|   0|  0|  14|           7|           7|
    |q_2nd_err_scale7_1_fu_611_p2       |         -|   0|  0|  19|          12|          12|
    |q_2nd_err_scale7_2_fu_440_p2       |         -|   0|  0|  19|          12|          12|
    |q_2nd_err_scale7_fu_788_p2         |         -|   0|  0|  19|          12|          12|
    |sub_ln75_2_fu_1156_p2              |         -|   0|  0|  13|           6|           6|
    |sub_ln75_4_fu_1297_p2              |         -|   0|  0|  13|           6|           6|
    |sub_ln75_fu_1015_p2                |         -|   0|  0|  13|           6|           6|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter3   |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp221_fu_409_p2                   |      icmp|   0|  0|  12|          12|           1|
    |cmp239_fu_370_p2                   |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln165_fu_334_p2               |      icmp|   0|  0|  15|          22|          22|
    |icmp_ln170_fu_348_p2               |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln179_fu_365_p2               |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln1088_1_fu_1229_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1088_2_fu_1370_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1088_fu_1088_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln232_1_fu_1213_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln232_2_fu_1354_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln232_3_fu_1102_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln232_4_fu_1243_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln232_5_fu_1384_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln232_fu_1072_p2                |        or|   0|  0|   2|           1|           1|
    |out_tmp_V_1_fu_1108_p3             |    select|   0|  0|   8|           1|           8|
    |out_tmp_V_3_fu_1249_p3             |    select|   0|  0|   8|           1|           8|
    |out_tmp_V_5_fu_1390_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln165_fu_353_p3             |    select|   0|  0|  11|           1|           1|
    |select_ln218_1_fu_578_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln218_2_fu_748_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln218_3_fu_755_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln218_4_fu_919_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln218_5_fu_926_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln218_fu_571_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln232_2_fu_1235_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln232_4_fu_1376_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln232_fu_1094_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 653|         398|         368|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |aecin_data245_blk_n                    |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter4_p_Val2_s_reg_276  |   9|          2|   30|         60|
    |col_index_1_fu_126                     |   9|          2|   12|         24|
    |conv_i5868_fu_154                      |   9|          2|    3|          6|
    |conv_i58_170_fu_158                    |   9|          2|    3|          6|
    |conv_i58_272_fu_162                    |   9|          2|    3|          6|
    |empty_102_fu_138                       |   9|          2|    3|          6|
    |empty_103_fu_146                       |   9|          2|    3|          6|
    |empty_fu_130                           |   9|          2|    3|          6|
    |indvar_flatten_fu_166                  |   9|          2|   22|         44|
    |lsc_out_data243_blk_n                  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         28|   87|        174|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_276  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_276  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_s_reg_276  |  30|   0|   30|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_s_reg_276  |  30|   0|   30|          0|
    |cmp221_reg_1584                        |   1|   0|    1|          0|
    |cmp239_reg_1536                        |   1|   0|    1|          0|
    |col_index_1_fu_126                     |  12|   0|   12|          0|
    |conv_i5868_fu_154                      |   3|   0|    3|          0|
    |conv_i5868_load_reg_1608               |   3|   0|    3|          0|
    |conv_i58_170_fu_158                    |   3|   0|    3|          0|
    |conv_i58_170_load_reg_1650             |   3|   0|    3|          0|
    |conv_i58_272_fu_162                    |   3|   0|    3|          0|
    |conv_i58_272_load_reg_1692             |   3|   0|    3|          0|
    |empty_102_fu_138                       |   3|   0|    3|          0|
    |empty_103_fu_146                       |   3|   0|    3|          0|
    |empty_fu_130                           |   3|   0|    3|          0|
    |icmp_ln165_reg_1517                    |   1|   0|    1|          0|
    |icmp_ln179_reg_1532                    |   1|   0|    1|          0|
    |indvar_flatten_fu_166                  |  22|   0|   22|          0|
    |offset_buffer_V_1_load_reg_1564        |   9|   0|    9|          0|
    |offset_buffer_V_2_load_reg_1574        |   9|   0|    9|          0|
    |offset_buffer_V_load_reg_1554          |   9|   0|    9|          0|
    |p_0_0_045228_fu_134                    |   9|   0|    9|          0|
    |p_0_0_0452_132_fu_142                  |   9|   0|    9|          0|
    |p_0_0_0452_236_fu_150                  |   9|   0|    9|          0|
    |p_Result_10_reg_1698                   |   1|   0|    1|          0|
    |p_Result_7_reg_1656                    |   1|   0|    1|          0|
    |p_Result_s_reg_1614                    |   1|   0|    1|          0|
    |p_Val2_12_reg_1713                     |  10|   0|   10|          0|
    |p_Val2_4_reg_1629                      |  10|   0|   10|          0|
    |p_Val2_8_reg_1671                      |  10|   0|   10|          0|
    |p_load77_reg_1645                      |   3|   0|    3|          0|
    |p_load78_reg_1603                      |   3|   0|    3|          0|
    |p_load_reg_1687                        |   3|   0|    3|          0|
    |q_err_3rd_local_V_1_reg_1682           |   3|   0|    3|          0|
    |q_err_3rd_local_V_2_reg_1724           |   3|   0|    3|          0|
    |q_err_3rd_local_V_reg_1640             |   3|   0|    3|          0|
    |select_ln165_reg_1521                  |  12|   0|   12|          0|
    |tmp_26_reg_1619                        |   1|   0|    1|          0|
    |tmp_32_reg_1661                        |   1|   0|    1|          0|
    |tmp_38_reg_1703                        |   1|   0|    1|          0|
    |tmp_8_reg_1708                         |   9|   0|    9|          0|
    |tmp_reg_1624                           |   9|   0|    9|          0|
    |tmp_s_reg_1666                         |   9|   0|    9|          0|
    |trunc_ln170_reg_1527                   |  11|   0|   11|          0|
    |trunc_ln674_2_reg_1677                 |   2|   0|    2|          0|
    |trunc_ln674_4_reg_1719                 |   2|   0|    2|          0|
    |trunc_ln674_reg_1635                   |   2|   0|    2|          0|
    |trunc_ln75_2_reg_1559                  |   2|   0|    2|          0|
    |trunc_ln75_5_reg_1569                  |   2|   0|    2|          0|
    |trunc_ln75_8_reg_1579                  |   2|   0|    2|          0|
    |zext_ln97_cast_reg_1511                |  11|   0|   12|          1|
    |cmp221_reg_1584                        |  64|  32|    1|          0|
    |cmp239_reg_1536                        |  64|  32|    1|          0|
    |icmp_ln165_reg_1517                    |  64|  32|    1|          0|
    |icmp_ln179_reg_1532                    |  64|  32|    1|          0|
    |trunc_ln170_reg_1527                   |  64|  32|   11|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 696| 160|  392|          1|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL|  return value|
|lsc_out_data243_dout            |   in|   30|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_num_data_valid  |   in|    2|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_fifo_cap        |   in|    2|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_empty_n         |   in|    1|     ap_fifo|                                     lsc_out_data243|       pointer|
|lsc_out_data243_read            |  out|    1|     ap_fifo|                                     lsc_out_data243|       pointer|
|aecin_data245_din               |  out|   24|     ap_fifo|                                       aecin_data245|       pointer|
|aecin_data245_num_data_valid    |   in|    2|     ap_fifo|                                       aecin_data245|       pointer|
|aecin_data245_fifo_cap          |   in|    2|     ap_fifo|                                       aecin_data245|       pointer|
|aecin_data245_full_n            |   in|    1|     ap_fifo|                                       aecin_data245|       pointer|
|aecin_data245_write             |  out|    1|     ap_fifo|                                       aecin_data245|       pointer|
|mul_ln165                       |   in|   22|     ap_none|                                           mul_ln165|        scalar|
|offset_buffer_V_2_address0      |  out|   11|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_2_ce0           |  out|    1|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_2_we0           |  out|    1|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_2_d0            |  out|    9|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_2_address1      |  out|   11|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_2_ce1           |  out|    1|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_2_q1            |   in|    9|   ap_memory|                                   offset_buffer_V_2|         array|
|offset_buffer_V_1_address0      |  out|   11|   ap_memory|                                   offset_buffer_V_1|         array|
|offset_buffer_V_1_ce0           |  out|    1|   ap_memory|                                   offset_buffer_V_1|         array|
|offset_buffer_V_1_we0           |  out|    1|   ap_memory|                                   offset_buffer_V_1|         array|
|offset_buffer_V_1_d0            |  out|    9|   ap_memory|                                   offset_buffer_V_1|         array|
|offset_buffer_V_1_address1      |  out|   11|   ap_memory|                                   offset_buffer_V_1|         array|
|offset_buffer_V_1_ce1           |  out|    1|   ap_memory|                                   offset_buffer_V_1|         array|
|offset_buffer_V_1_q1            |   in|    9|   ap_memory|                                   offset_buffer_V_1|         array|
|zext_ln97                       |   in|   11|     ap_none|                                           zext_ln97|        scalar|
|offset_buffer_V_address0        |  out|   11|   ap_memory|                                     offset_buffer_V|         array|
|offset_buffer_V_ce0             |  out|    1|   ap_memory|                                     offset_buffer_V|         array|
|offset_buffer_V_we0             |  out|    1|   ap_memory|                                     offset_buffer_V|         array|
|offset_buffer_V_d0              |  out|    9|   ap_memory|                                     offset_buffer_V|         array|
|offset_buffer_V_address1        |  out|   11|   ap_memory|                                     offset_buffer_V|         array|
|offset_buffer_V_ce1             |  out|    1|   ap_memory|                                     offset_buffer_V|         array|
|offset_buffer_V_q1              |   in|    9|   ap_memory|                                     offset_buffer_V|         array|
|add_ln165                       |   in|   12|     ap_none|                                           add_ln165|        scalar|
+--------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 4 3 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 5 
4 --> 3 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_index_1 = alloca i32 1"   --->   Operation 8 'alloca' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_045228 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_045228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_102 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0452_132 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0452_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_103 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0452_236 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0452_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_i5868 = alloca i32 1"   --->   Operation 15 'alloca' 'conv_i5868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i58_170 = alloca i32 1"   --->   Operation 16 'alloca' 'conv_i58_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i58_272 = alloca i32 1"   --->   Operation 17 'alloca' 'conv_i58_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln165_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %add_ln165"   --->   Operation 19 'read' 'add_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln97_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln97"   --->   Operation 20 'read' 'zext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln165_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %mul_ln165"   --->   Operation 21 'read' 'mul_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln97_cast = zext i11 %zext_ln97_read"   --->   Operation 22 'zext' 'zext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %conv_i58_272"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %conv_i58_170"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %conv_i5868"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty_103"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty_102"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %empty"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %col_index_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.06ns)   --->   "%icmp_ln165 = icmp_eq  i22 %indvar_flatten_load, i22 %mul_ln165_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 35 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.91ns)   --->   "%add_ln165_1 = add i22 %indvar_flatten_load, i22 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 36 'add' 'add_ln165_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc334.loopexit, void %for.end336.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 37 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%col_index_1_load = load i12 %col_index_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 38 'load' 'col_index_1_load' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_ROW_LOOP_COL_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%icmp_ln170 = icmp_eq  i12 %col_index_1_load, i12 %add_ln165_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 41 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.37ns)   --->   "%select_ln165 = select i1 %icmp_ln170, i12 0, i12 %col_index_1_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 42 'select' 'select_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i12 %select_ln165" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 43 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln173 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:173]   --->   Operation 44 'specpipeline' 'specpipeline_ln173' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 45 'specloopname' 'specloopname_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln179 = icmp_ult  i12 %select_ln165, i12 %zext_ln97_cast" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:179]   --->   Operation 46 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln165)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %for.body173, void %if.then" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:179]   --->   Operation 47 'br' 'br_ln179' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%cmp239 = icmp_eq  i12 %select_ln165, i12 %zext_ln97_cast" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 48 'icmp' 'cmp239' <Predicate = (!icmp_ln165)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln179, void %for.inc331, void %if.then328" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:248]   --->   Operation 49 'br' 'br_ln248' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.80ns)   --->   "%col_index = add i12 %select_ln165, i12 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 50 'add' 'col_index' <Predicate = (!icmp_ln165)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln170 = store i22 %add_ln165_1, i22 %indvar_flatten" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 51 'store' 'store_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln170 = store i12 %col_index, i12 %col_index_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 52 'store' 'store_ln170' <Predicate = (!icmp_ln165)> <Delay = 0.42>

State 3 <SV = 3> <Delay = 1.23>
ST_3 : Operation 53 [1/1] (1.20ns)   --->   "%tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %lsc_out_data243" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_V' <Predicate = (!icmp_ln165 & icmp_ln179)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln179 = br void %for.body173" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:179]   --->   Operation 54 'br' 'br_ln179' <Predicate = (!icmp_ln165 & icmp_ln179)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.23ns)   --->   "%offset_buffer_V_load = load i11 %offset_buffer_V_addr"   --->   Operation 55 'load' 'offset_buffer_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i9 %offset_buffer_V_load"   --->   Operation 56 'trunc' 'trunc_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%offset_buffer_V_1_load = load i11 %offset_buffer_V_1_addr"   --->   Operation 57 'load' 'offset_buffer_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln75_5 = trunc i9 %offset_buffer_V_1_load"   --->   Operation 58 'trunc' 'trunc_ln75_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (1.23ns)   --->   "%offset_buffer_V_2_load = load i11 %offset_buffer_V_2_addr"   --->   Operation 59 'load' 'offset_buffer_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln75_8 = trunc i9 %offset_buffer_V_2_load"   --->   Operation 60 'trunc' 'trunc_ln75_8' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%idxprom191 = zext i12 %select_ln165" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 61 'zext' 'idxprom191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.97ns)   --->   "%cmp221 = icmp_ne  i12 %select_ln165, i12 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 62 'icmp' 'cmp221' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%offset_buffer_V_addr = getelementptr i9 %offset_buffer_V, i64 0, i64 %idxprom191"   --->   Operation 63 'getelementptr' 'offset_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.23ns)   --->   "%offset_buffer_V_load = load i11 %offset_buffer_V_addr"   --->   Operation 64 'load' 'offset_buffer_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp221, void %if.end235_ifconv, void %if.then222" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 65 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%offset_buffer_V_1_addr = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %idxprom191"   --->   Operation 66 'getelementptr' 'offset_buffer_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.23ns)   --->   "%offset_buffer_V_1_load = load i11 %offset_buffer_V_1_addr"   --->   Operation 67 'load' 'offset_buffer_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp221, void %if.end235.1_ifconv, void %if.then222.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 68 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%offset_buffer_V_2_addr = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %idxprom191"   --->   Operation 69 'getelementptr' 'offset_buffer_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.23ns)   --->   "%offset_buffer_V_2_load = load i11 %offset_buffer_V_2_addr"   --->   Operation 70 'load' 'offset_buffer_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp221, void %if.end235.2_ifconv, void %if.then222.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 71 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i30 %tmp_V, void %if.then, i30 0, void %for.inc334.loopexit"   --->   Operation 72 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_load78 = load i3 %empty"   --->   Operation 73 'load' 'p_load78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%conv_i5868_load = load i3 %conv_i5868"   --->   Operation 74 'load' 'conv_i5868_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%in_pixel = trunc i30 %p_Val2_s"   --->   Operation 75 'trunc' 'in_pixel' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i3 %conv_i5868_load"   --->   Operation 76 'sext' 'sext_ln1540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i5868_load, i3 0"   --->   Operation 77 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i6 %tmp_24"   --->   Operation 78 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.78ns)   --->   "%q_2nd_err_scale7_2 = sub i12 %sext_ln75_2, i12 %sext_ln1540"   --->   Operation 79 'sub' 'q_2nd_err_scale7_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%q_2nd_err_scale7by16_V = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7_2, i32 4, i32 11"   --->   Operation 80 'partselect' 'q_2nd_err_scale7by16_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i9 %offset_buffer_V_load"   --->   Operation 81 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %in_pixel"   --->   Operation 82 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i8 %q_2nd_err_scale7by16_V"   --->   Operation 83 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i30 %p_Val2_s"   --->   Operation 84 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7_2, i32 4, i32 5"   --->   Operation 85 'partselect' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i12 %sext_ln75, i12 %zext_ln75"   --->   Operation 86 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%quatizer_in_V_2 = add i12 %add_ln75, i12 %sext_ln75_1"   --->   Operation 87 'add' 'quatizer_in_V_2' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200 = add i2 %trunc_ln75, i2 %trunc_ln75_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 88 'add' 'add_ln200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln200_1 = add i2 %add_ln200, i2 %trunc_ln75_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 89 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V_2, i32 2, i32 11"   --->   Operation 90 'partselect' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_1, i32 1"   --->   Operation 91 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_1, i32 1"   --->   Operation 92 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i1 %tmp_26"   --->   Operation 93 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V_2, i32 2, i32 10"   --->   Operation 94 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.78ns)   --->   "%p_Val2_4 = add i10 %lhs_V, i10 %zext_ln1541"   --->   Operation 95 'add' 'p_Val2_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i12 %quatizer_in_V_2"   --->   Operation 96 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%q_err_3rd_local_V = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_s, i2 %trunc_ln674"   --->   Operation 97 'bitconcatenate' 'q_err_3rd_local_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_load77 = load i3 %empty_102"   --->   Operation 98 'load' 'p_load77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%conv_i5868_load_1 = load i3 %conv_i5868" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 99 'load' 'conv_i5868_load_1' <Predicate = (!cmp239)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%conv_i58_170_load = load i3 %conv_i58_170"   --->   Operation 100 'load' 'conv_i58_170_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.20ns)   --->   "%select_ln218 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 101 'select' 'select_ln218' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.20ns)   --->   "%select_ln218_1 = select i1 %cmp239, i3 0, i3 %conv_i5868_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 102 'select' 'select_ln218_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%in_pixel_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 19"   --->   Operation 103 'partselect' 'in_pixel_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i3 %conv_i58_170_load"   --->   Operation 104 'sext' 'sext_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i58_170_load, i3 0"   --->   Operation 105 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i6 %tmp_30"   --->   Operation 106 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.78ns)   --->   "%q_2nd_err_scale7_1 = sub i12 %sext_ln75_13, i12 %sext_ln1540_1"   --->   Operation 107 'sub' 'q_2nd_err_scale7_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%q_2nd_err_scale7by16_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7_1, i32 4, i32 11"   --->   Operation 108 'partselect' 'q_2nd_err_scale7by16_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i9 %offset_buffer_V_1_load"   --->   Operation 109 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i10 %in_pixel_1"   --->   Operation 110 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i8 %q_2nd_err_scale7by16_V_1"   --->   Operation 111 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 11"   --->   Operation 112 'partselect' 'trunc_ln75_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln75_4 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7_1, i32 4, i32 5"   --->   Operation 113 'partselect' 'trunc_ln75_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_5 = add i12 %sext_ln75_7, i12 %zext_ln75_1"   --->   Operation 114 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%quatizer_in_V_1 = add i12 %add_ln75_5, i12 %sext_ln75_8"   --->   Operation 115 'add' 'quatizer_in_V_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_2 = add i2 %trunc_ln75_3, i2 %trunc_ln75_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 116 'add' 'add_ln200_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln200_3 = add i2 %add_ln200_2, i2 %trunc_ln75_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 117 'add' 'add_ln200_3' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%lhs_V_6 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V_1, i32 2, i32 11"   --->   Operation 118 'partselect' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_3, i32 1"   --->   Operation 119 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_3, i32 1"   --->   Operation 120 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1541_2 = zext i1 %tmp_32"   --->   Operation 121 'zext' 'zext_ln1541_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V_1, i32 2, i32 10"   --->   Operation 122 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.78ns)   --->   "%p_Val2_8 = add i10 %lhs_V_6, i10 %zext_ln1541_2"   --->   Operation 123 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i12 %quatizer_in_V_1"   --->   Operation 124 'trunc' 'trunc_ln674_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%q_err_3rd_local_V_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_7, i2 %trunc_ln674_2"   --->   Operation 125 'bitconcatenate' 'q_err_3rd_local_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_load = load i3 %empty_103"   --->   Operation 126 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%conv_i58_170_load_1 = load i3 %conv_i58_170" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 127 'load' 'conv_i58_170_load_1' <Predicate = (!cmp239)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%conv_i58_272_load = load i3 %conv_i58_272"   --->   Operation 128 'load' 'conv_i58_272_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.20ns)   --->   "%select_ln218_2 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 129 'select' 'select_ln218_2' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.20ns)   --->   "%select_ln218_3 = select i1 %cmp239, i3 0, i3 %conv_i58_170_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 130 'select' 'select_ln218_3' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%in_pixel_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 29"   --->   Operation 131 'partselect' 'in_pixel_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i3 %conv_i58_272_load"   --->   Operation 132 'sext' 'sext_ln1540_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %conv_i58_272_load, i3 0"   --->   Operation 133 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln75_22 = sext i6 %tmp_36"   --->   Operation 134 'sext' 'sext_ln75_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.78ns)   --->   "%q_2nd_err_scale7 = sub i12 %sext_ln75_22, i12 %sext_ln1540_2"   --->   Operation 135 'sub' 'q_2nd_err_scale7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%q_2nd_err_scale7by16_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %q_2nd_err_scale7, i32 4, i32 11"   --->   Operation 136 'partselect' 'q_2nd_err_scale7by16_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i9 %offset_buffer_V_2_load"   --->   Operation 137 'sext' 'sext_ln75_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i10 %in_pixel_2"   --->   Operation 138 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i8 %q_2nd_err_scale7by16_V_2"   --->   Operation 139 'sext' 'sext_ln75_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln75_6 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 21"   --->   Operation 140 'partselect' 'trunc_ln75_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln75_7 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %q_2nd_err_scale7, i32 4, i32 5"   --->   Operation 141 'partselect' 'trunc_ln75_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_10 = add i12 %sext_ln75_14, i12 %zext_ln75_2"   --->   Operation 142 'add' 'add_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%quatizer_in_V = add i12 %add_ln75_10, i12 %sext_ln75_15"   --->   Operation 143 'add' 'quatizer_in_V' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_4 = add i2 %trunc_ln75_6, i2 %trunc_ln75_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 144 'add' 'add_ln200_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln200_5 = add i2 %add_ln200_4, i2 %trunc_ln75_7" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:200]   --->   Operation 145 'add' 'add_ln200_5' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V_7 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %quatizer_in_V, i32 2, i32 11"   --->   Operation 146 'partselect' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_5, i32 1"   --->   Operation 147 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln200_5, i32 1"   --->   Operation 148 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1541_4 = zext i1 %tmp_38"   --->   Operation 149 'zext' 'zext_ln1541_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %quatizer_in_V, i32 2, i32 10"   --->   Operation 150 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.78ns)   --->   "%p_Val2_12 = add i10 %lhs_V_7, i10 %zext_ln1541_4"   --->   Operation 151 'add' 'p_Val2_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i12 %quatizer_in_V"   --->   Operation 152 'trunc' 'trunc_ln674_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%q_err_3rd_local_V_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %p_Result_10, i2 %trunc_ln674_4"   --->   Operation 153 'bitconcatenate' 'q_err_3rd_local_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%conv_i58_272_load_1 = load i3 %conv_i58_272" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 154 'load' 'conv_i58_272_load_1' <Predicate = (!cmp239)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.20ns)   --->   "%select_ln218_4 = select i1 %cmp239, i3 0, i3 %q_err_3rd_local_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 155 'select' 'select_ln218_4' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.20ns)   --->   "%select_ln218_5 = select i1 %cmp239, i3 0, i3 %conv_i58_272_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:218]   --->   Operation 156 'select' 'select_ln218_5' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_4, i3 %conv_i58_272" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 157 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_2, i3 %conv_i58_170" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 158 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218, i3 %conv_i5868" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 159 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_5, i3 %empty_103" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 160 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_3, i3 %empty_102" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 161 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln170 = store i3 %select_ln218_1, i3 %empty" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 162 'store' 'store_ln170' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 259 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.37>
ST_6 : Operation 163 [1/1] (0.79ns)   --->   "%sub232 = add i11 %trunc_ln170, i11 2047" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 163 'add' 'sub232' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%idxprom233 = zext i11 %sub232" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 164 'zext' 'idxprom233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i3 %conv_i5868_load"   --->   Operation 165 'sext' 'sext_ln1540_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1541_1 = zext i1 %tmp_26"   --->   Operation 166 'zext' 'zext_ln1541_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.77ns)   --->   "%add_ln204 = add i9 %tmp, i9 %zext_ln1541_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204]   --->   Operation 167 'add' 'add_ln204' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i5868_load, i2 0"   --->   Operation 168 'bitconcatenate' 'shl_ln75_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i5 %shl_ln75_1"   --->   Operation 169 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i3 %p_load78"   --->   Operation 170 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i3 %q_err_3rd_local_V"   --->   Operation 171 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_s, i2 %trunc_ln674, i2 0"   --->   Operation 172 'bitconcatenate' 'shl_ln75_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i5 %shl_ln75_2"   --->   Operation 173 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75 = sub i6 %sext_ln75_5, i6 %sext_ln75_4"   --->   Operation 174 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.78ns)   --->   "%add_ln75_2 = add i6 %sext_ln75_3, i6 %sext_ln1540_3"   --->   Operation 175 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i6 %add_ln75_2"   --->   Operation 176 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln75_3 = add i6 %sext_ln75_6, i6 %sub_ln75"   --->   Operation 177 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i6 %add_ln75_3"   --->   Operation 178 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.78ns)   --->   "%sum_tmp_V_2 = add i7 %sext_ln75_10, i7 %sext_ln75_9"   --->   Operation 179 'add' 'sum_tmp_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V_2, i32 4, i32 6"   --->   Operation 180 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln674 = sext i3 %tmp_27"   --->   Operation 181 'sext' 'sext_ln674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_0_0_045228_load = load i9 %p_0_0_045228" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 182 'load' 'p_0_0_045228_load' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%offset_buffer_V_addr_1 = getelementptr i9 %offset_buffer_V, i64 0, i64 %idxprom233" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 183 'getelementptr' 'offset_buffer_V_addr_1' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln216 = store i9 %p_0_0_045228_load, i11 %offset_buffer_V_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 184 'store' 'store_ln216' <Predicate = (cmp221)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end235_ifconv" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 185 'br' 'br_ln216' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_4, i32 9"   --->   Operation 186 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.28ns)   --->   "%or_ln232 = or i1 %cmp239, i1 %p_Result_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 187 'or' 'or_ln232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204, i32 8"   --->   Operation 188 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%out_tmp_V = trunc i10 %p_Val2_4"   --->   Operation 189 'trunc' 'out_tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%or_ln1088 = or i1 %tmp_29, i1 %or_ln232"   --->   Operation 190 'or' 'or_ln1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%select_ln232 = select i1 %or_ln232, i8 0, i8 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 191 'select' 'select_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_1)   --->   "%or_ln232_3 = or i1 %or_ln232, i1 %or_ln1088" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 192 'or' 'or_ln232_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_tmp_V_1 = select i1 %or_ln232_3, i8 %select_ln232, i8 %out_tmp_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 193 'select' 'out_tmp_V_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i3 %conv_i58_170_load"   --->   Operation 194 'sext' 'sext_ln1540_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1541_3 = zext i1 %tmp_32"   --->   Operation 195 'zext' 'zext_ln1541_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.77ns)   --->   "%add_ln204_1 = add i9 %tmp_s, i9 %zext_ln1541_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204]   --->   Operation 196 'add' 'add_ln204_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i58_170_load, i2 0"   --->   Operation 197 'bitconcatenate' 'shl_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i5 %shl_ln75_4"   --->   Operation 198 'sext' 'sext_ln75_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln75_17 = sext i3 %p_load77"   --->   Operation 199 'sext' 'sext_ln75_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i3 %q_err_3rd_local_V_1"   --->   Operation 200 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_7, i2 %trunc_ln674_2, i2 0"   --->   Operation 201 'bitconcatenate' 'shl_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i5 %shl_ln75_5"   --->   Operation 202 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75_2 = sub i6 %sext_ln75_12, i6 %sext_ln75_11"   --->   Operation 203 'sub' 'sub_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.78ns)   --->   "%add_ln75_7 = add i6 %sext_ln75_16, i6 %sext_ln1540_4"   --->   Operation 204 'add' 'add_ln75_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln75_20 = sext i6 %add_ln75_7"   --->   Operation 205 'sext' 'sext_ln75_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln75_8 = add i6 %sext_ln75_17, i6 %sub_ln75_2"   --->   Operation 206 'add' 'add_ln75_8' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln75_21 = sext i6 %add_ln75_8"   --->   Operation 207 'sext' 'sext_ln75_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.78ns)   --->   "%sum_tmp_V_1 = add i7 %sext_ln75_21, i7 %sext_ln75_20"   --->   Operation 208 'add' 'sum_tmp_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V_1, i32 4, i32 6"   --->   Operation 209 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln674_1 = sext i3 %tmp_33"   --->   Operation 210 'sext' 'sext_ln674_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%p_0_0_0452_132_load = load i9 %p_0_0_0452_132" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 211 'load' 'p_0_0_0452_132_load' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%offset_buffer_V_1_addr_1 = getelementptr i9 %offset_buffer_V_1, i64 0, i64 %idxprom233" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 212 'getelementptr' 'offset_buffer_V_1_addr_1' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln216 = store i9 %p_0_0_0452_132_load, i11 %offset_buffer_V_1_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 213 'store' 'store_ln216' <Predicate = (cmp221)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end235.1_ifconv" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 214 'br' 'br_ln216' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_8, i32 9"   --->   Operation 215 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.28ns)   --->   "%or_ln232_1 = or i1 %cmp239, i1 %p_Result_9" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 216 'or' 'or_ln232_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204_1, i32 8"   --->   Operation 217 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%out_tmp_V_2 = trunc i10 %p_Val2_8"   --->   Operation 218 'trunc' 'out_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%or_ln1088_1 = or i1 %tmp_35, i1 %or_ln232_1"   --->   Operation 219 'or' 'or_ln1088_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%select_ln232_2 = select i1 %or_ln232_1, i8 0, i8 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 220 'select' 'select_ln232_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_3)   --->   "%or_ln232_4 = or i1 %or_ln232_1, i1 %or_ln1088_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 221 'or' 'or_ln232_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_tmp_V_3 = select i1 %or_ln232_4, i8 %select_ln232_2, i8 %out_tmp_V_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 222 'select' 'out_tmp_V_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i3 %conv_i58_272_load"   --->   Operation 223 'sext' 'sext_ln1540_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1541_5 = zext i1 %tmp_38"   --->   Operation 224 'zext' 'zext_ln1541_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.77ns)   --->   "%add_ln204_2 = add i9 %tmp_8, i9 %zext_ln1541_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204]   --->   Operation 225 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln75_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %conv_i58_272_load, i2 0"   --->   Operation 226 'bitconcatenate' 'shl_ln75_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln75_23 = sext i5 %shl_ln75_7"   --->   Operation 227 'sext' 'sext_ln75_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln75_24 = sext i3 %p_load"   --->   Operation 228 'sext' 'sext_ln75_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln75_18 = sext i3 %q_err_3rd_local_V_2"   --->   Operation 229 'sext' 'sext_ln75_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln75_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1 %p_Result_10, i2 %trunc_ln674_4, i2 0"   --->   Operation 230 'bitconcatenate' 'shl_ln75_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln75_19 = sext i5 %shl_ln75_8"   --->   Operation 231 'sext' 'sext_ln75_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75_4 = sub i6 %sext_ln75_19, i6 %sext_ln75_18"   --->   Operation 232 'sub' 'sub_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln75_12 = add i6 %sext_ln75_23, i6 %sext_ln1540_5"   --->   Operation 233 'add' 'add_ln75_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln75_25 = sext i6 %add_ln75_12"   --->   Operation 234 'sext' 'sext_ln75_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln75_13 = add i6 %sext_ln75_24, i6 %sub_ln75_4"   --->   Operation 235 'add' 'add_ln75_13' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln75_26 = sext i6 %add_ln75_13"   --->   Operation 236 'sext' 'sext_ln75_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.78ns)   --->   "%sum_tmp_V = add i7 %sext_ln75_26, i7 %sext_ln75_25"   --->   Operation 237 'add' 'sum_tmp_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %sum_tmp_V, i32 4, i32 6"   --->   Operation 238 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln674_2 = sext i3 %tmp_39"   --->   Operation 239 'sext' 'sext_ln674_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%p_0_0_0452_236_load = load i9 %p_0_0_0452_236" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 240 'load' 'p_0_0_0452_236_load' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%offset_buffer_V_2_addr_1 = getelementptr i9 %offset_buffer_V_2, i64 0, i64 %idxprom233" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 241 'getelementptr' 'offset_buffer_V_2_addr_1' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln216 = store i9 %p_0_0_0452_236_load, i11 %offset_buffer_V_2_addr_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 242 'store' 'store_ln216' <Predicate = (cmp221)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 1920> <RAM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end235.2_ifconv" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:216]   --->   Operation 243 'br' 'br_ln216' <Predicate = (cmp221)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_12, i32 9"   --->   Operation 244 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.28ns)   --->   "%or_ln232_2 = or i1 %cmp239, i1 %p_Result_12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 245 'or' 'or_ln232_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln204_2, i32 8"   --->   Operation 246 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%out_tmp_V_4 = trunc i10 %p_Val2_12"   --->   Operation 247 'trunc' 'out_tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%or_ln1088_2 = or i1 %tmp_41, i1 %or_ln232_2"   --->   Operation 248 'or' 'or_ln1088_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%select_ln232_4 = select i1 %or_ln232_2, i8 0, i8 255" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 249 'select' 'select_ln232_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node out_tmp_V_5)   --->   "%or_ln232_5 = or i1 %or_ln232_2, i1 %or_ln1088_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 250 'or' 'or_ln232_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_tmp_V_5 = select i1 %or_ln232_5, i8 %select_ln232_4, i8 %out_tmp_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:232]   --->   Operation 251 'select' 'out_tmp_V_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %out_tmp_V_5, i8 %out_tmp_V_3, i8 %out_tmp_V_1"   --->   Operation 252 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %aecin_data245, i24 %p_Result_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'write' 'write_ln174' <Predicate = (icmp_ln179)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc331" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:248]   --->   Operation 254 'br' 'br_ln248' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln170 = store i9 %sext_ln674_2, i9 %p_0_0_0452_236" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 255 'store' 'store_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln170 = store i9 %sext_ln674_1, i9 %p_0_0_0452_132" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 256 'store' 'store_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln170 = store i9 %sext_ln674, i9 %p_0_0_045228" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 257 'store' 'store_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln170 = br void %for.body147" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170]   --->   Operation 258 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln165]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aecin_data245]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ offset_buffer_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ offset_buffer_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ zext_ln97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ add_ln165]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lsc_out_data243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_index_1              (alloca           ) [ 0110000]
empty                    (alloca           ) [ 0111110]
p_0_0_045228             (alloca           ) [ 0111111]
empty_102                (alloca           ) [ 0111110]
p_0_0_0452_132           (alloca           ) [ 0111111]
empty_103                (alloca           ) [ 0111110]
p_0_0_0452_236           (alloca           ) [ 0111111]
conv_i5868               (alloca           ) [ 0111110]
conv_i58_170             (alloca           ) [ 0111110]
conv_i58_272             (alloca           ) [ 0111110]
indvar_flatten           (alloca           ) [ 0110000]
add_ln165_read           (read             ) [ 0110000]
zext_ln97_read           (read             ) [ 0000000]
mul_ln165_read           (read             ) [ 0110000]
zext_ln97_cast           (zext             ) [ 0110000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
store_ln0                (store            ) [ 0000000]
br_ln0                   (br               ) [ 0000000]
indvar_flatten_load      (load             ) [ 0000000]
icmp_ln165               (icmp             ) [ 0111111]
add_ln165_1              (add              ) [ 0000000]
br_ln165                 (br               ) [ 0000000]
col_index_1_load         (load             ) [ 0000000]
specloopname_ln0         (specloopname     ) [ 0000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000]
icmp_ln170               (icmp             ) [ 0000000]
select_ln165             (select           ) [ 0100100]
trunc_ln170              (trunc            ) [ 0101111]
specpipeline_ln173       (specpipeline     ) [ 0000000]
specloopname_ln170       (specloopname     ) [ 0000000]
icmp_ln179               (icmp             ) [ 0111111]
br_ln179                 (br               ) [ 0111110]
cmp239                   (icmp             ) [ 0101111]
br_ln248                 (br               ) [ 0000000]
col_index                (add              ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
tmp_V                    (read             ) [ 0111010]
br_ln179                 (br               ) [ 0111010]
offset_buffer_V_load     (load             ) [ 0100010]
trunc_ln75_2             (trunc            ) [ 0100010]
offset_buffer_V_1_load   (load             ) [ 0100010]
trunc_ln75_5             (trunc            ) [ 0100010]
offset_buffer_V_2_load   (load             ) [ 0100010]
trunc_ln75_8             (trunc            ) [ 0100010]
idxprom191               (zext             ) [ 0000000]
cmp221                   (icmp             ) [ 0101011]
offset_buffer_V_addr     (getelementptr    ) [ 0101000]
br_ln216                 (br               ) [ 0000000]
offset_buffer_V_1_addr   (getelementptr    ) [ 0101000]
br_ln216                 (br               ) [ 0000000]
offset_buffer_V_2_addr   (getelementptr    ) [ 0101000]
br_ln216                 (br               ) [ 0000000]
p_Val2_s                 (phi              ) [ 0100010]
p_load78                 (load             ) [ 0100001]
conv_i5868_load          (load             ) [ 0100001]
in_pixel                 (trunc            ) [ 0000000]
sext_ln1540              (sext             ) [ 0000000]
tmp_24                   (bitconcatenate   ) [ 0000000]
sext_ln75_2              (sext             ) [ 0000000]
q_2nd_err_scale7_2       (sub              ) [ 0000000]
q_2nd_err_scale7by16_V   (partselect       ) [ 0000000]
sext_ln75                (sext             ) [ 0000000]
zext_ln75                (zext             ) [ 0000000]
sext_ln75_1              (sext             ) [ 0000000]
trunc_ln75               (trunc            ) [ 0000000]
trunc_ln75_1             (partselect       ) [ 0000000]
add_ln75                 (add              ) [ 0000000]
quatizer_in_V_2          (add              ) [ 0000000]
add_ln200                (add              ) [ 0000000]
add_ln200_1              (add              ) [ 0000000]
lhs_V                    (partselect       ) [ 0000000]
p_Result_s               (bitselect        ) [ 0100001]
tmp_26                   (bitselect        ) [ 0100001]
zext_ln1541              (zext             ) [ 0000000]
tmp                      (partselect       ) [ 0100001]
p_Val2_4                 (add              ) [ 0100001]
trunc_ln674              (trunc            ) [ 0100001]
q_err_3rd_local_V        (bitconcatenate   ) [ 0100001]
p_load77                 (load             ) [ 0100001]
conv_i5868_load_1        (load             ) [ 0000000]
conv_i58_170_load        (load             ) [ 0100001]
select_ln218             (select           ) [ 0000000]
select_ln218_1           (select           ) [ 0000000]
in_pixel_1               (partselect       ) [ 0000000]
sext_ln1540_1            (sext             ) [ 0000000]
tmp_30                   (bitconcatenate   ) [ 0000000]
sext_ln75_13             (sext             ) [ 0000000]
q_2nd_err_scale7_1       (sub              ) [ 0000000]
q_2nd_err_scale7by16_V_1 (partselect       ) [ 0000000]
sext_ln75_7              (sext             ) [ 0000000]
zext_ln75_1              (zext             ) [ 0000000]
sext_ln75_8              (sext             ) [ 0000000]
trunc_ln75_3             (partselect       ) [ 0000000]
trunc_ln75_4             (partselect       ) [ 0000000]
add_ln75_5               (add              ) [ 0000000]
quatizer_in_V_1          (add              ) [ 0000000]
add_ln200_2              (add              ) [ 0000000]
add_ln200_3              (add              ) [ 0000000]
lhs_V_6                  (partselect       ) [ 0000000]
p_Result_7               (bitselect        ) [ 0100001]
tmp_32                   (bitselect        ) [ 0100001]
zext_ln1541_2            (zext             ) [ 0000000]
tmp_s                    (partselect       ) [ 0100001]
p_Val2_8                 (add              ) [ 0100001]
trunc_ln674_2            (trunc            ) [ 0100001]
q_err_3rd_local_V_1      (bitconcatenate   ) [ 0100001]
p_load                   (load             ) [ 0100001]
conv_i58_170_load_1      (load             ) [ 0000000]
conv_i58_272_load        (load             ) [ 0100001]
select_ln218_2           (select           ) [ 0000000]
select_ln218_3           (select           ) [ 0000000]
in_pixel_2               (partselect       ) [ 0000000]
sext_ln1540_2            (sext             ) [ 0000000]
tmp_36                   (bitconcatenate   ) [ 0000000]
sext_ln75_22             (sext             ) [ 0000000]
q_2nd_err_scale7         (sub              ) [ 0000000]
q_2nd_err_scale7by16_V_2 (partselect       ) [ 0000000]
sext_ln75_14             (sext             ) [ 0000000]
zext_ln75_2              (zext             ) [ 0000000]
sext_ln75_15             (sext             ) [ 0000000]
trunc_ln75_6             (partselect       ) [ 0000000]
trunc_ln75_7             (partselect       ) [ 0000000]
add_ln75_10              (add              ) [ 0000000]
quatizer_in_V            (add              ) [ 0000000]
add_ln200_4              (add              ) [ 0000000]
add_ln200_5              (add              ) [ 0000000]
lhs_V_7                  (partselect       ) [ 0000000]
p_Result_10              (bitselect        ) [ 0100001]
tmp_38                   (bitselect        ) [ 0100001]
zext_ln1541_4            (zext             ) [ 0000000]
tmp_8                    (partselect       ) [ 0100001]
p_Val2_12                (add              ) [ 0100001]
trunc_ln674_4            (trunc            ) [ 0100001]
q_err_3rd_local_V_2      (bitconcatenate   ) [ 0100001]
conv_i58_272_load_1      (load             ) [ 0000000]
select_ln218_4           (select           ) [ 0000000]
select_ln218_5           (select           ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
sub232                   (add              ) [ 0000000]
idxprom233               (zext             ) [ 0000000]
sext_ln1540_3            (sext             ) [ 0000000]
zext_ln1541_1            (zext             ) [ 0000000]
add_ln204                (add              ) [ 0000000]
shl_ln75_1               (bitconcatenate   ) [ 0000000]
sext_ln75_3              (sext             ) [ 0000000]
sext_ln75_6              (sext             ) [ 0000000]
sext_ln75_4              (sext             ) [ 0000000]
shl_ln75_2               (bitconcatenate   ) [ 0000000]
sext_ln75_5              (sext             ) [ 0000000]
sub_ln75                 (sub              ) [ 0000000]
add_ln75_2               (add              ) [ 0000000]
sext_ln75_9              (sext             ) [ 0000000]
add_ln75_3               (add              ) [ 0000000]
sext_ln75_10             (sext             ) [ 0000000]
sum_tmp_V_2              (add              ) [ 0000000]
tmp_27                   (partselect       ) [ 0000000]
sext_ln674               (sext             ) [ 0000000]
p_0_0_045228_load        (load             ) [ 0000000]
offset_buffer_V_addr_1   (getelementptr    ) [ 0000000]
store_ln216              (store            ) [ 0000000]
br_ln216                 (br               ) [ 0000000]
p_Result_6               (bitselect        ) [ 0000000]
or_ln232                 (or               ) [ 0000000]
tmp_29                   (bitselect        ) [ 0000000]
out_tmp_V                (trunc            ) [ 0000000]
or_ln1088                (or               ) [ 0000000]
select_ln232             (select           ) [ 0000000]
or_ln232_3               (or               ) [ 0000000]
out_tmp_V_1              (select           ) [ 0000000]
sext_ln1540_4            (sext             ) [ 0000000]
zext_ln1541_3            (zext             ) [ 0000000]
add_ln204_1              (add              ) [ 0000000]
shl_ln75_4               (bitconcatenate   ) [ 0000000]
sext_ln75_16             (sext             ) [ 0000000]
sext_ln75_17             (sext             ) [ 0000000]
sext_ln75_11             (sext             ) [ 0000000]
shl_ln75_5               (bitconcatenate   ) [ 0000000]
sext_ln75_12             (sext             ) [ 0000000]
sub_ln75_2               (sub              ) [ 0000000]
add_ln75_7               (add              ) [ 0000000]
sext_ln75_20             (sext             ) [ 0000000]
add_ln75_8               (add              ) [ 0000000]
sext_ln75_21             (sext             ) [ 0000000]
sum_tmp_V_1              (add              ) [ 0000000]
tmp_33                   (partselect       ) [ 0000000]
sext_ln674_1             (sext             ) [ 0000000]
p_0_0_0452_132_load      (load             ) [ 0000000]
offset_buffer_V_1_addr_1 (getelementptr    ) [ 0000000]
store_ln216              (store            ) [ 0000000]
br_ln216                 (br               ) [ 0000000]
p_Result_9               (bitselect        ) [ 0000000]
or_ln232_1               (or               ) [ 0000000]
tmp_35                   (bitselect        ) [ 0000000]
out_tmp_V_2              (trunc            ) [ 0000000]
or_ln1088_1              (or               ) [ 0000000]
select_ln232_2           (select           ) [ 0000000]
or_ln232_4               (or               ) [ 0000000]
out_tmp_V_3              (select           ) [ 0000000]
sext_ln1540_5            (sext             ) [ 0000000]
zext_ln1541_5            (zext             ) [ 0000000]
add_ln204_2              (add              ) [ 0000000]
shl_ln75_7               (bitconcatenate   ) [ 0000000]
sext_ln75_23             (sext             ) [ 0000000]
sext_ln75_24             (sext             ) [ 0000000]
sext_ln75_18             (sext             ) [ 0000000]
shl_ln75_8               (bitconcatenate   ) [ 0000000]
sext_ln75_19             (sext             ) [ 0000000]
sub_ln75_4               (sub              ) [ 0000000]
add_ln75_12              (add              ) [ 0000000]
sext_ln75_25             (sext             ) [ 0000000]
add_ln75_13              (add              ) [ 0000000]
sext_ln75_26             (sext             ) [ 0000000]
sum_tmp_V                (add              ) [ 0000000]
tmp_39                   (partselect       ) [ 0000000]
sext_ln674_2             (sext             ) [ 0000000]
p_0_0_0452_236_load      (load             ) [ 0000000]
offset_buffer_V_2_addr_1 (getelementptr    ) [ 0000000]
store_ln216              (store            ) [ 0000000]
br_ln216                 (br               ) [ 0000000]
p_Result_12              (bitselect        ) [ 0000000]
or_ln232_2               (or               ) [ 0000000]
tmp_41                   (bitselect        ) [ 0000000]
out_tmp_V_4              (trunc            ) [ 0000000]
or_ln1088_2              (or               ) [ 0000000]
select_ln232_4           (select           ) [ 0000000]
or_ln232_5               (or               ) [ 0000000]
out_tmp_V_5              (select           ) [ 0000000]
p_Result_14              (bitconcatenate   ) [ 0000000]
write_ln174              (write            ) [ 0000000]
br_ln248                 (br               ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
store_ln170              (store            ) [ 0000000]
br_ln170                 (br               ) [ 0000000]
ret_ln0                  (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln165">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln165"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aecin_data245">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aecin_data245"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="offset_buffer_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_buffer_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="offset_buffer_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_buffer_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln97">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="offset_buffer_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_buffer_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_ln165">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln165"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lsc_out_data243">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lsc_out_data243"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_ROW_LOOP_COL_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="col_index_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_index_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_0_0_045228_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_045228/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_102_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_102/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_0_0_0452_132_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0452_132/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="empty_103_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_103/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_0_0_0452_236_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0452_236/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_i5868_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i5868/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv_i58_170_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i58_170/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_i58_272_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_i58_272/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln165_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln165_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln97_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln97_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln165_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="22" slack="0"/>
<pin id="184" dir="0" index="1" bw="22" slack="0"/>
<pin id="185" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln165_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_V_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="30" slack="0"/>
<pin id="190" dir="0" index="1" bw="30" slack="0"/>
<pin id="191" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln174_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="24" slack="0"/>
<pin id="197" dir="0" index="2" bw="24" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="offset_buffer_V_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buffer_V_addr/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="9" slack="2147483647"/>
<pin id="216" dir="1" index="7" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="offset_buffer_V_load/4 store_ln216/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="offset_buffer_V_1_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buffer_V_1_addr/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="9" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="offset_buffer_V_1_load/4 store_ln216/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="offset_buffer_V_2_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="12" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buffer_V_2_addr/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="248" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="9" slack="2147483647"/>
<pin id="250" dir="1" index="7" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="offset_buffer_V_2_load/4 store_ln216/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="offset_buffer_V_addr_1_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="11" slack="0"/>
<pin id="256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buffer_V_addr_1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="offset_buffer_V_1_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buffer_V_1_addr_1/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="offset_buffer_V_2_addr_1_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="11" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buffer_V_2_addr_1/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_Val2_s_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="30" slack="3"/>
<pin id="278" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_s_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="30" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="3"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln97_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_cast/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="22" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln0_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln0_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln0_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="indvar_flatten_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="22" slack="1"/>
<pin id="333" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln165_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="22" slack="0"/>
<pin id="336" dir="0" index="1" bw="22" slack="1"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln165_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="22" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="col_index_1_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="1"/>
<pin id="347" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_index_1_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln170_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln165_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="12" slack="0"/>
<pin id="356" dir="0" index="2" bw="12" slack="0"/>
<pin id="357" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln165/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln170_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln179_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="cmp239_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="1"/>
<pin id="373" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp239/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="col_index_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_index/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln170_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="22" slack="0"/>
<pin id="383" dir="0" index="1" bw="22" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln170_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="1"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln75_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_2/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln75_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_5/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln75_8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_8/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="idxprom191_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="1"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom191/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="cmp221_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="1"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp221/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_load78_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="4"/>
<pin id="416" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load78/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="conv_i5868_load_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="4"/>
<pin id="419" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i5868_load/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="in_pixel_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="30" slack="0"/>
<pin id="422" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_pixel/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln1540_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_24_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln75_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="q_2nd_err_scale7_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="q_2nd_err_scale7_2/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="q_2nd_err_scale7by16_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="7" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="0" index="3" bw="5" slack="0"/>
<pin id="451" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_2nd_err_scale7by16_V/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln75_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln75_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln75_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln75_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="30" slack="0"/>
<pin id="469" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln75_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="0" index="3" bw="4" slack="0"/>
<pin id="476" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln75_1/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln75_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="quatizer_in_V_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="quatizer_in_V_2/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln200_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="1"/>
<pin id="496" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln200_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_1/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="lhs_V_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="0" index="1" bw="12" slack="0"/>
<pin id="507" dir="0" index="2" bw="3" slack="0"/>
<pin id="508" dir="0" index="3" bw="5" slack="0"/>
<pin id="509" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_26_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="2" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln1541_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="0"/>
<pin id="536" dir="0" index="1" bw="12" slack="0"/>
<pin id="537" dir="0" index="2" bw="3" slack="0"/>
<pin id="538" dir="0" index="3" bw="5" slack="0"/>
<pin id="539" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Val2_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln674_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="q_err_3rd_local_V_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="0"/>
<pin id="558" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_err_3rd_local_V/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_load77_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="4"/>
<pin id="564" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load77/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="conv_i5868_load_1_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="4"/>
<pin id="567" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i5868_load_1/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="conv_i58_170_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="4"/>
<pin id="570" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i58_170_load/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln218_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="3"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="0" index="2" bw="3" slack="0"/>
<pin id="575" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln218_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="3"/>
<pin id="580" dir="0" index="1" bw="3" slack="0"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_1/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="in_pixel_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="30" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_pixel_1/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln1540_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_1/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_30_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="0" index="1" bw="3" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sext_ln75_13_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_13/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="q_2nd_err_scale7_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="3" slack="0"/>
<pin id="614" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="q_2nd_err_scale7_1/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="q_2nd_err_scale7by16_V_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="0"/>
<pin id="620" dir="0" index="2" bw="4" slack="0"/>
<pin id="621" dir="0" index="3" bw="5" slack="0"/>
<pin id="622" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_2nd_err_scale7by16_V_1/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sext_ln75_7_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="1"/>
<pin id="629" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_7/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln75_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln75_8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_8/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln75_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="30" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="5" slack="0"/>
<pin id="643" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln75_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln75_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="7" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="0" index="3" bw="4" slack="0"/>
<pin id="653" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln75_4/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln75_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_5/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="quatizer_in_V_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="quatizer_in_V_1/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln200_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="0" index="1" bw="2" slack="1"/>
<pin id="673" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_2/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln200_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_3/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="lhs_V_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="12" slack="0"/>
<pin id="684" dir="0" index="2" bw="3" slack="0"/>
<pin id="685" dir="0" index="3" bw="5" slack="0"/>
<pin id="686" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Result_7_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_32_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="2" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln1541_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_2/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_s_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="0"/>
<pin id="713" dir="0" index="1" bw="12" slack="0"/>
<pin id="714" dir="0" index="2" bw="3" slack="0"/>
<pin id="715" dir="0" index="3" bw="5" slack="0"/>
<pin id="716" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Val2_8_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln674_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="0"/>
<pin id="729" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="q_err_3rd_local_V_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="3" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="0" index="2" bw="2" slack="0"/>
<pin id="735" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_err_3rd_local_V_1/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_load_load_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="4"/>
<pin id="741" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="conv_i58_170_load_1_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="4"/>
<pin id="744" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i58_170_load_1/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="conv_i58_272_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="4"/>
<pin id="747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i58_272_load/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="select_ln218_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="3"/>
<pin id="750" dir="0" index="1" bw="3" slack="0"/>
<pin id="751" dir="0" index="2" bw="3" slack="0"/>
<pin id="752" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_2/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="select_ln218_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="3"/>
<pin id="757" dir="0" index="1" bw="3" slack="0"/>
<pin id="758" dir="0" index="2" bw="3" slack="0"/>
<pin id="759" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_3/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="in_pixel_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="10" slack="0"/>
<pin id="764" dir="0" index="1" bw="30" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_pixel_2/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sext_ln1540_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_2/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_36_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="0"/>
<pin id="778" dir="0" index="1" bw="3" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln75_22_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="6" slack="0"/>
<pin id="786" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_22/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="q_2nd_err_scale7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="0" index="1" bw="3" slack="0"/>
<pin id="791" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="q_2nd_err_scale7/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="q_2nd_err_scale7by16_V_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="7" slack="0"/>
<pin id="797" dir="0" index="2" bw="4" slack="0"/>
<pin id="798" dir="0" index="3" bw="5" slack="0"/>
<pin id="799" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_2nd_err_scale7by16_V_2/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln75_14_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="1"/>
<pin id="806" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_14/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln75_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="0"/>
<pin id="809" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln75_15_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_15/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln75_6_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="0" index="1" bw="30" slack="0"/>
<pin id="818" dir="0" index="2" bw="6" slack="0"/>
<pin id="819" dir="0" index="3" bw="6" slack="0"/>
<pin id="820" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln75_6/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln75_7_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="0"/>
<pin id="827" dir="0" index="1" bw="7" slack="0"/>
<pin id="828" dir="0" index="2" bw="4" slack="0"/>
<pin id="829" dir="0" index="3" bw="4" slack="0"/>
<pin id="830" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln75_7/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln75_10_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="0"/>
<pin id="837" dir="0" index="1" bw="10" slack="0"/>
<pin id="838" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_10/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="quatizer_in_V_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="12" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="quatizer_in_V/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln200_4_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="0" index="1" bw="2" slack="1"/>
<pin id="850" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_4/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln200_5_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="0" index="1" bw="2" slack="0"/>
<pin id="855" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_5/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lhs_V_7_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="0" index="1" bw="12" slack="0"/>
<pin id="861" dir="0" index="2" bw="3" slack="0"/>
<pin id="862" dir="0" index="3" bw="5" slack="0"/>
<pin id="863" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_V_7/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="p_Result_10_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="2" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_38_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="2" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln1541_4_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_4/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_8_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="9" slack="0"/>
<pin id="890" dir="0" index="1" bw="12" slack="0"/>
<pin id="891" dir="0" index="2" bw="3" slack="0"/>
<pin id="892" dir="0" index="3" bw="5" slack="0"/>
<pin id="893" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="p_Val2_12_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="10" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="trunc_ln674_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="12" slack="0"/>
<pin id="906" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_4/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="q_err_3rd_local_V_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="0" index="2" bw="2" slack="0"/>
<pin id="912" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_err_3rd_local_V_2/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="conv_i58_272_load_1_load_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="4"/>
<pin id="918" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_i58_272_load_1/5 "/>
</bind>
</comp>

<comp id="919" class="1004" name="select_ln218_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="3"/>
<pin id="921" dir="0" index="1" bw="3" slack="0"/>
<pin id="922" dir="0" index="2" bw="3" slack="0"/>
<pin id="923" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_4/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="select_ln218_5_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="3"/>
<pin id="928" dir="0" index="1" bw="3" slack="0"/>
<pin id="929" dir="0" index="2" bw="3" slack="0"/>
<pin id="930" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_5/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="store_ln170_store_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="3" slack="0"/>
<pin id="935" dir="0" index="1" bw="3" slack="4"/>
<pin id="936" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="store_ln170_store_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="3" slack="0"/>
<pin id="940" dir="0" index="1" bw="3" slack="4"/>
<pin id="941" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="store_ln170_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="0"/>
<pin id="945" dir="0" index="1" bw="3" slack="4"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="store_ln170_store_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="0" index="1" bw="3" slack="4"/>
<pin id="951" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="store_ln170_store_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="3" slack="0"/>
<pin id="955" dir="0" index="1" bw="3" slack="4"/>
<pin id="956" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="store_ln170_store_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="3" slack="0"/>
<pin id="960" dir="0" index="1" bw="3" slack="4"/>
<pin id="961" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sub232_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="11" slack="4"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub232/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="idxprom233_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="11" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom233/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sext_ln1540_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="3" slack="1"/>
<pin id="977" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_3/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="zext_ln1541_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_1/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln204_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="1"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="shl_ln75_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="0"/>
<pin id="988" dir="0" index="1" bw="3" slack="1"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_1/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln75_3_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="5" slack="0"/>
<pin id="995" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_3/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln75_6_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="1"/>
<pin id="999" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_6/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sext_ln75_4_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="3" slack="1"/>
<pin id="1002" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_4/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="shl_ln75_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="1"/>
<pin id="1006" dir="0" index="2" bw="2" slack="1"/>
<pin id="1007" dir="0" index="3" bw="1" slack="0"/>
<pin id="1008" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_2/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln75_5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_5/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sub_ln75_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="0"/>
<pin id="1017" dir="0" index="1" bw="3" slack="0"/>
<pin id="1018" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln75_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="0"/>
<pin id="1023" dir="0" index="1" bw="3" slack="0"/>
<pin id="1024" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln75_9_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="6" slack="0"/>
<pin id="1029" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_9/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln75_3_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="3" slack="0"/>
<pin id="1033" dir="0" index="1" bw="6" slack="0"/>
<pin id="1034" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_3/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sext_ln75_10_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="0"/>
<pin id="1039" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_10/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sum_tmp_V_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="6" slack="0"/>
<pin id="1043" dir="0" index="1" bw="6" slack="0"/>
<pin id="1044" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_tmp_V_2/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_27_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="3" slack="0"/>
<pin id="1049" dir="0" index="1" bw="7" slack="0"/>
<pin id="1050" dir="0" index="2" bw="4" slack="0"/>
<pin id="1051" dir="0" index="3" bw="4" slack="0"/>
<pin id="1052" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="sext_ln674_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="0"/>
<pin id="1059" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln674/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="p_0_0_045228_load_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="9" slack="5"/>
<pin id="1063" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_045228_load/6 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="p_Result_6_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="10" slack="1"/>
<pin id="1068" dir="0" index="2" bw="5" slack="0"/>
<pin id="1069" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="or_ln232_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="4"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_29_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="9" slack="0"/>
<pin id="1080" dir="0" index="2" bw="5" slack="0"/>
<pin id="1081" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="out_tmp_V_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="1"/>
<pin id="1087" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_tmp_V/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="or_ln1088_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1088/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="select_ln232_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="0" index="2" bw="8" slack="0"/>
<pin id="1098" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="or_ln232_3_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_3/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="out_tmp_V_1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="0"/>
<pin id="1111" dir="0" index="2" bw="8" slack="0"/>
<pin id="1112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_tmp_V_1/6 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="sext_ln1540_4_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="1"/>
<pin id="1118" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_4/6 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln1541_3_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="1"/>
<pin id="1121" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_3/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln204_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="1"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="shl_ln75_4_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="0"/>
<pin id="1129" dir="0" index="1" bw="3" slack="1"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_4/6 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln75_16_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="5" slack="0"/>
<pin id="1136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_16/6 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="sext_ln75_17_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="3" slack="1"/>
<pin id="1140" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_17/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sext_ln75_11_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="3" slack="1"/>
<pin id="1143" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_11/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="shl_ln75_5_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="5" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="1"/>
<pin id="1147" dir="0" index="2" bw="2" slack="1"/>
<pin id="1148" dir="0" index="3" bw="1" slack="0"/>
<pin id="1149" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_5/6 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sext_ln75_12_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="0"/>
<pin id="1154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_12/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sub_ln75_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="0"/>
<pin id="1158" dir="0" index="1" bw="3" slack="0"/>
<pin id="1159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75_2/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="add_ln75_7_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="0"/>
<pin id="1164" dir="0" index="1" bw="3" slack="0"/>
<pin id="1165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_7/6 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln75_20_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="6" slack="0"/>
<pin id="1170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_20/6 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln75_8_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="3" slack="0"/>
<pin id="1174" dir="0" index="1" bw="6" slack="0"/>
<pin id="1175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_8/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln75_21_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="6" slack="0"/>
<pin id="1180" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_21/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sum_tmp_V_1_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="6" slack="0"/>
<pin id="1184" dir="0" index="1" bw="6" slack="0"/>
<pin id="1185" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_tmp_V_1/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_33_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="3" slack="0"/>
<pin id="1190" dir="0" index="1" bw="7" slack="0"/>
<pin id="1191" dir="0" index="2" bw="4" slack="0"/>
<pin id="1192" dir="0" index="3" bw="4" slack="0"/>
<pin id="1193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="sext_ln674_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="3" slack="0"/>
<pin id="1200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln674_1/6 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="p_0_0_0452_132_load_load_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="9" slack="5"/>
<pin id="1204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0452_132_load/6 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="p_Result_9_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="10" slack="1"/>
<pin id="1209" dir="0" index="2" bw="5" slack="0"/>
<pin id="1210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="or_ln232_1_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="4"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_1/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_35_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="9" slack="0"/>
<pin id="1221" dir="0" index="2" bw="5" slack="0"/>
<pin id="1222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="out_tmp_V_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="1"/>
<pin id="1228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_tmp_V_2/6 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="or_ln1088_1_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1088_1/6 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="select_ln232_2_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="8" slack="0"/>
<pin id="1238" dir="0" index="2" bw="8" slack="0"/>
<pin id="1239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232_2/6 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="or_ln232_4_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_4/6 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="out_tmp_V_3_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="8" slack="0"/>
<pin id="1252" dir="0" index="2" bw="8" slack="0"/>
<pin id="1253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_tmp_V_3/6 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="sext_ln1540_5_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="3" slack="1"/>
<pin id="1259" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1540_5/6 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="zext_ln1541_5_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_5/6 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="add_ln204_2_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="9" slack="1"/>
<pin id="1265" dir="0" index="1" bw="1" slack="0"/>
<pin id="1266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_2/6 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="shl_ln75_7_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="5" slack="0"/>
<pin id="1270" dir="0" index="1" bw="3" slack="1"/>
<pin id="1271" dir="0" index="2" bw="1" slack="0"/>
<pin id="1272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_7/6 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="sext_ln75_23_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="5" slack="0"/>
<pin id="1277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_23/6 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="sext_ln75_24_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="3" slack="1"/>
<pin id="1281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_24/6 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="sext_ln75_18_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="3" slack="1"/>
<pin id="1284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_18/6 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="shl_ln75_8_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="1"/>
<pin id="1288" dir="0" index="2" bw="2" slack="1"/>
<pin id="1289" dir="0" index="3" bw="1" slack="0"/>
<pin id="1290" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln75_8/6 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="sext_ln75_19_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="5" slack="0"/>
<pin id="1295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_19/6 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="sub_ln75_4_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="5" slack="0"/>
<pin id="1299" dir="0" index="1" bw="3" slack="0"/>
<pin id="1300" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75_4/6 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="add_ln75_12_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="5" slack="0"/>
<pin id="1305" dir="0" index="1" bw="3" slack="0"/>
<pin id="1306" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_12/6 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="sext_ln75_25_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="6" slack="0"/>
<pin id="1311" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_25/6 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="add_ln75_13_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="3" slack="0"/>
<pin id="1315" dir="0" index="1" bw="6" slack="0"/>
<pin id="1316" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_13/6 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sext_ln75_26_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="6" slack="0"/>
<pin id="1321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_26/6 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="sum_tmp_V_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="6" slack="0"/>
<pin id="1325" dir="0" index="1" bw="6" slack="0"/>
<pin id="1326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_tmp_V/6 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_39_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="3" slack="0"/>
<pin id="1331" dir="0" index="1" bw="7" slack="0"/>
<pin id="1332" dir="0" index="2" bw="4" slack="0"/>
<pin id="1333" dir="0" index="3" bw="4" slack="0"/>
<pin id="1334" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="sext_ln674_2_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="3" slack="0"/>
<pin id="1341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln674_2/6 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="p_0_0_0452_236_load_load_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="9" slack="5"/>
<pin id="1345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0452_236_load/6 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="p_Result_12_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="10" slack="1"/>
<pin id="1350" dir="0" index="2" bw="5" slack="0"/>
<pin id="1351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/6 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="or_ln232_2_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="4"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_2/6 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_41_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="9" slack="0"/>
<pin id="1362" dir="0" index="2" bw="5" slack="0"/>
<pin id="1363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="out_tmp_V_4_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="10" slack="1"/>
<pin id="1369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_tmp_V_4/6 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="or_ln1088_2_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1088_2/6 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="select_ln232_4_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="0"/>
<pin id="1378" dir="0" index="1" bw="8" slack="0"/>
<pin id="1379" dir="0" index="2" bw="8" slack="0"/>
<pin id="1380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232_4/6 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="or_ln232_5_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="0"/>
<pin id="1386" dir="0" index="1" bw="1" slack="0"/>
<pin id="1387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_5/6 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="out_tmp_V_5_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="0"/>
<pin id="1392" dir="0" index="1" bw="8" slack="0"/>
<pin id="1393" dir="0" index="2" bw="8" slack="0"/>
<pin id="1394" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_tmp_V_5/6 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="p_Result_14_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="24" slack="0"/>
<pin id="1400" dir="0" index="1" bw="8" slack="0"/>
<pin id="1401" dir="0" index="2" bw="8" slack="0"/>
<pin id="1402" dir="0" index="3" bw="8" slack="0"/>
<pin id="1403" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="store_ln170_store_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="3" slack="0"/>
<pin id="1411" dir="0" index="1" bw="9" slack="5"/>
<pin id="1412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/6 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="store_ln170_store_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="3" slack="0"/>
<pin id="1416" dir="0" index="1" bw="9" slack="5"/>
<pin id="1417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/6 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="store_ln170_store_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="3" slack="0"/>
<pin id="1421" dir="0" index="1" bw="9" slack="5"/>
<pin id="1422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/6 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="col_index_1_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="12" slack="0"/>
<pin id="1426" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="col_index_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="empty_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="3" slack="0"/>
<pin id="1433" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1438" class="1005" name="p_0_0_045228_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="9" slack="5"/>
<pin id="1440" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="p_0_0_045228 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="empty_102_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="3" slack="0"/>
<pin id="1446" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="empty_102 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="p_0_0_0452_132_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="9" slack="5"/>
<pin id="1453" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="p_0_0_0452_132 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="empty_103_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="3" slack="0"/>
<pin id="1459" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="empty_103 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="p_0_0_0452_236_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="9" slack="5"/>
<pin id="1466" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="p_0_0_0452_236 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="conv_i5868_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="3" slack="0"/>
<pin id="1472" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="conv_i5868 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="conv_i58_170_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="3" slack="0"/>
<pin id="1480" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="conv_i58_170 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="conv_i58_272_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="3" slack="0"/>
<pin id="1488" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="conv_i58_272 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="indvar_flatten_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="22" slack="0"/>
<pin id="1496" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1501" class="1005" name="add_ln165_read_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="12" slack="1"/>
<pin id="1503" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln165_read "/>
</bind>
</comp>

<comp id="1506" class="1005" name="mul_ln165_read_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="22" slack="1"/>
<pin id="1508" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln165_read "/>
</bind>
</comp>

<comp id="1511" class="1005" name="zext_ln97_cast_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="12" slack="1"/>
<pin id="1513" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln97_cast "/>
</bind>
</comp>

<comp id="1517" class="1005" name="icmp_ln165_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="select_ln165_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="12" slack="1"/>
<pin id="1523" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln165 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="trunc_ln170_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="11" slack="4"/>
<pin id="1529" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln170 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="icmp_ln179_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln179 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="cmp239_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="3"/>
<pin id="1538" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp239 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="tmp_V_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="30" slack="1"/>
<pin id="1551" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1554" class="1005" name="offset_buffer_V_load_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="9" slack="1"/>
<pin id="1556" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="offset_buffer_V_load "/>
</bind>
</comp>

<comp id="1559" class="1005" name="trunc_ln75_2_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="2" slack="1"/>
<pin id="1561" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75_2 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="offset_buffer_V_1_load_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="9" slack="1"/>
<pin id="1566" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="offset_buffer_V_1_load "/>
</bind>
</comp>

<comp id="1569" class="1005" name="trunc_ln75_5_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="2" slack="1"/>
<pin id="1571" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75_5 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="offset_buffer_V_2_load_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="9" slack="1"/>
<pin id="1576" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="offset_buffer_V_2_load "/>
</bind>
</comp>

<comp id="1579" class="1005" name="trunc_ln75_8_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="2" slack="1"/>
<pin id="1581" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75_8 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="cmp221_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="3"/>
<pin id="1586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp221 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="offset_buffer_V_addr_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="11" slack="1"/>
<pin id="1590" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="offset_buffer_V_addr "/>
</bind>
</comp>

<comp id="1593" class="1005" name="offset_buffer_V_1_addr_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="11" slack="1"/>
<pin id="1595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="offset_buffer_V_1_addr "/>
</bind>
</comp>

<comp id="1598" class="1005" name="offset_buffer_V_2_addr_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="11" slack="1"/>
<pin id="1600" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="offset_buffer_V_2_addr "/>
</bind>
</comp>

<comp id="1603" class="1005" name="p_load78_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="3" slack="1"/>
<pin id="1605" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_load78 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="conv_i5868_load_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="3" slack="1"/>
<pin id="1610" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_i5868_load "/>
</bind>
</comp>

<comp id="1614" class="1005" name="p_Result_s_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="1"/>
<pin id="1616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1619" class="1005" name="tmp_26_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="1"/>
<pin id="1621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="tmp_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="9" slack="1"/>
<pin id="1626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1629" class="1005" name="p_Val2_4_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="10" slack="1"/>
<pin id="1631" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="trunc_ln674_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="2" slack="1"/>
<pin id="1637" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="q_err_3rd_local_V_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="3" slack="1"/>
<pin id="1642" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_err_3rd_local_V "/>
</bind>
</comp>

<comp id="1645" class="1005" name="p_load77_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="3" slack="1"/>
<pin id="1647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_load77 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="conv_i58_170_load_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="3" slack="1"/>
<pin id="1652" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_i58_170_load "/>
</bind>
</comp>

<comp id="1656" class="1005" name="p_Result_7_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="1" slack="1"/>
<pin id="1658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="tmp_32_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="1" slack="1"/>
<pin id="1663" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="tmp_s_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="9" slack="1"/>
<pin id="1668" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1671" class="1005" name="p_Val2_8_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="10" slack="1"/>
<pin id="1673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="trunc_ln674_2_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="2" slack="1"/>
<pin id="1679" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_2 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="q_err_3rd_local_V_1_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="3" slack="1"/>
<pin id="1684" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_err_3rd_local_V_1 "/>
</bind>
</comp>

<comp id="1687" class="1005" name="p_load_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="3" slack="1"/>
<pin id="1689" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="1692" class="1005" name="conv_i58_272_load_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="3" slack="1"/>
<pin id="1694" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_i58_272_load "/>
</bind>
</comp>

<comp id="1698" class="1005" name="p_Result_10_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="1" slack="1"/>
<pin id="1700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="tmp_38_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="1"/>
<pin id="1705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="tmp_8_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="9" slack="1"/>
<pin id="1710" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="p_Val2_12_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="10" slack="1"/>
<pin id="1715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="trunc_ln674_4_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="2" slack="1"/>
<pin id="1721" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_4 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="q_err_3rd_local_V_2_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="3" slack="1"/>
<pin id="1726" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_err_3rd_local_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="124" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="217"><net_src comp="201" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="234"><net_src comp="218" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="235" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="176" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="345" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="353" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="353" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="353" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="339" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="375" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="208" pin="7"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="225" pin="7"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="242" pin="7"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="423"><net_src comp="280" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="417" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="424" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="64" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="462"><net_src comp="420" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="446" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="280" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="440" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="456" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="459" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="463" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="467" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="471" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="487" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="78" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="498" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="16" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="498" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="16" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="80" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="487" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="76" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="548"><net_src comp="504" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="530" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="487" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="84" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="514" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="550" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="554" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="36" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="565" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="280" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="82" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="568" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="62" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="568" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="36" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="595" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="64" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="66" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="68" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="633"><net_src comp="585" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="617" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="90" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="280" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="82" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="68" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="654"><net_src comp="70" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="611" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="66" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="72" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="662"><net_src comp="627" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="630" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="634" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="638" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="648" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="664" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="76" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="696"><net_src comp="78" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="675" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="16" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="704"><net_src comp="78" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="675" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="16" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="80" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="664" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="76" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="82" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="725"><net_src comp="681" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="707" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="664" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="84" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="691" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="727" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="753"><net_src comp="36" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="731" pin="3"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="36" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="742" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="86" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="280" pin="4"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="92" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="94" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="775"><net_src comp="745" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="62" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="745" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="36" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="772" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="64" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="66" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="68" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="810"><net_src comp="762" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="794" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="90" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="280" pin="4"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="92" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="96" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="831"><net_src comp="70" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="788" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="66" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="72" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="839"><net_src comp="804" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="807" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="811" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="815" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="825" pin="4"/><net_sink comp="852" pin=1"/></net>

<net id="864"><net_src comp="74" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="841" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="76" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="68" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="873"><net_src comp="78" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="852" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="16" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="881"><net_src comp="78" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="852" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="16" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="876" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="894"><net_src comp="80" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="841" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="76" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="897"><net_src comp="82" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="902"><net_src comp="858" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="884" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="841" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="84" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="868" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="904" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="924"><net_src comp="36" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="925"><net_src comp="908" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="36" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="916" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="919" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="942"><net_src comp="748" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="571" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="926" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="755" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="578" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="98" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="100" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="102" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="996"><net_src comp="986" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1009"><net_src comp="104" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="102" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1014"><net_src comp="1003" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1000" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="993" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="975" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="997" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1015" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1027" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1053"><net_src comp="106" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1055"><net_src comp="66" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1056"><net_src comp="108" pin="0"/><net_sink comp="1047" pin=3"/></net>

<net id="1060"><net_src comp="1047" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1070"><net_src comp="110" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="112" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="1065" pin="3"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="114" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="981" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="116" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1092"><net_src comp="1077" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1072" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1099"><net_src comp="1072" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="118" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="120" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1106"><net_src comp="1072" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1088" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1094" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1085" pin="1"/><net_sink comp="1108" pin=2"/></net>

<net id="1126"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="100" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="102" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1137"><net_src comp="1127" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1150"><net_src comp="104" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="102" pin="0"/><net_sink comp="1144" pin=3"/></net>

<net id="1155"><net_src comp="1144" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1141" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="1134" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1116" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1138" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1156" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1186"><net_src comp="1178" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1168" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1194"><net_src comp="106" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1196"><net_src comp="66" pin="0"/><net_sink comp="1188" pin=2"/></net>

<net id="1197"><net_src comp="108" pin="0"/><net_sink comp="1188" pin=3"/></net>

<net id="1201"><net_src comp="1188" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="1202" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1211"><net_src comp="110" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="112" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1217"><net_src comp="1206" pin="3"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="114" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1122" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="116" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1233"><net_src comp="1218" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1213" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1240"><net_src comp="1213" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="118" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="120" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1247"><net_src comp="1213" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1229" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="1243" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="1235" pin="3"/><net_sink comp="1249" pin=1"/></net>

<net id="1256"><net_src comp="1226" pin="1"/><net_sink comp="1249" pin=2"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="100" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="102" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1278"><net_src comp="1268" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1291"><net_src comp="104" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="102" pin="0"/><net_sink comp="1285" pin=3"/></net>

<net id="1296"><net_src comp="1285" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1301"><net_src comp="1293" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1282" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="1275" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="1257" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1312"><net_src comp="1303" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1317"><net_src comp="1279" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="1297" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1322"><net_src comp="1313" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="1319" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1309" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1335"><net_src comp="106" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=1"/></net>

<net id="1337"><net_src comp="66" pin="0"/><net_sink comp="1329" pin=2"/></net>

<net id="1338"><net_src comp="108" pin="0"/><net_sink comp="1329" pin=3"/></net>

<net id="1342"><net_src comp="1329" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="1343" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1352"><net_src comp="110" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="112" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1358"><net_src comp="1347" pin="3"/><net_sink comp="1354" pin=1"/></net>

<net id="1364"><net_src comp="114" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="1263" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1366"><net_src comp="116" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1374"><net_src comp="1359" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="1354" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1381"><net_src comp="1354" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1382"><net_src comp="118" pin="0"/><net_sink comp="1376" pin=1"/></net>

<net id="1383"><net_src comp="120" pin="0"/><net_sink comp="1376" pin=2"/></net>

<net id="1388"><net_src comp="1354" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1370" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1395"><net_src comp="1384" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="1376" pin="3"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="1367" pin="1"/><net_sink comp="1390" pin=2"/></net>

<net id="1404"><net_src comp="122" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="1390" pin="3"/><net_sink comp="1398" pin=1"/></net>

<net id="1406"><net_src comp="1249" pin="3"/><net_sink comp="1398" pin=2"/></net>

<net id="1407"><net_src comp="1108" pin="3"/><net_sink comp="1398" pin=3"/></net>

<net id="1408"><net_src comp="1398" pin="4"/><net_sink comp="194" pin=2"/></net>

<net id="1413"><net_src comp="1339" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="1198" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1423"><net_src comp="1057" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1427"><net_src comp="126" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1434"><net_src comp="130" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1437"><net_src comp="1431" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1441"><net_src comp="134" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1447"><net_src comp="138" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1450"><net_src comp="1444" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1454"><net_src comp="142" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1460"><net_src comp="146" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1463"><net_src comp="1457" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1467"><net_src comp="150" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1473"><net_src comp="154" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1476"><net_src comp="1470" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1477"><net_src comp="1470" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1481"><net_src comp="158" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1485"><net_src comp="1478" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1489"><net_src comp="162" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1492"><net_src comp="1486" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1493"><net_src comp="1486" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1497"><net_src comp="166" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1500"><net_src comp="1494" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1504"><net_src comp="170" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1509"><net_src comp="182" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1514"><net_src comp="287" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1520"><net_src comp="334" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1524"><net_src comp="353" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1530"><net_src comp="361" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1535"><net_src comp="365" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="370" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1541"><net_src comp="1536" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1542"><net_src comp="1536" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1543"><net_src comp="1536" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1544"><net_src comp="1536" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1545"><net_src comp="1536" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1546"><net_src comp="1536" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1547"><net_src comp="1536" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1548"><net_src comp="1536" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1552"><net_src comp="188" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1557"><net_src comp="208" pin="7"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1562"><net_src comp="391" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1567"><net_src comp="225" pin="7"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1572"><net_src comp="395" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1577"><net_src comp="242" pin="7"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1582"><net_src comp="399" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1587"><net_src comp="409" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1591"><net_src comp="201" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1596"><net_src comp="218" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1601"><net_src comp="235" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1606"><net_src comp="414" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1611"><net_src comp="417" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1617"><net_src comp="514" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1622"><net_src comp="522" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1627"><net_src comp="534" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1632"><net_src comp="544" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1638"><net_src comp="550" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1643"><net_src comp="554" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1648"><net_src comp="562" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1653"><net_src comp="568" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1659"><net_src comp="691" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1664"><net_src comp="699" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1669"><net_src comp="711" pin="4"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1674"><net_src comp="721" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1680"><net_src comp="727" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="1685"><net_src comp="731" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1690"><net_src comp="739" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1695"><net_src comp="745" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1701"><net_src comp="868" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1706"><net_src comp="876" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1711"><net_src comp="888" pin="4"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1716"><net_src comp="898" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1722"><net_src comp="904" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1285" pin=2"/></net>

<net id="1727"><net_src comp="908" pin="3"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1282" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aecin_data245 | {6 }
	Port: offset_buffer_V_2 | {6 }
	Port: offset_buffer_V_1 | {6 }
	Port: offset_buffer_V | {6 }
	Port: lsc_out_data243 | {}
 - Input state : 
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : mul_ln165 | {1 }
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : aecin_data245 | {}
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : offset_buffer_V_2 | {3 4 }
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : offset_buffer_V_1 | {3 4 }
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : zext_ln97 | {1 }
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : offset_buffer_V | {3 4 }
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : add_ln165 | {1 }
	Port: xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL : lsc_out_data243 | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln165 : 1
		add_ln165_1 : 1
		br_ln165 : 2
		icmp_ln170 : 1
		select_ln165 : 2
		trunc_ln170 : 3
		icmp_ln179 : 3
		br_ln179 : 4
		cmp239 : 3
		br_ln248 : 4
		col_index : 3
		store_ln170 : 2
		store_ln170 : 4
	State 3
		trunc_ln75_2 : 1
		trunc_ln75_5 : 1
		trunc_ln75_8 : 1
	State 4
		offset_buffer_V_addr : 1
		offset_buffer_V_load : 2
		br_ln216 : 1
		offset_buffer_V_1_addr : 1
		offset_buffer_V_1_load : 2
		br_ln216 : 1
		offset_buffer_V_2_addr : 1
		offset_buffer_V_2_load : 2
		br_ln216 : 1
	State 5
		in_pixel : 1
		sext_ln1540 : 1
		tmp_24 : 1
		sext_ln75_2 : 2
		q_2nd_err_scale7_2 : 3
		q_2nd_err_scale7by16_V : 4
		zext_ln75 : 2
		sext_ln75_1 : 5
		trunc_ln75 : 1
		trunc_ln75_1 : 4
		add_ln75 : 3
		quatizer_in_V_2 : 6
		add_ln200 : 2
		add_ln200_1 : 5
		lhs_V : 7
		p_Result_s : 6
		tmp_26 : 6
		zext_ln1541 : 7
		tmp : 7
		p_Val2_4 : 8
		trunc_ln674 : 7
		q_err_3rd_local_V : 8
		select_ln218 : 9
		select_ln218_1 : 1
		in_pixel_1 : 1
		sext_ln1540_1 : 1
		tmp_30 : 1
		sext_ln75_13 : 2
		q_2nd_err_scale7_1 : 3
		q_2nd_err_scale7by16_V_1 : 4
		zext_ln75_1 : 2
		sext_ln75_8 : 5
		trunc_ln75_3 : 1
		trunc_ln75_4 : 4
		add_ln75_5 : 3
		quatizer_in_V_1 : 6
		add_ln200_2 : 2
		add_ln200_3 : 5
		lhs_V_6 : 7
		p_Result_7 : 6
		tmp_32 : 6
		zext_ln1541_2 : 7
		tmp_s : 7
		p_Val2_8 : 8
		trunc_ln674_2 : 7
		q_err_3rd_local_V_1 : 8
		select_ln218_2 : 9
		select_ln218_3 : 1
		in_pixel_2 : 1
		sext_ln1540_2 : 1
		tmp_36 : 1
		sext_ln75_22 : 2
		q_2nd_err_scale7 : 3
		q_2nd_err_scale7by16_V_2 : 4
		zext_ln75_2 : 2
		sext_ln75_15 : 5
		trunc_ln75_6 : 1
		trunc_ln75_7 : 4
		add_ln75_10 : 3
		quatizer_in_V : 6
		add_ln200_4 : 2
		add_ln200_5 : 5
		lhs_V_7 : 7
		p_Result_10 : 6
		tmp_38 : 6
		zext_ln1541_4 : 7
		tmp_8 : 7
		p_Val2_12 : 8
		trunc_ln674_4 : 7
		q_err_3rd_local_V_2 : 8
		select_ln218_4 : 9
		select_ln218_5 : 1
		store_ln170 : 10
		store_ln170 : 10
		store_ln170 : 10
		store_ln170 : 2
		store_ln170 : 2
		store_ln170 : 2
	State 6
		idxprom233 : 1
		add_ln204 : 1
		sext_ln75_3 : 1
		sext_ln75_5 : 1
		sub_ln75 : 2
		add_ln75_2 : 2
		sext_ln75_9 : 3
		add_ln75_3 : 3
		sext_ln75_10 : 4
		sum_tmp_V_2 : 5
		tmp_27 : 6
		sext_ln674 : 7
		offset_buffer_V_addr_1 : 2
		store_ln216 : 3
		or_ln232 : 1
		tmp_29 : 2
		or_ln1088 : 3
		select_ln232 : 1
		or_ln232_3 : 3
		out_tmp_V_1 : 3
		add_ln204_1 : 1
		sext_ln75_16 : 1
		sext_ln75_12 : 1
		sub_ln75_2 : 2
		add_ln75_7 : 2
		sext_ln75_20 : 3
		add_ln75_8 : 3
		sext_ln75_21 : 4
		sum_tmp_V_1 : 5
		tmp_33 : 6
		sext_ln674_1 : 7
		offset_buffer_V_1_addr_1 : 2
		store_ln216 : 3
		or_ln232_1 : 1
		tmp_35 : 2
		or_ln1088_1 : 3
		select_ln232_2 : 1
		or_ln232_4 : 3
		out_tmp_V_3 : 3
		add_ln204_2 : 1
		sext_ln75_23 : 1
		sext_ln75_19 : 1
		sub_ln75_4 : 2
		add_ln75_12 : 2
		sext_ln75_25 : 3
		add_ln75_13 : 3
		sext_ln75_26 : 4
		sum_tmp_V : 5
		tmp_39 : 6
		sext_ln674_2 : 7
		offset_buffer_V_2_addr_1 : 2
		store_ln216 : 3
		or_ln232_2 : 1
		tmp_41 : 2
		or_ln1088_2 : 3
		select_ln232_4 : 1
		or_ln232_5 : 3
		out_tmp_V_5 : 3
		p_Result_14 : 4
		write_ln174 : 5
		store_ln170 : 8
		store_ln170 : 8
		store_ln170 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        add_ln165_1_fu_339       |    0    |    29   |
|          |         col_index_fu_375        |    0    |    19   |
|          |         add_ln75_fu_481         |    0    |    18   |
|          |      quatizer_in_V_2_fu_487     |    0    |    17   |
|          |         add_ln200_fu_493        |    0    |    2    |
|          |        add_ln200_1_fu_498       |    0    |    2    |
|          |         p_Val2_4_fu_544         |    0    |    17   |
|          |        add_ln75_5_fu_658        |    0    |    18   |
|          |      quatizer_in_V_1_fu_664     |    0    |    17   |
|          |        add_ln200_2_fu_670       |    0    |    2    |
|          |        add_ln200_3_fu_675       |    0    |    2    |
|          |         p_Val2_8_fu_721         |    0    |    17   |
|          |        add_ln75_10_fu_835       |    0    |    18   |
|          |       quatizer_in_V_fu_841      |    0    |    17   |
|    add   |        add_ln200_4_fu_847       |    0    |    2    |
|          |        add_ln200_5_fu_852       |    0    |    2    |
|          |         p_Val2_12_fu_898        |    0    |    17   |
|          |          sub232_fu_963          |    0    |    18   |
|          |         add_ln204_fu_981        |    0    |    16   |
|          |        add_ln75_2_fu_1021       |    0    |    12   |
|          |        add_ln75_3_fu_1031       |    0    |    13   |
|          |       sum_tmp_V_2_fu_1041       |    0    |    13   |
|          |       add_ln204_1_fu_1122       |    0    |    16   |
|          |        add_ln75_7_fu_1162       |    0    |    12   |
|          |        add_ln75_8_fu_1172       |    0    |    13   |
|          |       sum_tmp_V_1_fu_1182       |    0    |    13   |
|          |       add_ln204_2_fu_1263       |    0    |    16   |
|          |       add_ln75_12_fu_1303       |    0    |    12   |
|          |       add_ln75_13_fu_1313       |    0    |    13   |
|          |        sum_tmp_V_fu_1323        |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |       select_ln165_fu_353       |    0    |    11   |
|          |       select_ln218_fu_571       |    0    |    3    |
|          |      select_ln218_1_fu_578      |    0    |    3    |
|          |      select_ln218_2_fu_748      |    0    |    3    |
|          |      select_ln218_3_fu_755      |    0    |    3    |
|          |      select_ln218_4_fu_919      |    0    |    3    |
|  select  |      select_ln218_5_fu_926      |    0    |    3    |
|          |       select_ln232_fu_1094      |    0    |    8    |
|          |       out_tmp_V_1_fu_1108       |    0    |    8    |
|          |      select_ln232_2_fu_1235     |    0    |    8    |
|          |       out_tmp_V_3_fu_1249       |    0    |    8    |
|          |      select_ln232_4_fu_1376     |    0    |    8    |
|          |       out_tmp_V_5_fu_1390       |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |    q_2nd_err_scale7_2_fu_440    |    0    |    13   |
|          |    q_2nd_err_scale7_1_fu_611    |    0    |    13   |
|    sub   |     q_2nd_err_scale7_fu_788     |    0    |    13   |
|          |         sub_ln75_fu_1015        |    0    |    10   |
|          |        sub_ln75_2_fu_1156       |    0    |    10   |
|          |        sub_ln75_4_fu_1297       |    0    |    10   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln165_fu_334        |    0    |    15   |
|          |        icmp_ln170_fu_348        |    0    |    12   |
|   icmp   |        icmp_ln179_fu_365        |    0    |    12   |
|          |          cmp239_fu_370          |    0    |    12   |
|          |          cmp221_fu_409          |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |         or_ln232_fu_1072        |    0    |    2    |
|          |        or_ln1088_fu_1088        |    0    |    2    |
|          |        or_ln232_3_fu_1102       |    0    |    2    |
|          |        or_ln232_1_fu_1213       |    0    |    2    |
|    or    |       or_ln1088_1_fu_1229       |    0    |    2    |
|          |        or_ln232_4_fu_1243       |    0    |    2    |
|          |        or_ln232_2_fu_1354       |    0    |    2    |
|          |       or_ln1088_2_fu_1370       |    0    |    2    |
|          |        or_ln232_5_fu_1384       |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |    add_ln165_read_read_fu_170   |    0    |    0    |
|   read   |    zext_ln97_read_read_fu_176   |    0    |    0    |
|          |    mul_ln165_read_read_fu_182   |    0    |    0    |
|          |        tmp_V_read_fu_188        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_194    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      zext_ln97_cast_fu_287      |    0    |    0    |
|          |        idxprom191_fu_403        |    0    |    0    |
|          |         zext_ln75_fu_459        |    0    |    0    |
|          |        zext_ln1541_fu_530       |    0    |    0    |
|          |        zext_ln75_1_fu_630       |    0    |    0    |
|   zext   |       zext_ln1541_2_fu_707      |    0    |    0    |
|          |        zext_ln75_2_fu_807       |    0    |    0    |
|          |       zext_ln1541_4_fu_884      |    0    |    0    |
|          |        idxprom233_fu_968        |    0    |    0    |
|          |       zext_ln1541_1_fu_978      |    0    |    0    |
|          |      zext_ln1541_3_fu_1119      |    0    |    0    |
|          |      zext_ln1541_5_fu_1260      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln170_fu_361       |    0    |    0    |
|          |       trunc_ln75_2_fu_391       |    0    |    0    |
|          |       trunc_ln75_5_fu_395       |    0    |    0    |
|          |       trunc_ln75_8_fu_399       |    0    |    0    |
|          |         in_pixel_fu_420         |    0    |    0    |
|   trunc  |        trunc_ln75_fu_467        |    0    |    0    |
|          |        trunc_ln674_fu_550       |    0    |    0    |
|          |       trunc_ln674_2_fu_727      |    0    |    0    |
|          |       trunc_ln674_4_fu_904      |    0    |    0    |
|          |        out_tmp_V_fu_1085        |    0    |    0    |
|          |       out_tmp_V_2_fu_1226       |    0    |    0    |
|          |       out_tmp_V_4_fu_1367       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        sext_ln1540_fu_424       |    0    |    0    |
|          |        sext_ln75_2_fu_436       |    0    |    0    |
|          |         sext_ln75_fu_456        |    0    |    0    |
|          |        sext_ln75_1_fu_463       |    0    |    0    |
|          |       sext_ln1540_1_fu_595      |    0    |    0    |
|          |       sext_ln75_13_fu_607       |    0    |    0    |
|          |        sext_ln75_7_fu_627       |    0    |    0    |
|          |        sext_ln75_8_fu_634       |    0    |    0    |
|          |       sext_ln1540_2_fu_772      |    0    |    0    |
|          |       sext_ln75_22_fu_784       |    0    |    0    |
|          |       sext_ln75_14_fu_804       |    0    |    0    |
|          |       sext_ln75_15_fu_811       |    0    |    0    |
|          |       sext_ln1540_3_fu_975      |    0    |    0    |
|          |        sext_ln75_3_fu_993       |    0    |    0    |
|          |        sext_ln75_6_fu_997       |    0    |    0    |
|          |       sext_ln75_4_fu_1000       |    0    |    0    |
|          |       sext_ln75_5_fu_1011       |    0    |    0    |
|   sext   |       sext_ln75_9_fu_1027       |    0    |    0    |
|          |       sext_ln75_10_fu_1037      |    0    |    0    |
|          |        sext_ln674_fu_1057       |    0    |    0    |
|          |      sext_ln1540_4_fu_1116      |    0    |    0    |
|          |       sext_ln75_16_fu_1134      |    0    |    0    |
|          |       sext_ln75_17_fu_1138      |    0    |    0    |
|          |       sext_ln75_11_fu_1141      |    0    |    0    |
|          |       sext_ln75_12_fu_1152      |    0    |    0    |
|          |       sext_ln75_20_fu_1168      |    0    |    0    |
|          |       sext_ln75_21_fu_1178      |    0    |    0    |
|          |       sext_ln674_1_fu_1198      |    0    |    0    |
|          |      sext_ln1540_5_fu_1257      |    0    |    0    |
|          |       sext_ln75_23_fu_1275      |    0    |    0    |
|          |       sext_ln75_24_fu_1279      |    0    |    0    |
|          |       sext_ln75_18_fu_1282      |    0    |    0    |
|          |       sext_ln75_19_fu_1293      |    0    |    0    |
|          |       sext_ln75_25_fu_1309      |    0    |    0    |
|          |       sext_ln75_26_fu_1319      |    0    |    0    |
|          |       sext_ln674_2_fu_1339      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_24_fu_428          |    0    |    0    |
|          |     q_err_3rd_local_V_fu_554    |    0    |    0    |
|          |          tmp_30_fu_599          |    0    |    0    |
|          |    q_err_3rd_local_V_1_fu_731   |    0    |    0    |
|          |          tmp_36_fu_776          |    0    |    0    |
|          |    q_err_3rd_local_V_2_fu_908   |    0    |    0    |
|bitconcatenate|        shl_ln75_1_fu_986        |    0    |    0    |
|          |        shl_ln75_2_fu_1003       |    0    |    0    |
|          |        shl_ln75_4_fu_1127       |    0    |    0    |
|          |        shl_ln75_5_fu_1144       |    0    |    0    |
|          |        shl_ln75_7_fu_1268       |    0    |    0    |
|          |        shl_ln75_8_fu_1285       |    0    |    0    |
|          |       p_Result_14_fu_1398       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |  q_2nd_err_scale7by16_V_fu_446  |    0    |    0    |
|          |       trunc_ln75_1_fu_471       |    0    |    0    |
|          |           lhs_V_fu_504          |    0    |    0    |
|          |            tmp_fu_534           |    0    |    0    |
|          |        in_pixel_1_fu_585        |    0    |    0    |
|          | q_2nd_err_scale7by16_V_1_fu_617 |    0    |    0    |
|          |       trunc_ln75_3_fu_638       |    0    |    0    |
|          |       trunc_ln75_4_fu_648       |    0    |    0    |
|          |          lhs_V_6_fu_681         |    0    |    0    |
|partselect|           tmp_s_fu_711          |    0    |    0    |
|          |        in_pixel_2_fu_762        |    0    |    0    |
|          | q_2nd_err_scale7by16_V_2_fu_794 |    0    |    0    |
|          |       trunc_ln75_6_fu_815       |    0    |    0    |
|          |       trunc_ln75_7_fu_825       |    0    |    0    |
|          |          lhs_V_7_fu_858         |    0    |    0    |
|          |           tmp_8_fu_888          |    0    |    0    |
|          |          tmp_27_fu_1047         |    0    |    0    |
|          |          tmp_33_fu_1188         |    0    |    0    |
|          |          tmp_39_fu_1329         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_s_fu_514        |    0    |    0    |
|          |          tmp_26_fu_522          |    0    |    0    |
|          |        p_Result_7_fu_691        |    0    |    0    |
|          |          tmp_32_fu_699          |    0    |    0    |
|          |        p_Result_10_fu_868       |    0    |    0    |
| bitselect|          tmp_38_fu_876          |    0    |    0    |
|          |        p_Result_6_fu_1065       |    0    |    0    |
|          |          tmp_29_fu_1077         |    0    |    0    |
|          |        p_Result_9_fu_1206       |    0    |    0    |
|          |          tmp_35_fu_1218         |    0    |    0    |
|          |       p_Result_12_fu_1347       |    0    |    0    |
|          |          tmp_41_fu_1359         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   623   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    add_ln165_read_reg_1501    |   12   |
|        cmp221_reg_1584        |    1   |
|        cmp239_reg_1536        |    1   |
|      col_index_1_reg_1424     |   12   |
|    conv_i5868_load_reg_1608   |    3   |
|      conv_i5868_reg_1470      |    3   |
|   conv_i58_170_load_reg_1650  |    3   |
|     conv_i58_170_reg_1478     |    3   |
|   conv_i58_272_load_reg_1692  |    3   |
|     conv_i58_272_reg_1486     |    3   |
|       empty_102_reg_1444      |    3   |
|       empty_103_reg_1457      |    3   |
|         empty_reg_1431        |    3   |
|      icmp_ln165_reg_1517      |    1   |
|      icmp_ln179_reg_1532      |    1   |
|    indvar_flatten_reg_1494    |   22   |
|    mul_ln165_read_reg_1506    |   22   |
|offset_buffer_V_1_addr_reg_1593|   11   |
|offset_buffer_V_1_load_reg_1564|    9   |
|offset_buffer_V_2_addr_reg_1598|   11   |
|offset_buffer_V_2_load_reg_1574|    9   |
| offset_buffer_V_addr_reg_1588 |   11   |
| offset_buffer_V_load_reg_1554 |    9   |
|     p_0_0_045228_reg_1438     |    9   |
|    p_0_0_0452_132_reg_1451    |    9   |
|    p_0_0_0452_236_reg_1464    |    9   |
|      p_Result_10_reg_1698     |    1   |
|      p_Result_7_reg_1656      |    1   |
|      p_Result_s_reg_1614      |    1   |
|       p_Val2_12_reg_1713      |   10   |
|       p_Val2_4_reg_1629       |   10   |
|       p_Val2_8_reg_1671       |   10   |
|        p_Val2_s_reg_276       |   30   |
|       p_load77_reg_1645       |    3   |
|       p_load78_reg_1603       |    3   |
|        p_load_reg_1687        |    3   |
|  q_err_3rd_local_V_1_reg_1682 |    3   |
|  q_err_3rd_local_V_2_reg_1724 |    3   |
|   q_err_3rd_local_V_reg_1640  |    3   |
|     select_ln165_reg_1521     |   12   |
|        tmp_26_reg_1619        |    1   |
|        tmp_32_reg_1661        |    1   |
|        tmp_38_reg_1703        |    1   |
|         tmp_8_reg_1708        |    9   |
|         tmp_V_reg_1549        |   30   |
|          tmp_reg_1624         |    9   |
|         tmp_s_reg_1666        |    9   |
|      trunc_ln170_reg_1527     |   11   |
|     trunc_ln674_2_reg_1677    |    2   |
|     trunc_ln674_4_reg_1719    |    2   |
|      trunc_ln674_reg_1635     |    2   |
|     trunc_ln75_2_reg_1559     |    2   |
|     trunc_ln75_5_reg_1569     |    2   |
|     trunc_ln75_8_reg_1579     |    2   |
|    zext_ln97_cast_reg_1511    |   12   |
+-------------------------------+--------+
|             Total             |   374  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_208 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_225 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   623  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   374  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   374  |   650  |
+-----------+--------+--------+--------+
