<!-- Creator     : groff version 1.18.1.4 -->
<!-- CreationDate: Sat Nov  5 22:46:48 2016 -->
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta name="Content-Style" content="text/css">
<title></title>
</head>
<body>

<hr>

<p>lsmsr(8) lsmsr(8)</p>

<p>NAME lsmsr - show MSR information for x86 CPUs</p>

<p>SYNOPSIS lsmsr [-hv] [-a [-c cpu_nr] [-f family] [-l]
[-r name|address] [-V ver- bosity] [MSR]</p>

<p>DESCRIPTION lsmsr is a tool to display information for
machine specific registers of x86 CPUs. Following CPUs are
supported: AMD family 0xf and family 0x10. For Intel and
other AMD CPUs just a some common MSRs is sup- ported.</p>

<p>OPTIONS -a, --all Show information for all MSRs known to
the tool for that CPU family.</p>

<p>-c cpu_nr, --cpu cpu_nr Select CPU (by number) for which
MSR information should be dis- played (default: 0).</p>

<p>-f fam, --family fam Specify CPU family. Normally CPU
family is auto-detected. You can use this option to disable
auto-detection, e.g. for debug- ging purposes.</p>

<p>-l, --list Show definition (address, field description)
of selected MSR(s).</p>

<p>-r name|address, --register name|address Specify MSR (by
name or address in hex) for which MSR informa- tion should
be displayed.</p>

<p>-V num, --verbosity num Select verbosity of output
format (between 0 and 4, default: 0)</p>

<p>-h, --help Print help message and exit.</p>

<p>-v, --version Display version info and exit.</p>

<p>Examples</p>

<p>Show all MSRs beginning with MTRR and force CPU family
to 0x10</p>

<p># lsmsr -l -f 0x10 MTRR MTRRcap : 0x000000fe
MTRRphysBase0 : 0x00000200 MTRRphysMask0 : 0x00000201
MTRRphysBase1 : 0x00000202 MTRRphysMask1 : 0x00000203
MTRRphysBase2 : 0x00000204 MTRRphysMask2 : 0x00000205
MTRRphysBase3 : 0x00000206 MTRRphysMask3 : 0x00000207
MTRRphysBase4 : 0x00000208 MTRRphysMask4 : 0x00000209
MTRRphysBase5 : 0x0000020a MTRRphysMask5 : 0x0000020b
MTRRphysBase6 : 0x0000020c MTRRphysMask6 : 0x0000020d
MTRRphysBase7 : 0x0000020e MTRRphysMask7 : 0x0000020f
MTRRfix64K_00000 : 0x00000250 MTRRfix16K_80000 : 0x00000258
MTRRfix16K_A0000 : 0x00000259 MTRRfix4K_C0000 : 0x00000268
MTRRfix4K_C8000 : 0x00000269 MTRRfix4K_D0000 : 0x0000026a
MTRRfix4K_D8000 : 0x0000026b MTRRfix4K_E0000 : 0x0000026c
MTRRfix4K_E8000 : 0x0000026d MTRRfix4K_F0000 : 0x0000026e
MTRRfix4K_F8000 : 0x0000026f MTRRdefType : 0x000002ff</p>

<p>Show MTRRcap MSR in verbose one-line mode</p>

<p># lsmsr -r MTRRcap -V 1 MTRRcap = 0x0000000000000508
(MtrrCapVCnt=0x8, MtrrCapFix=0x1, MtrrCapWc=0x1)</p>

<p>Show MTRRdefType in verbose multi-line mode</p>

<p># lsmsr -r MTRRdefType -V 3 MTRRdefType =
0x0000000000000c00 MtrrDefMemType=0 MtrrDefTypeFixEn=0x1
MtrrDefTypeEn=0x1</p>

<p>Show definition of MSR 0x200 in verbose multi-line mode
(including reserved fields)</p>

<p># lsmsr -r 0x200 -V 4 -l MTRRphysBase0: 0x00000200
0-7:Type 8-11:res 12-39:PhyBase 40-63:res</p>

<p>List all known MSRs for family 0xf</p>

<p># lsmsr -f 0xf -l -a TSC : 0x00000010; time-stamp
counter APIC_BASE : 0x0000001b; APIC base address</p>

<p>...</p>

<p>MTRRphysBase0 : 0x00000200; base of variable MTRR (0)
MTRRphysMask0 : 0x00000201; mask of variable MTRR (0)
MTRRphysBase1 : 0x00000202; base of variable MTRR (1)
MTRRphysMask1 : 0x00000203; mask of variable MTRR (1)</p>

<p>...</p>

<p>MTRRfix4K_F0000 : 0x0000026e MTRRfix4K_F8000 :
0x0000026f PAT : 0x00000277; page attribute table
MTRRdefType : 0x000002ff</p>

<p>Author lsmsr and this manual page was written by Andreas
Herrmann &lt;andreas.herrman3@amd.com&gt;.</p>

<p>Permission is granted to copy, distribute and/or modify
this document under the terms of the GNU General Public
License version 2.</p>

<p>REPORTING BUGS Please send bug reports to
&lt;andreas.herrmann3@amd.com&gt;.</p>

<p>x86utils July 2008 lsmsr(8)</p>
<hr>
</body>
</html>
