<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>GTS PCIe Hard IP</title>

    <link rel="stylesheet" href="/css/mv_product/intellectual_property_compute_express_link_CXL_IP.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Intel® Products</a></li>
                    <li><a href="">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="">Altera® FPGA Intellectual Property</a></li>
                    <li><a href="">Interface Protocols IP Cores</a></li>
                    <li><p class="mb-0">Compute Express Link (CXL) FPGA IP</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-12 col-md-12"">
                        <h1>Compute Express Link (CXL) FPGA IP</h1>
                        <p>Industry's first FPGA-based hardened CXL IP solution for Type 1, 2, and 3 devices.</p>
                        <p>First FPGA to pass CXL Consortium Compliance Program (up to 32 GT/s speed) (see <a class="b_special_a" href="">Integrators List - Compute Express Link</a>).</p>
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- CXL Protocol ----------------------------->
    <section>
        <div style="padding-top: 2rem; padding-bottom: 2rem;" class="mv_learn_more_padd">
            <div class="container">
                <div class="row dk_continued_leading_sub justify-content-center">
                    <div class="col-md-5">
                        <div class="mv_silder_flex" id="test1">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/cxl-ip-solutions-on-fpgas-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 350;">CXL Protocol Hard IP Functionality Accelerates a Wide Range of Data-Centric Workloads</h2>
                        <ul> 
                            <li>Accelerated Computing: CXL seamlessly connects FPGAs to accelerators and GPUs, enhancing performance in compute-intensive workloads like AI, machine learning, data analytics, and scientific simulations.</li> 
                            <li>Memory Expansion: CXL enables FPGA-based systems to extend their memory capacity by connecting to CXL-compatible memory devices, improving performance in memory-bound applications like memory databases and large-scale data processing.</li> 
                            <li>Data Processing: FPGAs with CXL support are used in data processing workloads, including real-time data analytics, financial modeling, and high-frequency trading, where low latency and high bandwidth are critical.</li> 
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Ordering Information ------------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Ordering Information</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Documentation</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                            aria-selected="false">Key Features</button>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <section>
        <div class="tab-content" id="pills-tabContent">
            <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                aria-labelledby="pills-home-tab" tabindex="0">
                <!-- Ordering table -->
                <div style="padding: 2em 0;">
                    <div class="container">
                        <table class="mv_product_table w-100">
                            <thead>
                                <tr>
                                    <th>
                                        <p class="mb-2">IP</p>
                                    </th>
                                    <th>
                                        <p class="mb-2">Included in Quartus® Prime Design Software</p>
                                    </th>
                                    <th>
                                        <p class="mb-2">Ordering Codes</p>
                                    </th>
                                    <th>
                                        <p class="mb-2">Primary</p>
                                    </th>
                                    <th>
                                        <p class="mb-2">Renewal</p>
                                    </th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td><p class="mb-2">Intel® FPGA CXL IP - Accelerator Type 1</p></td>
                                    <td><p class="mb-2">No</p></td>
                                    <td>
                                        <p class="mb-2"><b>Primary</b>: IP-CXLTYP1</p>
                                        <p class="mb-2"><b>Renewal</b>: IPR-CXLTYP1</p>
                                    </td>
                                    <td>
                                        <p class="mb-2"><a class="b_special_a1" href="">DigiKey</a></p>
                                        <p class="mb-2"><a class="b_special_a1" href="">Mouser Electronics</a></p>
                                    </td>
                                    <td>
                                        <p class="mb-2"><a class="b_special_a1" href="">DigiKey</a></p>
                                        <p class="mb-2"><a class="b_special_a1" href="">Mouser Electronics</a></p>
                                    </td>
                                </tr>
                                <tr>
                                    <td><p class="mb-2">Intel® FPGA CXL IP - Accelerator Type 2</p></td>
                                    <td><p class="mb-2">No</p></td>
                                    <td>
                                        <p class="mb-2"><b>Primary</b>: IP-CXLTYP2</p>
                                        <p class="mb-2"><b>Renewal</b>: IPR-CXLTYP2</p>
                                    </td>
                                    <td>
                                        <p class="mb-2"><a class="b_special_a1" href="">DigiKey</a></p>
                                        <p class="mb-2"><a class="b_special_a1" href="">Mouser Electronics</a></p>
                                    </td>
                                    <td>
                                        <p class="mb-2"><a class="b_special_a1" href="">DigiKey</a></p>
                                        <p class="mb-2"><a class="b_special_a1" href="">Mouser Electronics</a></p>
                                    </td>
                                </tr>
                                <tr>
                                    <td><p class="mb-2">Intel® FPGA CXL IP - Memory Expander Type 3</p></td>
                                    <td><p class="mb-2">No</p></td>
                                    <td>
                                        <p class="mb-2"><b>Primary</b>: IP-CXLTYP3DDR</p>
                                        <p class="mb-2"><b>Renewal</b>: IPR-CXLTYP3DDR</p>
                                    </td>
                                    <td>
                                        <p class="mb-2"><a class="b_special_a1" href="">DigiKey</a></p>
                                        <p class="mb-2"><a class="b_special_a1" href="">Mouser Electronics</a></p>
                                    </td>
                                    <td>
                                        <p class="mb-2"><a class="b_special_a1" href="">DigiKey</a></p>
                                        <p class="mb-2"><a class="b_special_a1" href="">Mouser Electronics</a></p>
                                    </td>
                                </tr>
                                <td colspan="5">
                                    <p class="mb-2"><b>Notes:</b></p>
                                    <p class="mb-2">1. The purchase/activation of an IP license is required for proper use with Quartus® Prime Design Software, Intel licenses FPGA IP functions on a per-seat, perpetual basis. The license fee includes first-year maintenance and support. Contact your local sales representative for evaluation or pricing details.</p>
                                    <p class="mb-2">2. IP license renewal enables you to receive updates, bug fixes, and technical support beyond the first year.</p>
                                </td>
                            </tbody>
                        </table>
                    </div>
                </div>
            </div>
            <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                tabindex="0">
                <!-- Documentation -->
                <div class="mv_coman_padd">
                    <div class="container">
                        <p class="mb-0">Contact your local sales representative for more information regarding the CXL IP User Guide and Design Example User Guide.</p>
                    </div>
                </div>
            </div>
            <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                tabindex="0">
                <!-- Key Features -->
                <div class="mv_coman_padd">
                    <div class="container">
                        <p class="mb-0">&nbsp;</p>
                        <ul> 
                            <li>Fully integrated CXL IP solution with PCIe 5.0 x16 (32 GT/s) performance.</li>
                            <li>CXL 1.1 compliant IP that combines both hard and soft resources:
                                <ul> 
                                    <li>R-Tile Hard IP (PHY IP) reduces logic resourcing and simplifies timing closure.</li> 
                                    <li>Soft wrapper for added design flexibility and easy integration.</li> 
                                </ul>
                            </li> 
                            <li>Validated with 4th and 5th Gen Intel® Xeon® Scalable Processors.</li> 
                            <li>Compute Express Link Consortium compatible with CXL certification software (CXL_CV_app).</li> 
                            <li>CXL protocol support: CXL.io, CXL.mem, CXL.cache.</li> 
                            <li>Device type support: Type 1, 2, and 3.</li> 
                            <li>CXL 1.1. IP enhanced with 2.0 features and functionality.</li> 
                            <li>Flexible device-attached memory subsystem architecture:
                                <ul>
                                    <li>Allows FPGA developer to mix and manage different memory types for maximum scalability and application fit.</li>
                                </ul>
                            </li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->
    
    <!---------------------------- Implementing ------------------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Implementing CXL Discrete Accelerators with Agilex™ 7 FPGAs</h1>
                        <p class="mb-0">Agilex™ 7 FPGAs support CXL via R-Tile hard IP.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!---------------------------- Boards and Kits ------------------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-4">Boards and Kits</h1>
                <p class="mb-3">Altera – <a class="b_special_a1" href="/vaidikhtml/mv_product/agilex_7_FPGA_I_series_development_kit_2x_R_Tile_and_1x_F_tile.html">Agilex™ 7 FPGA I-Series Development Kit</a></p>
                <p class="mb-3">BittWare – Agilex™ 7 FPGA I-series PCIe/CXL-enabled boards: <a class="b_special_a1" href="/vaidikhtml/mv_product/IA_440i_intel_agilex_FPGA_card.html">IA-440i</a>, <a class="b_special_a1" href="">IA-720i</a>, <a class="b_special_a1" href="/vaidikhtml/mv_product/IA_780i_Intel_agilex_7_FPGA_card.html">IA-780i</a></p>
                <p class="mb-3">FlySlice – <a class="b_special_a1" href="/vaidikhtml/mv_product/intel_agilex_7_acceleration_card_supporting_CXL_protocol.html">FA927S</a></p>
                <p class="mb-3">Hitek Systems – <a class="b_special_a1" href="">HiPrAcc™ NCS280-I</a></p>
                <p class="mb-3">reflex ces – <a class="b_special_a1" href="">XpressSX AGI-FH400G</a></p>
                <p class="mb-3">Terasic – <a class="b_special_a1" href="">Mercury A2700 Accelerator Card</a></p>
                <p class="mb-3">Inspur – <a class="b_special_a1" href="">F26A Press Release</a></p>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!--------------------------- Additional Resources --------------------------->
    <section>
        <div style="padding-top: 2.5rem; padding-bottom: 2.5rem; background-color: #F7F7F7;">
            <div class="container">
                <h1 style="font-weight: 350;">Additional Resources</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Find IP</a></h4>
                        <p>Find the right Altera® FPGA Intellectual Property core for your needs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Technical Support</a></h4>
                        <p>For technical support on this IP core, please visit <a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a> or <a class="b_special_a1" href="">Intel® Premier Support</a>. You may also search for related topics on this function in the <a class="b_special_a1" href="">Knowledge Center</a> and <a class="b_special_a1" href="">Communities</a>.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_evaluation_and_purchase.html">IP Evaluation and Purchase</a></h4>
                        <p>Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_base_suite.html">IP Base Suite</a></h4>
                        <p>Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Design Examples</a></h4>
                        <p>Download design examples and reference designs for Altera® FPGA devices.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Contact Sales</a></h4>
                        <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-------------------------------------------------------------------------------->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- CXL Protocol 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/cxl-ip-solutions-on-fpgas-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ---------------------------------------------------------------------------- -->

</body>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>