`define id_0 0
module module_1 ();
  logic id_2;
  assign id_2 = id_2 ? 1'b0 : id_2;
  id_3 id_4 (
      .id_3(1),
      .id_2(id_3),
      .id_3(id_5)
  );
  assign id_4 = id_3;
endmodule
