vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:49 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:23:49 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:49 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:23:49 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:49 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:23:49 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:49 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v 
# -- Compiling module ALUDecoderBridge
# 
# Top level modules:
# 	ALUDecoderBridge
# End time: 23:23:49 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:49 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v 
# -- Compiling module au
# 
# Top level modules:
# 	au
# End time: 23:23:49 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:49 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v 
# -- Compiling module baseline_c5gx
# 
# Top level modules:
# 	baseline_c5gx
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v 
# -- Compiling module bce
# 
# Top level modules:
# 	bce
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v 
# -- Compiling module Delay
# 
# Top level modules:
# 	Delay
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v 
# -- Compiling module IDecoder
# 
# Top level modules:
# 	IDecoder
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v 
# -- Compiling module IEU
# 
# Top level modules:
# 	IEU
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v 
# -- Compiling module interrupt_controller
# 
# Top level modules:
# 	interrupt_controller
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v 
# -- Compiling module interrupt_controller_tb
# 
# Top level modules:
# 	interrupt_controller_tb
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v 
# -- Compiling module main_interrupt
# 
# Top level modules:
# 	main_interrupt
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v 
# -- Compiling module main_interrupt_tb
# 
# Top level modules:
# 	main_interrupt_tb
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:50 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v 
# -- Compiling module memory_full
# 
# Top level modules:
# 	memory_full
# End time: 23:23:50 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v 
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v 
# -- Compiling module Splitter
# 
# Top level modules:
# 	Splitter
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr.v 
# -- Compiling module spr
# 
# Top level modules:
# 	spr
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr_tb.v 
# -- Compiling module spr_tb
# 
# Top level modules:
# 	spr_tb
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:51 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v 
# -- Compiling module srlfix
# 
# Top level modules:
# 	srlfix
# End time: 23:23:51 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.spr_tb
# vsim work.spr_tb 
# Start time: 23:23:54 on Dec 15,2024
# Loading work.spr_tb
# Loading work.spr
vsim work.main_interrupt_tb
# End time: 23:24:08 on Dec 15,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim work.main_interrupt_tb 
# Start time: 23:24:08 on Dec 15,2024
# Loading work.main_interrupt_tb
# Loading work.main_interrupt
# Loading work.interrupt_controller
# Loading work.spr
# ** Warning: (vsim-3015) [PCDPC] - Port size (23) does not match connection size (32) for port 'mca'. The port definition is at: /home/apeiron/KIU/Thesis/spr.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /main_interrupt_tb/uut/spr_inst File: /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v Line: 82
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v 
# -- Compiling module ALUDecoderBridge
# 
# Top level modules:
# 	ALUDecoderBridge
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v 
# -- Compiling module au
# 
# Top level modules:
# 	au
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v 
# -- Compiling module baseline_c5gx
# 
# Top level modules:
# 	baseline_c5gx
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v 
# -- Compiling module bce
# 
# Top level modules:
# 	bce
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 23:25:09 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:09 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v 
# -- Compiling module Delay
# 
# Top level modules:
# 	Delay
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v 
# -- Compiling module IDecoder
# 
# Top level modules:
# 	IDecoder
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v 
# -- Compiling module IEU
# 
# Top level modules:
# 	IEU
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v 
# -- Compiling module interrupt_controller
# 
# Top level modules:
# 	interrupt_controller
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v 
# -- Compiling module interrupt_controller_tb
# 
# Top level modules:
# 	interrupt_controller_tb
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v 
# -- Compiling module main_interrupt
# 
# Top level modules:
# 	main_interrupt
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v 
# -- Compiling module main_interrupt_tb
# 
# Top level modules:
# 	main_interrupt_tb
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v 
# -- Compiling module memory_full
# 
# Top level modules:
# 	memory_full
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:10 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v 
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
# End time: 23:25:10 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:11 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v 
# -- Compiling module Splitter
# 
# Top level modules:
# 	Splitter
# End time: 23:25:11 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:11 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr.v 
# -- Compiling module spr
# 
# Top level modules:
# 	spr
# End time: 23:25:11 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:11 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr_tb.v 
# -- Compiling module spr_tb
# 
# Top level modules:
# 	spr_tb
# End time: 23:25:11 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:11 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 23:25:11 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:11 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v 
# -- Compiling module srlfix
# 
# Top level modules:
# 	srlfix
# End time: 23:25:11 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v 
# -- Compiling module ALUDecoderBridge
# 
# Top level modules:
# 	ALUDecoderBridge
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v 
# -- Compiling module au
# 
# Top level modules:
# 	au
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v 
# -- Compiling module baseline_c5gx
# 
# Top level modules:
# 	baseline_c5gx
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v 
# -- Compiling module bce
# 
# Top level modules:
# 	bce
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:26 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 23:25:26 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v 
# -- Compiling module Delay
# 
# Top level modules:
# 	Delay
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v 
# -- Compiling module IDecoder
# 
# Top level modules:
# 	IDecoder
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v 
# -- Compiling module IEU
# 
# Top level modules:
# 	IEU
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v 
# -- Compiling module interrupt_controller
# 
# Top level modules:
# 	interrupt_controller
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v 
# -- Compiling module interrupt_controller_tb
# 
# Top level modules:
# 	interrupt_controller_tb
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v 
# -- Compiling module main_interrupt
# 
# Top level modules:
# 	main_interrupt
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v 
# -- Compiling module main_interrupt_tb
# 
# Top level modules:
# 	main_interrupt_tb
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v 
# -- Compiling module memory_full
# 
# Top level modules:
# 	memory_full
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 23:25:27 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:27 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v 
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
# End time: 23:25:28 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:28 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v 
# -- Compiling module Splitter
# 
# Top level modules:
# 	Splitter
# End time: 23:25:28 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:28 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr.v 
# -- Compiling module spr
# 
# Top level modules:
# 	spr
# End time: 23:25:28 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:28 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr_tb.v 
# -- Compiling module spr_tb
# 
# Top level modules:
# 	spr_tb
# End time: 23:25:28 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:28 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 23:25:28 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:25:28 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v 
# -- Compiling module srlfix
# 
# Top level modules:
# 	srlfix
# End time: 23:25:28 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.main_interrupt_tb
# End time: 23:25:35 on Dec 15,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 1
# vsim work.main_interrupt_tb 
# Start time: 23:25:35 on Dec 15,2024
# Loading work.main_interrupt_tb
# Loading work.main_interrupt
# Loading work.interrupt_controller
# Loading work.spr
add wave -position end sim:/main_interrupt_tb/*
run
run
run
run
run
run
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v 
# -- Compiling module ALUDecoderBridge
# 
# Top level modules:
# 	ALUDecoderBridge
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v 
# -- Compiling module au
# 
# Top level modules:
# 	au
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v 
# -- Compiling module baseline_c5gx
# 
# Top level modules:
# 	baseline_c5gx
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v 
# -- Compiling module bce
# 
# Top level modules:
# 	bce
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v 
# -- Compiling module Delay
# 
# Top level modules:
# 	Delay
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:33 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 23:26:33 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v 
# -- Compiling module IDecoder
# 
# Top level modules:
# 	IDecoder
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v 
# -- Compiling module IEU
# 
# Top level modules:
# 	IEU
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v 
# -- Compiling module interrupt_controller
# 
# Top level modules:
# 	interrupt_controller
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v 
# -- Compiling module interrupt_controller_tb
# 
# Top level modules:
# 	interrupt_controller_tb
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v 
# -- Compiling module main_interrupt
# 
# Top level modules:
# 	main_interrupt
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v 
# -- Compiling module main_interrupt_tb
# 
# Top level modules:
# 	main_interrupt_tb
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v 
# -- Compiling module memory_full
# 
# Top level modules:
# 	memory_full
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v 
# -- Compiling module Shifter
# 
# Top level modules:
# 	Shifter
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v 
# -- Compiling module Splitter
# 
# Top level modules:
# 	Splitter
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr.v 
# -- Compiling module spr
# 
# Top level modules:
# 	spr
# End time: 23:26:34 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/spr_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:34 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/spr_tb.v 
# -- Compiling module spr_tb
# 
# Top level modules:
# 	spr_tb
# End time: 23:26:35 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:35 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v 
# -- Compiling module srl
# 
# Top level modules:
# 	srl
# End time: 23:26:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:26:35 on Dec 15,2024
# vlog -reportprogress 300 -work work /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v 
# -- Compiling module srlfix
# 
# Top level modules:
# 	srlfix
# End time: 23:26:35 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Closing VCD file "main_interrupt_tb.vcd"
# Loading work.main_interrupt_tb
# Loading work.main_interrupt
# Loading work.interrupt_controller
# Loading work.spr
run
# Trying to use unauthorized instructions
# ** Note: $stop    : /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v(62)
#    Time: 5 ps  Iteration: 1  Instance: /main_interrupt_tb/uut
# Break in Module main_interrupt at /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v line 62
run
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
run
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
run
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
restart
# Closing VCD file "main_interrupt_tb.vcd"
run -continue
# Trying to use unauthorized instructions
# ** Note: $stop    : /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v(62)
#    Time: 5 ps  Iteration: 1  Instance: /main_interrupt_tb/uut
# Break in Module main_interrupt at /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v line 62
run
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# System Call
# Break key hit
# End time: 23:30:45 on Dec 15,2024, Elapsed time: 0:05:10
# Errors: 0, Warnings: 0
