#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 20 05:59:25 2017
# Process ID: 3513
# Current directory: /home/INTRA/chakal/workspace/project/vivado
# Command line: vivado
# Log file: /home/INTRA/chakal/workspace/project/vivado/vivado.log
# Journal file: /home/INTRA/chakal/workspace/project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
Warning: Cannot convert string "nil2" to type FontStruct
xterm:  unable to open font "-misc-fixed-medium-r-semicondensed-*-13-120-75-75-c-60-iso10646-1", trying "fixed"....
open_project /home/INTRA/chakal/workspace/project/vivado/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 5936.082 ; gain = 180.109 ; free physical = 1251 ; free virtual = 5095
update_compile_order -fileset sources_1
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- Cyril_IP:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:MY_AXI_AUDIO:1.0 - MY_AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- xilinx.com:user:ECHO_MODULE:1.0 - ECHO_MODULE_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <project> from BD file </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5960.367 ; gain = 15.832 ; free physical = 1206 ; free virtual = 5063
delete_bd_objs [get_bd_nets zed_audio_0_sample_clk_48k]
connect_bd_net [get_bd_pins zed_audio_0/new_sample] [get_bd_pins ECHO_MODULE_0/sample_clk]
delete_bd_objs [get_bd_nets zed_audio_0_new_sample] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets ECHO_MODULE_0_AUDIO_OUT_L] [get_bd_nets ECHO_MODULE_0_AUDIO_OUT_R] [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI] [get_bd_cells ECHO_MODULE_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 ECHO_MODULE_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ECHO_MODULE_0/S00_AXI]
</ECHO_MODULE_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C60000 [ 64K ]>
set_property location {5 1663 238} [get_bd_cells ECHO_MODULE_0]
connect_bd_net [get_bd_pins ECHO_MODULE_0/mem_rst] [get_bd_pins blk_mem_gen_1/rstb]
connect_bd_net [get_bd_pins ECHO_MODULE_0/wrt_en] [get_bd_pins blk_mem_gen_1/wea]
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_a] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_b] [get_bd_pins blk_mem_gen_1/addrb]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_OUT_L] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_OUT_R] [get_bd_pins zed_audio_0/hphone_r]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_IN_R] [get_bd_pins mixer_0/audio_mixed_a_b_right_out]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_IN_L] [get_bd_pins mixer_0/audio_mixed_a_b_left_out]
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_R_MEM]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_L_MEM]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins zed_audio_0/new_sample] [get_bd_pins ECHO_MODULE_0/sample_clk]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xc7z020clg484-1
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6209.887 ; gain = 159.059 ; free physical = 943 ; free virtual = 4835
save_bd_design
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'project.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
[Sat May 20 06:20:58 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Sat May 20 06:20:58 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6296.375 ; gain = 57.199 ; free physical = 902 ; free virtual = 4766
