
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037580                       # Number of seconds simulated
sim_ticks                                 37580145084                       # Number of ticks simulated
final_tick                               564546508269                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276789                       # Simulator instruction rate (inst/s)
host_op_rate                                   349119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2356899                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928356                       # Number of bytes of host memory used
host_seconds                                 15944.74                       # Real time elapsed on the host
sim_insts                                  4413334114                       # Number of instructions simulated
sim_ops                                    5566617755                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2523520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       695680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       583040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1280768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5090560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2147200                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2147200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19715                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4555                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10006                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39770                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16775                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16775                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     67150353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18511903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15514576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34080975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135458764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             200957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57136554                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57136554                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57136554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     67150353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18511903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15514576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34080975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192595318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                90120253                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31086023                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25265096                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119901                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13120590                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137131                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3282860                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90065                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31214550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172459356                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31086023                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15419991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37929872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11397893                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7691932                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15286461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86066662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.475333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48136790     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334176      3.87%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688614      3.12%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551672      7.61%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1772326      2.06%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282756      2.65%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650789      1.92%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926941      1.08%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722598     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86066662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344939                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.913658                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32650514                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7500964                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36479312                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246718                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9189152                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309930                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41492                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206197923                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77240                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9189152                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35037927                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1533966                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2435911                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34281626                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3588078                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198940364                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33458                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2196                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278532487                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928777943                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928777943                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107836938                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41013                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23270                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9827598                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18543657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147990                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2970772                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188125813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149451636                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294950                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65009804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198496349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6536                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86066662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736464                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.884776                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30666324     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18309935     21.27%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11925818     13.86%     70.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8855759     10.29%     81.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7631778      8.87%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942703      4.58%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379382      3.93%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633835      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721128      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86066662                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874023     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177082     14.42%     85.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177047     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124517524     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127668      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14838759      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7951151      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149451636                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.658358                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228159                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008218                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    386493042                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253175872                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145642382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150679795                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560785                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7309689                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423665                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9189152                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         651771                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82238                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188165417                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18543657                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449441                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23070                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          654                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270187                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461114                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147072565                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13921754                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379070                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21661736                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743197                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7739982                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.631959                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145738538                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145642382                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94912727                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267970251                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.616089                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354191                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65357084                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76877510                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.597469                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.132120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30643483     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20961718     27.27%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534725     11.10%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795819      6.24%     84.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3915014      5.09%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1587593      2.07%     91.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1886201      2.45%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948073      1.23%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3604884      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76877510                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3604884                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           261439145                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385527989                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4053591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.901203                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.901203                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.109628                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.109628                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661653241                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201290342                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190262114                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                90120253                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32911413                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26845985                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2196258                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13875834                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12866044                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3548200                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97524                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32918518                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             180823629                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32911413                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16414244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             40158704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11675862                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5548430                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16233329                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1045153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88078158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.543549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47919454     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2657920      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4963354      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4952588      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3073038      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2439869      2.77%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1527372      1.73%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1423541      1.62%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        19121022     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88078158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365194                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006470                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34318174                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5486187                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38585569                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       235963                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9452261                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5556100                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     216930894                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1439                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9452261                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36801120                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1049311                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1022857                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         36290666                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3461939                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     209218870                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1439864                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1059173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    293777521                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    976122782                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    976122782                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181674380                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       112103141                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37260                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17890                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9624000                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19352357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9888731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122881                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3563518                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         197202895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        157087322                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       309151                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     66672800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    203989430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     88078158                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30075515     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19134979     21.72%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12753963     14.48%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8289429      9.41%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8729668      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4222698      4.79%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3336208      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       758864      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       776834      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88078158                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         980563     72.64%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        185176     13.72%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       184146     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    131395435     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2110451      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17889      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15209208      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8354339      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     157087322                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743086                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1349885                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    403911838                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    263911833                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    153493475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     158437207                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       489533                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7508732                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2385788                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9452261                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         537225                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93602                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    197238675                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       462874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19352357                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9888731                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17890                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1373212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1220954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2594166                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    155016251                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14512695                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2071071                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22677155                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21979022                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8164460                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720104                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             153541218                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            153493475                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         97849681                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        280796439                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703207                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348472                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105807112                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130280010                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66959147                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35780                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2222848                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     78625897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656961                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29736473     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22065271     28.06%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9163007     11.65%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4577592      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4565566      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1848684      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1855815      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       992537      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3820952      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     78625897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105807112                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130280010                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19346568                       # Number of memory references committed
system.switch_cpus1.commit.loads             11843625                       # Number of loads committed
system.switch_cpus1.commit.membars              17890                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18804599                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117372330                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2687098                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3820952                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272044102                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          403936689                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2042095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105807112                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130280010                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105807112                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851741                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851741                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174066                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174066                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       696371750                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      213229499                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199293520                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35780                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                90120253                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33623614                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27453273                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2243114                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14283993                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13257222                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3479984                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98551                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34809067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             182631959                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33623614                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16737206                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39610268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11699413                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5965998                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16955614                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       879445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     89823118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.331515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50212850     55.90%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3264419      3.63%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4879188      5.43%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3371775      3.75%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2360082      2.63%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2301149      2.56%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1398213      1.56%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2966768      3.30%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        19068674     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     89823118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373097                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026536                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35784906                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6211883                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37836496                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       552361                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9437471                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5648787                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     218776796                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9437471                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37804222                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         521483                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2792703                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36328848                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2938387                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     212263729                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1228332                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       998089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    297782594                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    988059462                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    988059462                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    183361145                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       114421427                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38250                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18283                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8718120                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19471255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9952369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118458                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3217527                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         197804237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        158025109                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       314119                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65893446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    201709925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     89823118                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759292                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32588089     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17741839     19.75%     56.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13016803     14.49%     70.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8561754      9.53%     80.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8572565      9.54%     89.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4140653      4.61%     94.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3676159      4.09%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       688125      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       837131      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     89823118                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         861075     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170874     14.13%     85.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177332     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    132191086     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1995672      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18215      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15538332      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8281804      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     158025109                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753492                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1209281                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    407396733                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    263734596                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    153665178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     159234390                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       495383                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7556600                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6742                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          415                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2375654                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9437471                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         269254                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51775                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    197840740                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       752222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19471255                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9952369                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18283                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          415                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1366611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1221032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2587643                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    155138077                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14521201                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2887029                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22609865                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22049909                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8088664                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721456                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             153731379                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            153665178                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         99581576                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        282921013                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.705113                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351977                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106611318                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131413604                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66427394                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2261113                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     80385647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634789                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170392                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31205075     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22804356     28.37%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8614272     10.72%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4827609      6.01%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4095734      5.10%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1831336      2.28%     91.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1753148      2.18%     93.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1193563      1.48%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4060554      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     80385647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106611318                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131413604                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19491370                       # Number of memory references committed
system.switch_cpus2.commit.loads             11914655                       # Number of loads committed
system.switch_cpus2.commit.membars              18216                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19066668                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118306133                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2718030                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4060554                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           274166091                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          405125529                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 297135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106611318                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131413604                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106611318                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182990                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182990                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       696764834                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      213785215                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201043904                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36432                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                90120253                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32178727                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26191118                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2150968                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13720172                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12689113                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3315440                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95045                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35580972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             175746944                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32178727                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16004553                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36934212                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11036478                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6116471                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17392164                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       863249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87480228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50546016     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1994911      2.28%     60.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2599610      2.97%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3914535      4.47%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3797317      4.34%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2887572      3.30%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1721379      1.97%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2571045      2.94%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17447843     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87480228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357064                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.950138                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36754366                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5995188                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35604324                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       278057                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8848291                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5446797                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     210275051                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8848291                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38703199                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1078610                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2083384                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33887994                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2878743                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     204151460                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          957                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1245040                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       903699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           75                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    284467428                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    950785915                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    950785915                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176875048                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107592373                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43440                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24571                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8133654                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18926331                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10028364                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       194182                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3362139                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189749309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        41248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        152856952                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       285077                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     61703898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    187607939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6712                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87480228                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747331                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896183                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30690899     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     19131619     21.87%     56.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12379610     14.15%     71.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8411154      9.61%     80.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7868080      8.99%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4205510      4.81%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3093252      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       927563      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       772541      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87480228                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         752768     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        154847     14.24%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       179638     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    127192439     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2159181      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17266      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15095060      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8393006      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     152856952                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696144                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1087260                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    394566469                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251495310                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    148565436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     153944212                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       518105                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7254162                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2340                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          898                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2546937                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          461                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8848291                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         640806                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101003                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189790562                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1299094                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18926331                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10028364                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23980                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          898                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1318342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1211030                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2529372                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    149931168                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14207828                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2925784                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22416146                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21000353                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8208318                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.663679                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             148604962                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            148565436                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95461187                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        268068145                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648524                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356108                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103587726                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127313874                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     62477002                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2186625                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78631937                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619112                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149005                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30595805     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22465640     28.57%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8273087     10.52%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4737153      6.02%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3955890      5.03%     89.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1962439      2.50%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1926345      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       827848      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3887730      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78631937                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103587726                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127313874                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19153596                       # Number of memory references committed
system.switch_cpus3.commit.loads             11672169                       # Number of loads committed
system.switch_cpus3.commit.membars              17267                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18259800                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114756228                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2597756                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3887730                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           264535083                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388434656                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2640025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103587726                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127313874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103587726                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869990                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869990                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149439                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149439                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       674707149                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      205201058                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      194199499                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34536                       # number of misc regfile writes
system.l20.replacements                         19730                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737594                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27922                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.416231                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.650652                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.405615                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3489.448677                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4489.495055                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001026                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.425958                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.548034                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52797                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52797                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19743                       # number of Writeback hits
system.l20.Writeback_hits::total                19743                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52797                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52797                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52797                       # number of overall hits
system.l20.overall_hits::total                  52797                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19715                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19729                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19715                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19729                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19715                       # number of overall misses
system.l20.overall_misses::total                19729                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2110752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3301230792                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3303341544                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2110752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3301230792                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3303341544                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2110752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3301230792                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3303341544                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72512                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72526                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19743                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19743                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72512                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72526                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72512                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72526                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.271886                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.272027                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.271886                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.272027                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.271886                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.272027                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       150768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 167447.668882                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167435.832734                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       150768                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 167447.668882                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167435.832734                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       150768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 167447.668882                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167435.832734                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3590                       # number of writebacks
system.l20.writebacks::total                     3590                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19715                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19729                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19715                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19729                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19715                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19729                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1950351                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3076481768                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3078432119                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1950351                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3076481768                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3078432119                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1950351                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3076481768                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3078432119                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.271886                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.272027                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.271886                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.272027                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.271886                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.272027                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139310.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156047.769110                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156035.892291                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139310.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156047.769110                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156035.892291                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139310.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156047.769110                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156035.892291                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5451                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          360445                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13643                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.419776                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          267.972203                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.790769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2584.230236                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5327.006792                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032711                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001561                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.315458                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.650269                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35645                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35645                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10856                       # number of Writeback hits
system.l21.Writeback_hits::total                10856                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35645                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35645                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35645                       # number of overall hits
system.l21.overall_hits::total                  35645                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5435                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5450                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5435                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5450                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5435                       # number of overall misses
system.l21.overall_misses::total                 5450                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2254737                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    898242227                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      900496964                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2254737                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    898242227                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       900496964                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2254737                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    898242227                       # number of overall miss cycles
system.l21.overall_miss_latency::total      900496964                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41080                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41095                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10856                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10856                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41080                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41095                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41080                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41095                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132303                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132620                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132303                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132620                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132303                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132620                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 150315.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 165269.958970                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 165228.800734                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 150315.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 165269.958970                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 165228.800734                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 150315.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 165269.958970                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 165228.800734                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3619                       # number of writebacks
system.l21.writebacks::total                     3619                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5435                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5450                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5435                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5450                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5435                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5450                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2078189                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    834951002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    837029191                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2078189                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    834951002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    837029191                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2078189                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    834951002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    837029191                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132303                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132620                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132303                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132620                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132303                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132620                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138545.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153624.839374                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153583.337798                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138545.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153624.839374                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153583.337798                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138545.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153624.839374                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153583.337798                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4572                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          316832                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12764                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.822313                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.856655                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.634208                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2213.633337                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5579.875800                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046858                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001786                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.270219                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.681137                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30635                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30635                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9972                       # number of Writeback hits
system.l22.Writeback_hits::total                 9972                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30635                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30635                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30635                       # number of overall hits
system.l22.overall_hits::total                  30635                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4555                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4572                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4555                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4572                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4555                       # number of overall misses
system.l22.overall_misses::total                 4572                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3502754                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    739118797                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      742621551                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3502754                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    739118797                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       742621551                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3502754                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    739118797                       # number of overall miss cycles
system.l22.overall_miss_latency::total      742621551                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35190                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35207                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9972                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9972                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35190                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35207                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35190                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35207                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.129440                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129861                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129440                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129861                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129440                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129861                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 206044.352941                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162265.378046                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162428.160761                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 206044.352941                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162265.378046                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162428.160761                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 206044.352941                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162265.378046                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162428.160761                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3009                       # number of writebacks
system.l22.writebacks::total                     3009                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4555                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4572                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4555                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4572                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4555                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4572                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3309201                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    687187808                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    690497009                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3309201                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    687187808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    690497009                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3309201                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    687187808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    690497009                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.129440                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129861                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129440                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129861                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129440                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129861                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194658.882353                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150864.502305                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151027.342301                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 194658.882353                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 150864.502305                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151027.342301                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 194658.882353                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 150864.502305                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151027.342301                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         10020                       # number of replacements
system.l23.tagsinuse                      8191.976561                       # Cycle average of tags in use
system.l23.total_refs                          558749                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18212                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.680266                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          360.846883                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.353495                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4111.015990                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3712.760192                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044049                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000898                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.501833                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.453218                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        44126                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  44126                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26079                       # number of Writeback hits
system.l23.Writeback_hits::total                26079                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        44126                       # number of demand (read+write) hits
system.l23.demand_hits::total                   44126                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        44126                       # number of overall hits
system.l23.overall_hits::total                  44126                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        10001                       # number of ReadReq misses
system.l23.ReadReq_misses::total                10014                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        10006                       # number of demand (read+write) misses
system.l23.demand_misses::total                 10019                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        10006                       # number of overall misses
system.l23.overall_misses::total                10019                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1940472                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1454625610                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1456566082                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       423773                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       423773                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1940472                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1455049383                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1456989855                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1940472                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1455049383                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1456989855                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54127                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54140                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26079                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26079                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54132                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54145                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54132                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54145                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.184769                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184965                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184844                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.185040                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184844                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.185040                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 149267.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 145448.016198                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 145452.974036                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 84754.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 84754.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 149267.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 145417.687687                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 145422.682403                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 149267.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 145417.687687                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 145422.682403                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6557                       # number of writebacks
system.l23.writebacks::total                     6557                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        10001                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           10014                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        10006                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            10019                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        10006                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           10019                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1792789                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1340453008                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1342245797                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       365732                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       365732                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1792789                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1340818740                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1342611529                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1792789                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1340818740                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1342611529                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184769                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184965                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184844                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.185040                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184844                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.185040                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 137906.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134031.897610                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 134036.928001                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 73146.400000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 73146.400000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 137906.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134001.473116                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 134006.540473                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 137906.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134001.473116                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 134006.540473                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996145                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015294061                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042845.193159                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996145                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15286444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15286444                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15286444                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15286444                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15286444                       # number of overall hits
system.cpu0.icache.overall_hits::total       15286444                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2362467                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2362467                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2362467                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2362467                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2362467                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2362467                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15286461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15286461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15286461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15286461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15286461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15286461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 138968.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138968.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 138968.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138968.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 138968.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138968.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2124752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2124752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2124752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2124752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2124752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2124752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       151768                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       151768                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       151768                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       151768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       151768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       151768                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72512                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180565114                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72768                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2481.380744                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.508982                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.491018                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10572634                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10572634                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17565339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17565339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17565339                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17565339                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158468                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158468                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10828253741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10828253741                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10828253741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10828253741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10828253741                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10828253741                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10731102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10731102                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17723807                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17723807                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17723807                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17723807                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014767                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014767                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008941                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008941                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008941                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008941                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68330.853806                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68330.853806                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68330.853806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68330.853806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68330.853806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68330.853806                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19743                       # number of writebacks
system.cpu0.dcache.writebacks::total            19743                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85956                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85956                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85956                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72512                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72512                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3718249281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3718249281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3718249281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3718249281                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3718249281                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3718249281                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004091                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004091                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004091                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004091                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51277.709634                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51277.709634                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51277.709634                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51277.709634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51277.709634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51277.709634                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997046                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014133619                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185632.799569                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997046                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16233310                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16233310                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16233310                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16233310                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16233310                       # number of overall hits
system.cpu1.icache.overall_hits::total       16233310                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3104821                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3104821                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3104821                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3104821                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3104821                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3104821                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16233329                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16233329                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16233329                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16233329                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16233329                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16233329                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163411.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163411.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163411.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163411.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163411.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163411.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2269737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2269737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2269737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2269737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2269737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2269737                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151315.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151315.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41080                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169909235                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41336                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4110.442109                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.836296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.163704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905611                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094389                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11078015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11078015                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7467742                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7467742                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17890                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17890                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17890                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18545757                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18545757                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18545757                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18545757                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       106145                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       106145                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       106145                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        106145                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       106145                       # number of overall misses
system.cpu1.dcache.overall_misses::total       106145                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5853672839                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5853672839                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5853672839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5853672839                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5853672839                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5853672839                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11184160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11184160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7467742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7467742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17890                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17890                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18651902                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18651902                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18651902                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18651902                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009491                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005691                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005691                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005691                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55147.890518                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55147.890518                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55147.890518                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55147.890518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55147.890518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55147.890518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10856                       # number of writebacks
system.cpu1.dcache.writebacks::total            10856                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        65065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65065                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        65065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        65065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        65065                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        65065                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41080                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41080                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41080                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1133119935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1133119935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1133119935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1133119935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1133119935                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1133119935                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002202                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002202                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002202                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002202                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27583.250609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27583.250609                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27583.250609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27583.250609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27583.250609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27583.250609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.009807                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018251880                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199248.120950                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.009807                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16955594                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16955594                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16955594                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16955594                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16955594                       # number of overall hits
system.cpu2.icache.overall_hits::total       16955594                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5416883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5416883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5416883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5416883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5416883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5416883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16955614                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16955614                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16955614                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16955614                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16955614                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16955614                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 270844.150000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 270844.150000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 270844.150000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 270844.150000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 270844.150000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 270844.150000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3520048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3520048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3520048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3520048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3520048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3520048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207061.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 207061.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 207061.647059                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 207061.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 207061.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 207061.647059                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35190                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165000733                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35446                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4654.988800                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.149733                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.850267                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902929                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097071                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11054462                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11054462                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7540284                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7540284                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18248                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18248                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18216                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18594746                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18594746                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18594746                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18594746                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70797                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70797                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70797                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70797                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70797                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70797                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2811447335                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2811447335                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2811447335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2811447335                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2811447335                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2811447335                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11125259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11125259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7540284                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7540284                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18665543                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18665543                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18665543                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18665543                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006364                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006364                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003793                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003793                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003793                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003793                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39711.390808                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39711.390808                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39711.390808                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39711.390808                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39711.390808                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39711.390808                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9972                       # number of writebacks
system.cpu2.dcache.writebacks::total             9972                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35607                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35607                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35607                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35607                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35607                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35607                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35190                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35190                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35190                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35190                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35190                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35190                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    979372683                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    979372683                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    979372683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    979372683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    979372683                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    979372683                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27830.994118                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27830.994118                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27830.994118                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27830.994118                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27830.994118                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27830.994118                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996619                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015546423                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2047472.627016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996619                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17392147                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17392147                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17392147                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17392147                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17392147                       # number of overall hits
system.cpu3.icache.overall_hits::total       17392147                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2449803                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2449803                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2449803                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2449803                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2449803                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2449803                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17392164                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17392164                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17392164                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17392164                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17392164                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17392164                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 144106.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 144106.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 144106.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 144106.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 144106.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 144106.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1953703                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1953703                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1953703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1953703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1953703                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1953703                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 150284.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 150284.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54132                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173974504                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54388                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3198.766346                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221703                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778297                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911022                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088978                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10810803                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10810803                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7441605                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7441605                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18226                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18226                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17268                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17268                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18252408                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18252408                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18252408                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18252408                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       137087                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       137087                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4247                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4247                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       141334                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        141334                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       141334                       # number of overall misses
system.cpu3.dcache.overall_misses::total       141334                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7684505774                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7684505774                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    518862141                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    518862141                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8203367915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8203367915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8203367915                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8203367915                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10947890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10947890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7445852                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7445852                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18393742                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18393742                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18393742                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18393742                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012522                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012522                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000570                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000570                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007684                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56055.685616                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56055.685616                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 122171.448316                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 122171.448316                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58042.423727                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58042.423727                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58042.423727                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58042.423727                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2097613                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104880.650000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26079                       # number of writebacks
system.cpu3.dcache.writebacks::total            26079                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82960                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82960                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4242                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4242                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        87202                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        87202                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        87202                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        87202                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54127                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54127                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54132                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54132                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54132                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54132                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1825387326                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1825387326                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       428773                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       428773                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1825816099                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1825816099                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1825816099                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1825816099                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33724.154784                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33724.154784                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 85754.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85754.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33728.960670                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33728.960670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33728.960670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33728.960670                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
