cocci_test_suite() {
	struct smu7_dpm_table cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 962 */;
	struct phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 901 */;
	struct smu7_odn_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 896 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 893 */;
	struct phm_odn_performance_level *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 830 */;
	struct profile_mode_setting cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 82 */[7];
	struct phm_ppt_v1_pcie_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 533 */;
	const struct pp_hwmgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 5110 */;
	PHM_PerformanceLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 5077 */;
	PHM_PerformanceLevelDesignation cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 5076 */;
	enum PP_SMC_POWER_PROFILE cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4985 */;
	struct profile_mode_setting cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4948 */;
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4932 */[8];
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4924 */[7];
	char *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4918 */;
	struct smu7_odn_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4857 */;
	struct phm_odn_clock_levels *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4856 */;
	long *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4853 */;
	enum PP_OD_DPM_TABLE_COMMAND cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4815 */;
	struct PP_TemperatureRange cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4802 */;
	struct PP_TemperatureRange *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4796 */;
	struct amd_pp_simple_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4777 */;
	struct amd_pp_clocks *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4719 */;
	enum amd_pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4718 */;
	enum pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4403 */;
	bool *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4199 */;
	const struct smu7_performance_level *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4188 */;
	struct amdgpu_irq_src cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4142 */;
	struct amdgpu_irq_src *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4141 */;
	const struct amdgpu_irq_src_funcs cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 4135 */;
	struct smu7_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3651 */;
	struct smu7_single_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3598 */;
	const struct phm_set_power_state_input *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3593 */;
	const void *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3591 */;
	int *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3525 */;
	u32 cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3482 */;
	u32 *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3478 */;
	struct pp_hw_power_state cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3369 */;
	struct smu7_performance_level *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3324 */;
	const ATOM_PPLIB_CI_CLOCK_INFO *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3323 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3319 */;
	ATOM_Polaris_SCLK_Dependency_Table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3188 */;
	ATOM_Tonga_SCLK_Dependency_Table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3185 */;
	ATOM_Tonga_MCLK_Dependency_Table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3133 */;
	PPTable_Generic_SubTable_Header *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3128 */;
	ATOM_Tonga_POWERPLAYTABLE *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3126 */;
	ATOM_Tonga_State *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3125 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3118 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3063 */;
	ATOM_FIRMWARE_INFO_V2_2 *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 3062 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2899 */;
	struct phm_ppt_v1_information *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2897 */;
	struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2896 */;
	const struct phm_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2894 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2892 */;
	struct PP_Clocks cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2891 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2886 */;
	const struct pp_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2884 */;
	struct pp_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2883 */;
	struct smu7_power_state cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2850 */;
	enum amd_dpm_forced_level cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2802 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2727 */;
	struct smu7_hwmgr cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2539 */;
	struct phm_cac_leakage_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2380 */;
	struct phm_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2361 */;
	struct phm_acp_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2347 */;
	struct phm_samu_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2333 */;
	struct phm_phase_shedding_limits_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2319 */;
	struct phm_uvd_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2305 */;
	struct phm_vce_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2290 */;
	struct phm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 223 */;
	pp_atomctrl_voltage_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 222 */;
	struct pp_atomctrl_gpio_pin_assignment cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2149 */;
	struct phm_ppt_v1_voltage_lookup_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 2115 */;
	const struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 201 */;
	const struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 199 */;
	phm_ppt_v1_mm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1974 */;
	struct phm_ppt_v1_voltage_lookup_record cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1971 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1970 */;
	phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1933 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1893 */;
	phm_ppt_v1_voltage_lookup_record *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1891 */;
	phm_ppt_v1_voltage_lookup_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1890 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1889 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1889 */;
	struct phm_ppt_v1_mm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1856 */;
	uint16_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1833 */;
	struct smu7_leakage_voltage *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1832 */;
	PPSMC_Msg cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1391 */;
	PHM_AutoThrottleSource cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1303 */;
	enum DPM_EVENT_SRC cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 1248 */;
	const struct pp_hw_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 124 */;
	const struct smu7_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 123 */;
	struct pp_hw_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 114 */;
	struct smu7_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 113 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 110 */(struct pp_hwmgr *hwmgr,
									       enum pp_clock_type type,
									       uint32_t mask);
	const unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 109 */;
	unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 109 */;
	enum DPM_EVENT_SRC{DPM_EVENT_SRC_ANALOG=0, DPM_EVENT_SRC_EXTERNAL=1, DPM_EVENT_SRC_DIGITAL=2, DPM_EVENT_SRC_ANALOG_OR_EXTERNAL=3, DPM_EVENT_SRC_DIGITAL_OR_EXTERNAL=4,} cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c 101 */;
}
