
Insole_data_acquisition_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eda4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  0800efdc  0800efdc  0000ffdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800f29c  0800f29c  0001029c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800f2a0  0800f2a0  000102a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000365  20000000  0800f2a4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000af4  20000368  0800f609  00011368  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000e5c  0800f609  00011e5c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00011365  2**0
                  CONTENTS, READONLY
  9 .debug_info   0003255c  00000000  00000000  0001139b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00005338  00000000  00000000  000438f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00002840  00000000  00000000  00048c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001f52  00000000  00000000  0004b470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003b352  00000000  00000000  0004d3c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00030d73  00000000  00000000  00088714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00170b0d  00000000  00000000  000b9487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00229f94  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000b050  00000000  00000000  00229fd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  00235028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000368 	.word	0x20000368
 8000254:	00000000 	.word	0x00000000
 8000258:	0800efc4 	.word	0x0800efc4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000036c 	.word	0x2000036c
 8000274:	0800efc4 	.word	0x0800efc4

08000278 <MX_BlueNRG_2_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_2_Init(uint8_t TxPower)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b084      	sub	sp, #16
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END BlueNRG_2_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  uint8_t ret;

  hci_init(APP_UserEvtRx, NULL);
 8000282:	2100      	movs	r1, #0
 8000284:	4808      	ldr	r0, [pc, #32]	@ (80002a8 <MX_BlueNRG_2_Init+0x30>)
 8000286:	f00e f9fb 	bl	800e680 <hci_init>
  PRINT_DBG("\033[2J"); /* serial console clear screen */
  PRINT_DBG("\033[H");  /* serial console cursor to home */
  PRINT_DBG("BlueNRG-2 ResCap_BLESensor-App Application\r\n");

  /* Init Sensor Device */
  ret = Sensor_DeviceInit(TxPower);
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	4618      	mov	r0, r3
 800028e:	f000 f821 	bl	80002d4 <Sensor_DeviceInit>
 8000292:	4603      	mov	r3, r0
 8000294:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <MX_BlueNRG_2_Init+0x28>
  {
    PRINT_DBG("SensorDeviceInit()--> Failed 0x%02x\r\n", ret);
    while(1);
 800029c:	bf00      	nop
 800029e:	e7fd      	b.n	800029c <MX_BlueNRG_2_Init+0x24>
  PRINT_DBG("BLE Stack Initialized & Device Configured\r\n");

  /* USER CODE BEGIN BlueNRG_2_Init_PostTreatment */

  /* USER CODE END BlueNRG_2_Init_PostTreatment */
}
 80002a0:	bf00      	nop
 80002a2:	3710      	adds	r7, #16
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	08000be9 	.word	0x08000be9

080002ac <MX_BlueNRG_2_UpdateData>:
 *  @param  Dataselect Selector of data to be updated
 *
 *  @retval None
 */
void MX_BlueNRG_2_UpdateData(uint16_t Resistive[], uint32_t Capacitive[], uint8_t Dataselect)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	60f8      	str	r0, [r7, #12]
 80002b4:	60b9      	str	r1, [r7, #8]
 80002b6:	4613      	mov	r3, r2
 80002b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN BlueNRG_2_Process_PreTreatment */

  /* USER CODE END BlueNRG_2_Process_PreTreatment */

  hci_user_evt_proc();
 80002ba:	f00e fb5b 	bl	800e974 <hci_user_evt_proc>
  Update_Data(Resistive, Capacitive, Dataselect);
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	461a      	mov	r2, r3
 80002c2:	68b9      	ldr	r1, [r7, #8]
 80002c4:	68f8      	ldr	r0, [r7, #12]
 80002c6:	f000 f8a5 	bl	8000414 <Update_Data>

  /* USER CODE BEGIN BlueNRG_2_Process_PostTreatment */

  /* USER CODE END BlueNRG_2_Process_PostTreatment */
}
 80002ca:	bf00      	nop
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
	...

080002d4 <Sensor_DeviceInit>:
 *
 * @param  TxPower	Transmit power --> 0:-15dBm, 1:-12dBm, 2:-8dBm, 3:-5dBm, 4:-2dBm, 5:+1dBm, 6:+5dBm, 7:+8dBm
 * @retval BLE Status
 */
uint8_t Sensor_DeviceInit(uint8_t TxPower)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b08e      	sub	sp, #56	@ 0x38
 80002d8:	af06      	add	r7, sp, #24
 80002da:	4603      	mov	r3, r0
 80002dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;
  uint16_t service_handle, dev_name_char_handle, appearance_char_handle;
  uint8_t device_name[] = {SENSOR_DEMO_NAME};
 80002de:	4a4a      	ldr	r2, [pc, #296]	@ (8000408 <Sensor_DeviceInit+0x134>)
 80002e0:	f107 0310 	add.w	r3, r7, #16
 80002e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002e8:	6018      	str	r0, [r3, #0]
 80002ea:	3304      	adds	r3, #4
 80002ec:	8019      	strh	r1, [r3, #0]
 80002ee:	3302      	adds	r3, #2
 80002f0:	0c0a      	lsrs	r2, r1, #16
 80002f2:	701a      	strb	r2, [r3, #0]
  uint8_t  hwVersion;
  uint16_t fwVersion;
  uint8_t  bdaddr_len_out;
  uint8_t  config_data_stored_static_random_address = 0x80; /* Offset of the static random address stored in NVM */
 80002f4:	2380      	movs	r3, #128	@ 0x80
 80002f6:	77fb      	strb	r3, [r7, #31]

  /* Sw reset of the device */
  hci_reset();
 80002f8:	f00c ff55 	bl	800d1a6 <hci_reset>
  /**
   *  To support both the BlueNRG-2 and the BlueNRG-2N a minimum delay of 2000ms is required at device boot
   */
  HAL_Delay(2000);
 80002fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000300:	f002 fb42 	bl	8002988 <HAL_Delay>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000304:	f107 020c 	add.w	r2, r7, #12
 8000308:	f107 030f 	add.w	r3, r7, #15
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f000 f8da 	bl	80004c8 <getBlueNRGVersion>

  PRINT_DBG("HWver %d\nFWver %d\r\n", hwVersion, fwVersion);

  ret = aci_hal_read_config_data(config_data_stored_static_random_address,
 8000314:	f107 010b 	add.w	r1, r7, #11
 8000318:	7ffb      	ldrb	r3, [r7, #31]
 800031a:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <Sensor_DeviceInit+0x138>)
 800031c:	4618      	mov	r0, r3
 800031e:	f00e f81e 	bl	800e35e <aci_hal_read_config_data>
 8000322:	4603      	mov	r3, r0
 8000324:	77bb      	strb	r3, [r7, #30]

  if (ret) {
    PRINT_DBG("Read Static Random address failed.\r\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <Sensor_DeviceInit+0x138>)
 8000328:	795b      	ldrb	r3, [r3, #5]
 800032a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800032e:	2bc0      	cmp	r3, #192	@ 0xc0
 8000330:	d001      	beq.n	8000336 <Sensor_DeviceInit+0x62>
    PRINT_DBG("Static Random address not well formed.\r\n");
    while(1);
 8000332:	bf00      	nop
 8000334:	e7fd      	b.n	8000332 <Sensor_DeviceInit+0x5e>
  }

  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000336:	7afb      	ldrb	r3, [r7, #11]
 8000338:	4a34      	ldr	r2, [pc, #208]	@ (800040c <Sensor_DeviceInit+0x138>)
 800033a:	4619      	mov	r1, r3
 800033c:	2000      	movs	r0, #0
 800033e:	f00d ff80 	bl	800e242 <aci_hal_write_config_data>
 8000342:	4603      	mov	r3, r0
 8000344:	77bb      	strb	r3, [r7, #30]
  }

  /* Set the TX power to TxPower */
  //EN_HIGH_POWER Always ON
  //TxPower --> 0:-15dBm, 1:-12dBm, 2:-8dBm, 3:-5dBm, 4:-2dBm, 5:+1dBm, 6:+5dBm, 7:+8dBm
  ret = aci_hal_set_tx_power_level(1, TxPower);
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	4619      	mov	r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	f00e f88b 	bl	800e466 <aci_hal_set_tx_power_level>
 8000350:	4603      	mov	r3, r0
 8000352:	77bb      	strb	r3, [r7, #30]
  else {
    PRINT_DBG("aci_hal_set_tx_power_level --> SUCCESS\r\n");
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000354:	f00d fc5d 	bl	800dc12 <aci_gatt_init>
 8000358:	4603      	mov	r3, r0
 800035a:	77bb      	strb	r3, [r7, #30]
  if (ret != BLE_STATUS_SUCCESS) {
 800035c:	7fbb      	ldrb	r3, [r7, #30]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <Sensor_DeviceInit+0x92>
    PRINT_DBG("aci_gatt_init() failed: 0x%02x\r\n", ret);
    return ret;
 8000362:	7fbb      	ldrb	r3, [r7, #30]
 8000364:	e04c      	b.n	8000400 <Sensor_DeviceInit+0x12c>
  else {
    PRINT_DBG("aci_gatt_init() --> SUCCESS\r\n");
  }

  /* GAP Init */
  ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x00, 0x07, &service_handle, &dev_name_char_handle,
 8000366:	f107 021c 	add.w	r2, r7, #28
 800036a:	f107 0318 	add.w	r3, r7, #24
 800036e:	9301      	str	r3, [sp, #4]
 8000370:	f107 031a 	add.w	r3, r7, #26
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	4613      	mov	r3, r2
 8000378:	2207      	movs	r2, #7
 800037a:	2100      	movs	r1, #0
 800037c:	2001      	movs	r0, #1
 800037e:	f00d fa97 	bl	800d8b0 <aci_gap_init>
 8000382:	4603      	mov	r3, r0
 8000384:	77bb      	strb	r3, [r7, #30]
                     &appearance_char_handle);
  if (ret != BLE_STATUS_SUCCESS) {
 8000386:	7fbb      	ldrb	r3, [r7, #30]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <Sensor_DeviceInit+0xbc>
    PRINT_DBG("aci_gap_init() failed: 0x%02x\r\n", ret);
    return ret;
 800038c:	7fbb      	ldrb	r3, [r7, #30]
 800038e:	e037      	b.n	8000400 <Sensor_DeviceInit+0x12c>
  else {
    PRINT_DBG("aci_gap_init() --> SUCCESS\r\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, sizeof(device_name),
 8000390:	8bb8      	ldrh	r0, [r7, #28]
 8000392:	8b79      	ldrh	r1, [r7, #26]
 8000394:	f107 0310 	add.w	r3, r7, #16
 8000398:	9300      	str	r3, [sp, #0]
 800039a:	2307      	movs	r3, #7
 800039c:	2200      	movs	r2, #0
 800039e:	f00d fe40 	bl	800e022 <aci_gatt_update_char_value>
 80003a2:	4603      	mov	r3, r0
 80003a4:	77bb      	strb	r3, [r7, #30]
                                   device_name);
  if (ret != BLE_STATUS_SUCCESS) {
 80003a6:	7fbb      	ldrb	r3, [r7, #30]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <Sensor_DeviceInit+0xdc>
    PRINT_DBG("aci_gatt_update_char_value() failed: 0x%02x\r\n", ret);
    return ret;
 80003ac:	7fbb      	ldrb	r3, [r7, #30]
 80003ae:	e027      	b.n	8000400 <Sensor_DeviceInit+0x12c>

  /*
   * Clear security database: this implies that each time the application is executed
   * the full bonding process is executed (with PassKey generation and setting).
   */
  ret = aci_gap_clear_security_db();
 80003b0:	f00d fc06 	bl	800dbc0 <aci_gap_clear_security_db>
 80003b4:	4603      	mov	r3, r0
 80003b6:	77bb      	strb	r3, [r7, #30]

  /*
   * Set the I/O capability otherwise the Central device (e.g. the smartphone) will
   * propose a PIN that will be accepted without any control.
   */
  if (aci_gap_set_io_capability(IO_CAP_DISPLAY_ONLY)==BLE_STATUS_SUCCESS) {
 80003b8:	2000      	movs	r0, #0
 80003ba:	f00d f8df 	bl	800d57c <aci_gap_set_io_capability>
  } else {
    PRINT_DBG("Error Setting I/O Capability\r\n");
  }

  /* BLE Security v4.2 is supported: BLE stack FW version >= 2.x (new API prototype) */
  ret = aci_gap_set_authentication_requirement(BONDING,
 80003be:	2300      	movs	r3, #0
 80003c0:	9304      	str	r3, [sp, #16]
 80003c2:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <Sensor_DeviceInit+0x13c>)
 80003c4:	9303      	str	r3, [sp, #12]
 80003c6:	2301      	movs	r3, #1
 80003c8:	9302      	str	r3, [sp, #8]
 80003ca:	2310      	movs	r3, #16
 80003cc:	9301      	str	r3, [sp, #4]
 80003ce:	2307      	movs	r3, #7
 80003d0:	9300      	str	r3, [sp, #0]
 80003d2:	2300      	movs	r3, #0
 80003d4:	2201      	movs	r2, #1
 80003d6:	2101      	movs	r1, #1
 80003d8:	2001      	movs	r0, #1
 80003da:	f00d f92c 	bl	800d636 <aci_gap_set_authentication_requirement>
 80003de:	4603      	mov	r3, r0
 80003e0:	77bb      	strb	r3, [r7, #30]
                                               16,
                                               DONOT_USE_FIXED_PIN_FOR_PAIRING,
                                               PERIPHERAL_PASS_KEY,
                                               0x00); /* - 0x00: Public Identity Address
                                                         - 0x01: Random (static) Identity Address */
  if (ret != BLE_STATUS_SUCCESS) {
 80003e2:	7fbb      	ldrb	r3, [r7, #30]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <Sensor_DeviceInit+0x118>
    PRINT_DBG("aci_gap_set_authentication_requirement()failed: 0x%02x\r\n", ret);
    return ret;
 80003e8:	7fbb      	ldrb	r3, [r7, #30]
 80003ea:	e009      	b.n	8000400 <Sensor_DeviceInit+0x12c>
    PRINT_DBG("aci_gap_set_authentication_requirement() --> SUCCESS\r\n");
  }

  PRINT_DBG("BLE Stack Initialized with SUCCESS\r\n");

  ret = Add_HWServW2ST_Service();
 80003ec:	f000 f95a 	bl	80006a4 <Add_HWServW2ST_Service>
 80003f0:	4603      	mov	r3, r0
 80003f2:	77bb      	strb	r3, [r7, #30]
  if (ret == BLE_STATUS_SUCCESS) {
 80003f4:	7fbb      	ldrb	r3, [r7, #30]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <Sensor_DeviceInit+0x12a>
    PRINT_DBG("BlueNRG2 HW service added successfully.\r\n");
  }
  else {
    PRINT_DBG("Error while adding BlueNRG2 HW service: 0x%02x\r\n", ret);
    while(1);
 80003fa:	bf00      	nop
 80003fc:	e7fd      	b.n	80003fa <Sensor_DeviceInit+0x126>
  }
  return BLE_STATUS_SUCCESS;
 80003fe:	2300      	movs	r3, #0
}
 8000400:	4618      	mov	r0, r3
 8000402:	3720      	adds	r7, #32
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	0800efdc 	.word	0x0800efdc
 800040c:	20000384 	.word	0x20000384
 8000410:	00bc614e 	.word	0x00bc614e

08000414 <Update_Data>:
 *
 * @param  None
 * @retval None
 */
static void Update_Data(uint16_t Resistive[], uint32_t Capacitive[], uint8_t Dataselect)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	4613      	mov	r3, r2
 8000420:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;

  /* Make the device discoverable */
  if(set_connectable)
 8000422:	4b22      	ldr	r3, [pc, #136]	@ (80004ac <Update_Data+0x98>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b00      	cmp	r3, #0
 800042a:	d004      	beq.n	8000436 <Update_Data+0x22>
  {
    Set_DeviceConnectable();
 800042c:	f000 fb68 	bl	8000b00 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8000430:	4b1e      	ldr	r3, [pc, #120]	@ (80004ac <Update_Data+0x98>)
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]
  }

  if ((connected) && (!pairing))
 8000436:	4b1e      	ldr	r3, [pc, #120]	@ (80004b0 <Update_Data+0x9c>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	b2db      	uxtb	r3, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	d00f      	beq.n	8000460 <Update_Data+0x4c>
 8000440:	4b1c      	ldr	r3, [pc, #112]	@ (80004b4 <Update_Data+0xa0>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	b2db      	uxtb	r3, r3
 8000446:	2b00      	cmp	r3, #0
 8000448:	d10a      	bne.n	8000460 <Update_Data+0x4c>
  {
    ret = aci_gap_slave_security_req(connection_handle);
 800044a:	4b1b      	ldr	r3, [pc, #108]	@ (80004b8 <Update_Data+0xa4>)
 800044c:	881b      	ldrh	r3, [r3, #0]
 800044e:	b29b      	uxth	r3, r3
 8000450:	4618      	mov	r0, r3
 8000452:	f00d fada 	bl	800da0a <aci_gap_slave_security_req>
 8000456:	4603      	mov	r3, r0
 8000458:	75fb      	strb	r3, [r7, #23]
      PRINT_DBG("aci_gap_slave_security_req() failed:0x%02x\r\n", ret);
    }
    else {
      PRINT_DBG("aci_gap_slave_security_req --> SUCCESS\r\n");
    }
    pairing = TRUE;
 800045a:	4b16      	ldr	r3, [pc, #88]	@ (80004b4 <Update_Data+0xa0>)
 800045c:	2201      	movs	r2, #1
 800045e:	701a      	strb	r2, [r3, #0]
  }

    if (paired)
 8000460:	4b16      	ldr	r3, [pc, #88]	@ (80004bc <Update_Data+0xa8>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2b00      	cmp	r3, #0
 8000468:	d01b      	beq.n	80004a2 <Update_Data+0x8e>
    {
      if ((send_res) && ((Dataselect == 0) || (Dataselect == 1))) {
 800046a:	4b15      	ldr	r3, [pc, #84]	@ (80004c0 <Update_Data+0xac>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	b2db      	uxtb	r3, r3
 8000470:	2b00      	cmp	r3, #0
 8000472:	d008      	beq.n	8000486 <Update_Data+0x72>
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <Update_Data+0x6c>
 800047a:	79fb      	ldrb	r3, [r7, #7]
 800047c:	2b01      	cmp	r3, #1
 800047e:	d102      	bne.n	8000486 <Update_Data+0x72>
        /* Update Resistive data */
        Res_Update(Resistive);
 8000480:	68f8      	ldr	r0, [r7, #12]
 8000482:	f000 f9e5 	bl	8000850 <Res_Update>
      }

      if ((send_cap) && ((Dataselect == 0) || (Dataselect == 2))) {
 8000486:	4b0f      	ldr	r3, [pc, #60]	@ (80004c4 <Update_Data+0xb0>)
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	b2db      	uxtb	r3, r3
 800048c:	2b00      	cmp	r3, #0
 800048e:	d008      	beq.n	80004a2 <Update_Data+0x8e>
 8000490:	79fb      	ldrb	r3, [r7, #7]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d002      	beq.n	800049c <Update_Data+0x88>
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	2b02      	cmp	r3, #2
 800049a:	d102      	bne.n	80004a2 <Update_Data+0x8e>
        /* Update Capacitive data */
    	Cap_Update(Capacitive);
 800049c:	68b8      	ldr	r0, [r7, #8]
 800049e:	f000 fa37 	bl	8000910 <Cap_Update>
      }
    }
}
 80004a2:	bf00      	nop
 80004a4:	3718      	adds	r7, #24
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000000 	.word	0x20000000
 80004b0:	200003b4 	.word	0x200003b4
 80004b4:	200003b5 	.word	0x200003b5
 80004b8:	200003b2 	.word	0x200003b2
 80004bc:	200003b6 	.word	0x200003b6
 80004c0:	200003b0 	.word	0x200003b0
 80004c4:	200003b1 	.word	0x200003b1

080004c8 <getBlueNRGVersion>:
 * @param  Hardware version
 * @param  Firmware version
 * @retval Status
 */
uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 80004c8:	b590      	push	{r4, r7, lr}
 80004ca:	b089      	sub	sp, #36	@ 0x24
 80004cc:	af02      	add	r7, sp, #8
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_read_local_version_information(&hci_version, &hci_revision, &lmp_pal_version,
 80004d2:	f107 0410 	add.w	r4, r7, #16
 80004d6:	f107 0215 	add.w	r2, r7, #21
 80004da:	f107 0112 	add.w	r1, r7, #18
 80004de:	f107 0016 	add.w	r0, r7, #22
 80004e2:	f107 030e 	add.w	r3, r7, #14
 80004e6:	9300      	str	r3, [sp, #0]
 80004e8:	4623      	mov	r3, r4
 80004ea:	f00c fe85 	bl	800d1f8 <hci_read_local_version_information>
 80004ee:	4603      	mov	r3, r0
 80004f0:	75fb      	strb	r3, [r7, #23]
                                              &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80004f2:	7dfb      	ldrb	r3, [r7, #23]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d124      	bne.n	8000542 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 80004f8:	8a7b      	ldrh	r3, [r7, #18]
 80004fa:	0a1b      	lsrs	r3, r3, #8
 80004fc:	b29b      	uxth	r3, r3
 80004fe:	b2da      	uxtb	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8000504:	8a7b      	ldrh	r3, [r7, #18]
 8000506:	021b      	lsls	r3, r3, #8
 8000508:	b29a      	uxth	r2, r3
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	881b      	ldrh	r3, [r3, #0]
 8000512:	b21a      	sxth	r2, r3
 8000514:	89fb      	ldrh	r3, [r7, #14]
 8000516:	b21b      	sxth	r3, r3
 8000518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800051c:	b21b      	sxth	r3, r3
 800051e:	4313      	orrs	r3, r2
 8000520:	b21b      	sxth	r3, r3
 8000522:	b29a      	uxth	r2, r3
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	881b      	ldrh	r3, [r3, #0]
 800052c:	b21a      	sxth	r2, r3
 800052e:	89fb      	ldrh	r3, [r7, #14]
 8000530:	b21b      	sxth	r3, r3
 8000532:	f003 030f 	and.w	r3, r3, #15
 8000536:	b21b      	sxth	r3, r3
 8000538:	4313      	orrs	r3, r2
 800053a:	b21b      	sxth	r3, r3
 800053c:	b29a      	uxth	r2, r3
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8000542:	7dfb      	ldrb	r3, [r7, #23]
}
 8000544:	4618      	mov	r0, r3
 8000546:	371c      	adds	r7, #28
 8000548:	46bd      	mov	sp, r7
 800054a:	bd90      	pop	{r4, r7, pc}

0800054c <hci_le_connection_complete_event>:
                                      uint8_t Peer_Address[6],
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)
{
 800054c:	b490      	push	{r4, r7}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	4604      	mov	r4, r0
 8000554:	4608      	mov	r0, r1
 8000556:	4611      	mov	r1, r2
 8000558:	461a      	mov	r2, r3
 800055a:	4623      	mov	r3, r4
 800055c:	71fb      	strb	r3, [r7, #7]
 800055e:	4603      	mov	r3, r0
 8000560:	80bb      	strh	r3, [r7, #4]
 8000562:	460b      	mov	r3, r1
 8000564:	71bb      	strb	r3, [r7, #6]
 8000566:	4613      	mov	r3, r2
 8000568:	70fb      	strb	r3, [r7, #3]
  connected = TRUE;
 800056a:	4b08      	ldr	r3, [pc, #32]	@ (800058c <hci_le_connection_complete_event+0x40>)
 800056c:	2201      	movs	r2, #1
 800056e:	701a      	strb	r2, [r3, #0]
#if (!SECURE_PAIRING)
  pairing = TRUE;
 8000570:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <hci_le_connection_complete_event+0x44>)
 8000572:	2201      	movs	r2, #1
 8000574:	701a      	strb	r2, [r3, #0]
  paired = TRUE;
 8000576:	4b07      	ldr	r3, [pc, #28]	@ (8000594 <hci_le_connection_complete_event+0x48>)
 8000578:	2201      	movs	r2, #1
 800057a:	701a      	strb	r2, [r3, #0]
#endif
  connection_handle = Connection_Handle;
 800057c:	4a06      	ldr	r2, [pc, #24]	@ (8000598 <hci_le_connection_complete_event+0x4c>)
 800057e:	88bb      	ldrh	r3, [r7, #4]
 8000580:	8013      	strh	r3, [r2, #0]

  PRINT_DBG("Connected (%02x %02x %02x %02x %02x %02x)\r\n", Peer_Address[5], Peer_Address[4], Peer_Address[3],
                                                             Peer_Address[2], Peer_Address[1], Peer_Address[0]);

}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bc90      	pop	{r4, r7}
 800058a:	4770      	bx	lr
 800058c:	200003b4 	.word	0x200003b4
 8000590:	200003b5 	.word	0x200003b5
 8000594:	200003b6 	.word	0x200003b6
 8000598:	200003b2 	.word	0x200003b2

0800059c <hci_disconnection_complete_event>:
 * @retval See file bluenrg1_events.h
 */
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
 80005a6:	460b      	mov	r3, r1
 80005a8:	80bb      	strh	r3, [r7, #4]
 80005aa:	4613      	mov	r3, r2
 80005ac:	71bb      	strb	r3, [r7, #6]
  connected = FALSE;
 80005ae:	4b0a      	ldr	r3, [pc, #40]	@ (80005d8 <hci_disconnection_complete_event+0x3c>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
  pairing = FALSE;
 80005b4:	4b09      	ldr	r3, [pc, #36]	@ (80005dc <hci_disconnection_complete_event+0x40>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	701a      	strb	r2, [r3, #0]
  paired = FALSE;
 80005ba:	4b09      	ldr	r3, [pc, #36]	@ (80005e0 <hci_disconnection_complete_event+0x44>)
 80005bc:	2200      	movs	r2, #0
 80005be:	701a      	strb	r2, [r3, #0]

  /* Make the device connectable again */
  set_connectable = TRUE;
 80005c0:	4b08      	ldr	r3, [pc, #32]	@ (80005e4 <hci_disconnection_complete_event+0x48>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	701a      	strb	r2, [r3, #0]
  connection_handle = 0;
 80005c6:	4b08      	ldr	r3, [pc, #32]	@ (80005e8 <hci_disconnection_complete_event+0x4c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	801a      	strh	r2, [r3, #0]
  PRINT_DBG("Disconnected (0x%02x)\r\n", Reason);

}
 80005cc:	bf00      	nop
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	200003b4 	.word	0x200003b4
 80005dc:	200003b5 	.word	0x200003b5
 80005e0:	200003b6 	.word	0x200003b6
 80005e4:	20000000 	.word	0x20000000
 80005e8:	200003b2 	.word	0x200003b2

080005ec <aci_gatt_read_permit_req_event>:
 * @retval See file bluenrg1_events.h
 */
void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
                                    uint16_t Attribute_Handle,
                                    uint16_t Offset)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
 80005f6:	460b      	mov	r3, r1
 80005f8:	80bb      	strh	r3, [r7, #4]
 80005fa:	4613      	mov	r3, r2
 80005fc:	807b      	strh	r3, [r7, #2]
  Read_Request_CB(Attribute_Handle);
 80005fe:	88bb      	ldrh	r3, [r7, #4]
 8000600:	4618      	mov	r0, r3
 8000602:	f000 fa01 	bl	8000a08 <Read_Request_CB>
}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attribute_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 800060e:	b590      	push	{r4, r7, lr}
 8000610:	b085      	sub	sp, #20
 8000612:	af02      	add	r7, sp, #8
 8000614:	4604      	mov	r4, r0
 8000616:	4608      	mov	r0, r1
 8000618:	4611      	mov	r1, r2
 800061a:	461a      	mov	r2, r3
 800061c:	4623      	mov	r3, r4
 800061e:	80fb      	strh	r3, [r7, #6]
 8000620:	4603      	mov	r3, r0
 8000622:	80bb      	strh	r3, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
 8000628:	4613      	mov	r3, r2
 800062a:	803b      	strh	r3, [r7, #0]
  Attribute_Modified_Request_CB(Connection_Handle, Attribute_Handle, Offset, Attr_Data_Length, Attr_Data);
 800062c:	883b      	ldrh	r3, [r7, #0]
 800062e:	b2dc      	uxtb	r4, r3
 8000630:	887a      	ldrh	r2, [r7, #2]
 8000632:	88b9      	ldrh	r1, [r7, #4]
 8000634:	88f8      	ldrh	r0, [r7, #6]
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	4623      	mov	r3, r4
 800063c:	f000 fa18 	bl	8000a70 <Attribute_Modified_Request_CB>
}
 8000640:	bf00      	nop
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	bd90      	pop	{r4, r7, pc}

08000648 <aci_gap_pass_key_req_event>:
 *         aci_gap_pass_key_resp command.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pass_key_req_event(uint16_t Connection_Handle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	80fb      	strh	r3, [r7, #6]
  uint8_t ret;

  ret = aci_gap_pass_key_resp(connection_handle, PERIPHERAL_PASS_KEY);
 8000652:	4b06      	ldr	r3, [pc, #24]	@ (800066c <aci_gap_pass_key_req_event+0x24>)
 8000654:	881b      	ldrh	r3, [r3, #0]
 8000656:	b29b      	uxth	r3, r3
 8000658:	4905      	ldr	r1, [pc, #20]	@ (8000670 <aci_gap_pass_key_req_event+0x28>)
 800065a:	4618      	mov	r0, r3
 800065c:	f00d f8b8 	bl	800d7d0 <aci_gap_pass_key_resp>
 8000660:	4603      	mov	r3, r0
 8000662:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINT_DBG("aci_gap_pass_key_resp failed:0x%02x\r\n", ret);
  } else {
    PRINT_DBG("aci_gap_pass_key_resp OK\r\n");
  }
}
 8000664:	bf00      	nop
 8000666:	3710      	adds	r7, #16
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	200003b2 	.word	0x200003b2
 8000670:	00bc614e 	.word	0x00bc614e

08000674 <aci_gap_pairing_complete_event>:
 *         timeout has occurred so that the upper layer can decide to disconnect the link.
 * @param  See file bluenrg1_events.h
 * @retval See file bluenrg1_events.h
 */
void aci_gap_pairing_complete_event(uint16_t connection_handle, uint8_t status, uint8_t reason)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	80fb      	strh	r3, [r7, #6]
 800067e:	460b      	mov	r3, r1
 8000680:	717b      	strb	r3, [r7, #5]
 8000682:	4613      	mov	r3, r2
 8000684:	713b      	strb	r3, [r7, #4]
  if (status == 0x02) { /* Pairing Failed */
 8000686:	797b      	ldrb	r3, [r7, #5]
 8000688:	2b02      	cmp	r3, #2
 800068a:	d002      	beq.n	8000692 <aci_gap_pairing_complete_event+0x1e>
    PRINT_DBG("aci_gap_pairing_complete_event failed:0x%02x with reason 0x%02x\r\n", status, reason);
  }
  else {
    paired = TRUE;
 800068c:	4b04      	ldr	r3, [pc, #16]	@ (80006a0 <aci_gap_pairing_complete_event+0x2c>)
 800068e:	2201      	movs	r2, #1
 8000690:	701a      	strb	r2, [r3, #0]
    PRINT_DBG("aci_gap_pairing_complete_event with status 0x%02x\r\n", status);
  }
}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	200003b6 	.word	0x200003b6

080006a4 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Resistive and Capacitive characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 80006a4:	b590      	push	{r4, r7, lr}
 80006a6:	b08d      	sub	sp, #52	@ 0x34
 80006a8:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];
  /* num of characteristics of this service */
  uint8_t char_number = 2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	75fb      	strb	r3, [r7, #23]
  /* number of attribute records that can be added to this service */
  uint8_t max_attribute_records = 1+(3*char_number);
 80006ae:	7dfb      	ldrb	r3, [r7, #23]
 80006b0:	461a      	mov	r2, r3
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	4413      	add	r3, r2
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	3301      	adds	r3, #1
 80006ba:	75bb      	strb	r3, [r7, #22]

  /* add HW_SENS_W2ST service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80006bc:	231b      	movs	r3, #27
 80006be:	713b      	strb	r3, [r7, #4]
 80006c0:	23c5      	movs	r3, #197	@ 0xc5
 80006c2:	717b      	strb	r3, [r7, #5]
 80006c4:	23d5      	movs	r3, #213	@ 0xd5
 80006c6:	71bb      	strb	r3, [r7, #6]
 80006c8:	23a5      	movs	r3, #165	@ 0xa5
 80006ca:	71fb      	strb	r3, [r7, #7]
 80006cc:	2302      	movs	r3, #2
 80006ce:	723b      	strb	r3, [r7, #8]
 80006d0:	2300      	movs	r3, #0
 80006d2:	727b      	strb	r3, [r7, #9]
 80006d4:	23b4      	movs	r3, #180	@ 0xb4
 80006d6:	72bb      	strb	r3, [r7, #10]
 80006d8:	239a      	movs	r3, #154	@ 0x9a
 80006da:	72fb      	strb	r3, [r7, #11]
 80006dc:	23e1      	movs	r3, #225	@ 0xe1
 80006de:	733b      	strb	r3, [r7, #12]
 80006e0:	2311      	movs	r3, #17
 80006e2:	737b      	strb	r3, [r7, #13]
 80006e4:	2301      	movs	r3, #1
 80006e6:	73bb      	strb	r3, [r7, #14]
 80006e8:	2300      	movs	r3, #0
 80006ea:	73fb      	strb	r3, [r7, #15]
 80006ec:	2300      	movs	r3, #0
 80006ee:	743b      	strb	r3, [r7, #16]
 80006f0:	2300      	movs	r3, #0
 80006f2:	747b      	strb	r3, [r7, #17]
 80006f4:	2300      	movs	r3, #0
 80006f6:	74bb      	strb	r3, [r7, #18]
 80006f8:	2300      	movs	r3, #0
 80006fa:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80006fc:	4b4f      	ldr	r3, [pc, #316]	@ (800083c <Add_HWServW2ST_Service+0x198>)
 80006fe:	461c      	mov	r4, r3
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000704:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_service(UUID_TYPE_128, &service_uuid, PRIMARY_SERVICE,
 8000708:	7dbb      	ldrb	r3, [r7, #22]
 800070a:	4a4d      	ldr	r2, [pc, #308]	@ (8000840 <Add_HWServW2ST_Service+0x19c>)
 800070c:	9200      	str	r2, [sp, #0]
 800070e:	2201      	movs	r2, #1
 8000710:	494a      	ldr	r1, [pc, #296]	@ (800083c <Add_HWServW2ST_Service+0x198>)
 8000712:	2002      	movs	r0, #2
 8000714:	f00d faa7 	bl	800dc66 <aci_gatt_add_service>
 8000718:	4603      	mov	r3, r0
 800071a:	757b      	strb	r3, [r7, #21]
                             max_attribute_records, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800071c:	7d7b      	ldrb	r3, [r7, #21]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <Add_HWServW2ST_Service+0x82>
    return BLE_STATUS_ERROR;
 8000722:	2347      	movs	r3, #71	@ 0x47
 8000724:	e085      	b.n	8000832 <Add_HWServW2ST_Service+0x18e>

  /* Fill the Resistive BLE Characteristc */
  COPY_RES_W2ST_CHAR_UUID(uuid);
 8000726:	231b      	movs	r3, #27
 8000728:	713b      	strb	r3, [r7, #4]
 800072a:	23c5      	movs	r3, #197	@ 0xc5
 800072c:	717b      	strb	r3, [r7, #5]
 800072e:	23d5      	movs	r3, #213	@ 0xd5
 8000730:	71bb      	strb	r3, [r7, #6]
 8000732:	23a5      	movs	r3, #165	@ 0xa5
 8000734:	71fb      	strb	r3, [r7, #7]
 8000736:	2302      	movs	r3, #2
 8000738:	723b      	strb	r3, [r7, #8]
 800073a:	2300      	movs	r3, #0
 800073c:	727b      	strb	r3, [r7, #9]
 800073e:	2336      	movs	r3, #54	@ 0x36
 8000740:	72bb      	strb	r3, [r7, #10]
 8000742:	23ac      	movs	r3, #172	@ 0xac
 8000744:	72fb      	strb	r3, [r7, #11]
 8000746:	23e1      	movs	r3, #225	@ 0xe1
 8000748:	733b      	strb	r3, [r7, #12]
 800074a:	2311      	movs	r3, #17
 800074c:	737b      	strb	r3, [r7, #13]
 800074e:	2301      	movs	r3, #1
 8000750:	73bb      	strb	r3, [r7, #14]
 8000752:	2300      	movs	r3, #0
 8000754:	73fb      	strb	r3, [r7, #15]
 8000756:	2300      	movs	r3, #0
 8000758:	743b      	strb	r3, [r7, #16]
 800075a:	2300      	movs	r3, #0
 800075c:	747b      	strb	r3, [r7, #17]
 800075e:	2300      	movs	r3, #0
 8000760:	74bb      	strb	r3, [r7, #18]
 8000762:	2300      	movs	r3, #0
 8000764:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/ /*Check these parameters for sending 15 resistive values*/
 8000766:	7cbb      	ldrb	r3, [r7, #18]
 8000768:	f043 0304 	orr.w	r3, r3, #4
 800076c:	b2db      	uxtb	r3, r3
 800076e:	74bb      	strb	r3, [r7, #18]
  //uuid[14] |= 0x10; /* Pressure value*/	//Possibly remove this line
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000770:	4b34      	ldr	r3, [pc, #208]	@ (8000844 <Add_HWServW2ST_Service+0x1a0>)
 8000772:	461c      	mov	r4, r3
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000778:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //Char_Value_Length set to 2 time bytes + 2bytes*15channels resistive values (each byte is 8 bits)
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 800077c:	4b30      	ldr	r3, [pc, #192]	@ (8000840 <Add_HWServW2ST_Service+0x19c>)
 800077e:	8818      	ldrh	r0, [r3, #0]
 8000780:	4b31      	ldr	r3, [pc, #196]	@ (8000848 <Add_HWServW2ST_Service+0x1a4>)
 8000782:	9305      	str	r3, [sp, #20]
 8000784:	2300      	movs	r3, #0
 8000786:	9304      	str	r3, [sp, #16]
 8000788:	2310      	movs	r3, #16
 800078a:	9303      	str	r3, [sp, #12]
 800078c:	2304      	movs	r3, #4
 800078e:	9302      	str	r3, [sp, #8]
 8000790:	2300      	movs	r3, #0
 8000792:	9301      	str	r3, [sp, #4]
 8000794:	2312      	movs	r3, #18
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	2320      	movs	r3, #32
 800079a:	4a2a      	ldr	r2, [pc, #168]	@ (8000844 <Add_HWServW2ST_Service+0x1a0>)
 800079c:	2102      	movs	r1, #2
 800079e:	f00d fb38 	bl	800de12 <aci_gatt_add_char>
 80007a2:	4603      	mov	r3, r0
 80007a4:	757b      	strb	r3, [r7, #21]
                           2+2*15,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &ResCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80007a6:	7d7b      	ldrb	r3, [r7, #21]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <Add_HWServW2ST_Service+0x10c>
    return BLE_STATUS_ERROR;
 80007ac:	2347      	movs	r3, #71	@ 0x47
 80007ae:	e040      	b.n	8000832 <Add_HWServW2ST_Service+0x18e>

  /* Fill the Capacitive BLE Characteristc */
  COPY_CAP_W2ST_CHAR_UUID(uuid);
 80007b0:	231b      	movs	r3, #27
 80007b2:	713b      	strb	r3, [r7, #4]
 80007b4:	23c5      	movs	r3, #197	@ 0xc5
 80007b6:	717b      	strb	r3, [r7, #5]
 80007b8:	23d5      	movs	r3, #213	@ 0xd5
 80007ba:	71bb      	strb	r3, [r7, #6]
 80007bc:	23a5      	movs	r3, #165	@ 0xa5
 80007be:	71fb      	strb	r3, [r7, #7]
 80007c0:	2302      	movs	r3, #2
 80007c2:	723b      	strb	r3, [r7, #8]
 80007c4:	2300      	movs	r3, #0
 80007c6:	727b      	strb	r3, [r7, #9]
 80007c8:	2336      	movs	r3, #54	@ 0x36
 80007ca:	72bb      	strb	r3, [r7, #10]
 80007cc:	23ac      	movs	r3, #172	@ 0xac
 80007ce:	72fb      	strb	r3, [r7, #11]
 80007d0:	23e1      	movs	r3, #225	@ 0xe1
 80007d2:	733b      	strb	r3, [r7, #12]
 80007d4:	2311      	movs	r3, #17
 80007d6:	737b      	strb	r3, [r7, #13]
 80007d8:	2301      	movs	r3, #1
 80007da:	73bb      	strb	r3, [r7, #14]
 80007dc:	2300      	movs	r3, #0
 80007de:	73fb      	strb	r3, [r7, #15]
 80007e0:	2300      	movs	r3, #0
 80007e2:	743b      	strb	r3, [r7, #16]
 80007e4:	2300      	movs	r3, #0
 80007e6:	747b      	strb	r3, [r7, #17]
 80007e8:	23e0      	movs	r3, #224	@ 0xe0
 80007ea:	74bb      	strb	r3, [r7, #18]
 80007ec:	2300      	movs	r3, #0
 80007ee:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80007f0:	4b14      	ldr	r3, [pc, #80]	@ (8000844 <Add_HWServW2ST_Service+0x1a0>)
 80007f2:	461c      	mov	r4, r3
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  //Char_Value_Length set to 2 time bytes + 4bytes*15channels capacitive values (each byte is 8 bits)
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, &char_uuid,
 80007fc:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <Add_HWServW2ST_Service+0x19c>)
 80007fe:	8818      	ldrh	r0, [r3, #0]
 8000800:	4b12      	ldr	r3, [pc, #72]	@ (800084c <Add_HWServW2ST_Service+0x1a8>)
 8000802:	9305      	str	r3, [sp, #20]
 8000804:	2300      	movs	r3, #0
 8000806:	9304      	str	r3, [sp, #16]
 8000808:	2310      	movs	r3, #16
 800080a:	9303      	str	r3, [sp, #12]
 800080c:	2304      	movs	r3, #4
 800080e:	9302      	str	r3, [sp, #8]
 8000810:	2300      	movs	r3, #0
 8000812:	9301      	str	r3, [sp, #4]
 8000814:	2312      	movs	r3, #18
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	233e      	movs	r3, #62	@ 0x3e
 800081a:	4a0a      	ldr	r2, [pc, #40]	@ (8000844 <Add_HWServW2ST_Service+0x1a0>)
 800081c:	2102      	movs	r1, #2
 800081e:	f00d faf8 	bl	800de12 <aci_gatt_add_char>
 8000822:	4603      	mov	r3, r0
 8000824:	757b      	strb	r3, [r7, #21]
                           2+4*15,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &CapCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000826:	7d7b      	ldrb	r3, [r7, #21]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <Add_HWServW2ST_Service+0x18c>
    return BLE_STATUS_ERROR;
 800082c:	2347      	movs	r3, #71	@ 0x47
 800082e:	e000      	b.n	8000832 <Add_HWServW2ST_Service+0x18e>

  return BLE_STATUS_SUCCESS;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	371c      	adds	r7, #28
 8000836:	46bd      	mov	sp, r7
 8000838:	bd90      	pop	{r4, r7, pc}
 800083a:	bf00      	nop
 800083c:	20000390 	.word	0x20000390
 8000840:	2000038a 	.word	0x2000038a
 8000844:	200003a0 	.word	0x200003a0
 8000848:	2000038c 	.word	0x2000038c
 800084c:	2000038e 	.word	0x2000038e

08000850 <Res_Update>:
 * @brief  Update Resistive characteristic value
 * @param  uint16_t Array of 15 Resistive readings
 * @retval tBleStatus Status
 */
tBleStatus Res_Update(uint16_t resistive[])
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08e      	sub	sp, #56	@ 0x38
 8000854:	af02      	add	r7, sp, #8
 8000856:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+2*15];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8000858:	f002 f88a 	bl	8002970 <HAL_GetTick>
 800085c:	4603      	mov	r3, r0
 800085e:	08db      	lsrs	r3, r3, #3
 8000860:	b2db      	uxtb	r3, r3
 8000862:	733b      	strb	r3, [r7, #12]
 8000864:	f002 f884 	bl	8002970 <HAL_GetTick>
 8000868:	4603      	mov	r3, r0
 800086a:	0adb      	lsrs	r3, r3, #11
 800086c:	b2db      	uxtb	r3, r3
 800086e:	737b      	strb	r3, [r7, #13]
  uint8_t i = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  for(i=0; i < 15;i++)
 8000876:	2300      	movs	r3, #0
 8000878:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800087c:	e026      	b.n	80008cc <Res_Update+0x7c>
  {
	  HOST_TO_LE_16(buff + 2*(i+1), resistive[i]);
 800087e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	4413      	add	r3, r2
 8000888:	881a      	ldrh	r2, [r3, #0]
 800088a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800088e:	3301      	adds	r3, #1
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	4619      	mov	r1, r3
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	440b      	add	r3, r1
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	701a      	strb	r2, [r3, #0]
 800089e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	4413      	add	r3, r2
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	0a1b      	lsrs	r3, r3, #8
 80008ac:	b299      	uxth	r1, r3
 80008ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008b2:	3301      	adds	r3, #1
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	3301      	adds	r3, #1
 80008b8:	f107 020c 	add.w	r2, r7, #12
 80008bc:	4413      	add	r3, r2
 80008be:	b2ca      	uxtb	r2, r1
 80008c0:	701a      	strb	r2, [r3, #0]
  for(i=0; i < 15;i++)
 80008c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008c6:	3301      	adds	r3, #1
 80008c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80008cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008d0:	2b0e      	cmp	r3, #14
 80008d2:	d9d4      	bls.n	800087e <Res_Update+0x2e>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, ResCharHandle,
 80008d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <Res_Update+0xb8>)
 80008d6:	8818      	ldrh	r0, [r3, #0]
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <Res_Update+0xbc>)
 80008da:	8819      	ldrh	r1, [r3, #0]
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2320      	movs	r3, #32
 80008e4:	2200      	movs	r2, #0
 80008e6:	f00d fb9c 	bl	800e022 <aci_gatt_update_char_value>
 80008ea:	4603      	mov	r3, r0
 80008ec:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                                   0, 2+2*15, buff);

  if (ret != BLE_STATUS_SUCCESS){
 80008f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <Res_Update+0xac>
    PRINT_DBG("Error while updating RES characteristic: 0x%04X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 80008f8:	2347      	movs	r3, #71	@ 0x47
 80008fa:	e000      	b.n	80008fe <Res_Update+0xae>
  }

  return BLE_STATUS_SUCCESS;
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3730      	adds	r7, #48	@ 0x30
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	2000038a 	.word	0x2000038a
 800090c:	2000038c 	.word	0x2000038c

08000910 <Cap_Update>:
 * @brief  Update Capacitive characteristic value
 * @param  uint32_t Array of 15 Capacitive readings
 * @retval tBleStatus Status
 */
tBleStatus Cap_Update(uint32_t capacitive[])
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b094      	sub	sp, #80	@ 0x50
 8000914:	af02      	add	r7, sp, #8
 8000916:	6078      	str	r0, [r7, #4]
  uint8_t buff[2+4*15];
  tBleStatus ret;
  uint8_t i = 0;
 8000918:	2300      	movs	r3, #0
 800091a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 800091e:	f002 f827 	bl	8002970 <HAL_GetTick>
 8000922:	4603      	mov	r3, r0
 8000924:	08db      	lsrs	r3, r3, #3
 8000926:	b2db      	uxtb	r3, r3
 8000928:	723b      	strb	r3, [r7, #8]
 800092a:	f002 f821 	bl	8002970 <HAL_GetTick>
 800092e:	4603      	mov	r3, r0
 8000930:	0adb      	lsrs	r3, r3, #11
 8000932:	b2db      	uxtb	r3, r3
 8000934:	727b      	strb	r3, [r7, #9]

  for(i=0; i < 15;i++)
 8000936:	2300      	movs	r3, #0
 8000938:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800093c:	e043      	b.n	80009c6 <Cap_Update+0xb6>
  {
	  HOST_TO_LE_32(buff + 2 + 4*i, capacitive[i]);
 800093e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	687a      	ldr	r2, [r7, #4]
 8000946:	4413      	add	r3, r2
 8000948:	6819      	ldr	r1, [r3, #0]
 800094a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	3302      	adds	r3, #2
 8000952:	f107 0208 	add.w	r2, r7, #8
 8000956:	4413      	add	r3, r2
 8000958:	b2ca      	uxtb	r2, r1
 800095a:	701a      	strb	r2, [r3, #0]
 800095c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	4413      	add	r3, r2
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	0a19      	lsrs	r1, r3, #8
 800096a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	3303      	adds	r3, #3
 8000972:	f107 0208 	add.w	r2, r7, #8
 8000976:	4413      	add	r3, r2
 8000978:	b2ca      	uxtb	r2, r1
 800097a:	701a      	strb	r2, [r3, #0]
 800097c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	4413      	add	r3, r2
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	0c19      	lsrs	r1, r3, #16
 800098a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	3304      	adds	r3, #4
 8000992:	f107 0208 	add.w	r2, r7, #8
 8000996:	4413      	add	r3, r2
 8000998:	b2ca      	uxtb	r2, r1
 800099a:	701a      	strb	r2, [r3, #0]
 800099c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	0e19      	lsrs	r1, r3, #24
 80009aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	3305      	adds	r3, #5
 80009b2:	f107 0208 	add.w	r2, r7, #8
 80009b6:	4413      	add	r3, r2
 80009b8:	b2ca      	uxtb	r2, r1
 80009ba:	701a      	strb	r2, [r3, #0]
  for(i=0; i < 15;i++)
 80009bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009c0:	3301      	adds	r3, #1
 80009c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80009c6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009ca:	2b0e      	cmp	r3, #14
 80009cc:	d9b7      	bls.n	800093e <Cap_Update+0x2e>
  }

  ret = aci_gatt_update_char_value(HWServW2STHandle, CapCharHandle,
 80009ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <Cap_Update+0xf0>)
 80009d0:	8818      	ldrh	r0, [r3, #0]
 80009d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <Cap_Update+0xf4>)
 80009d4:	8819      	ldrh	r1, [r3, #0]
 80009d6:	f107 0308 	add.w	r3, r7, #8
 80009da:	9300      	str	r3, [sp, #0]
 80009dc:	233e      	movs	r3, #62	@ 0x3e
 80009de:	2200      	movs	r2, #0
 80009e0:	f00d fb1f 	bl	800e022 <aci_gatt_update_char_value>
 80009e4:	4603      	mov	r3, r0
 80009e6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
				   0, 2+4*15, buff);
  if (ret != BLE_STATUS_SUCCESS){
 80009ea:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <Cap_Update+0xe6>
    PRINT_DBG("Error while updating CAP characteristic: 0x%02X\r\n",ret) ;
    return BLE_STATUS_ERROR ;
 80009f2:	2347      	movs	r3, #71	@ 0x47
 80009f4:	e000      	b.n	80009f8 <Cap_Update+0xe8>
  }

  return BLE_STATUS_SUCCESS;
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3748      	adds	r7, #72	@ 0x48
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	2000038a 	.word	0x2000038a
 8000a04:	2000038e 	.word	0x2000038e

08000a08 <Read_Request_CB>:
 *
 * @param  Handle of the characteristic to update
 * @retval None
 */
void Read_Request_CB(uint16_t handle)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	80fb      	strh	r3, [r7, #6]
  tBleStatus ret;

  if(handle == CapCharHandle + 1)
 8000a12:	88fa      	ldrh	r2, [r7, #6]
 8000a14:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <Read_Request_CB+0x54>)
 8000a16:	881b      	ldrh	r3, [r3, #0]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d103      	bne.n	8000a26 <Read_Request_CB+0x1e>
  {
    Cap_Update(CapMeasurements);
 8000a1e:	4810      	ldr	r0, [pc, #64]	@ (8000a60 <Read_Request_CB+0x58>)
 8000a20:	f7ff ff76 	bl	8000910 <Cap_Update>
 8000a24:	e008      	b.n	8000a38 <Read_Request_CB+0x30>
  }
  else if (handle == ResCharHandle + 1)
 8000a26:	88fa      	ldrh	r2, [r7, #6]
 8000a28:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <Read_Request_CB+0x5c>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d102      	bne.n	8000a38 <Read_Request_CB+0x30>
  {
    Res_Update(ResMeasurements);
 8000a32:	480d      	ldr	r0, [pc, #52]	@ (8000a68 <Read_Request_CB+0x60>)
 8000a34:	f7ff ff0c 	bl	8000850 <Res_Update>
  }

  if(connection_handle !=0)
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <Read_Request_CB+0x64>)
 8000a3a:	881b      	ldrh	r3, [r3, #0]
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d007      	beq.n	8000a52 <Read_Request_CB+0x4a>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8000a42:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <Read_Request_CB+0x64>)
 8000a44:	881b      	ldrh	r3, [r3, #0]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f00d fb9c 	bl	800e186 <aci_gatt_allow_read>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	73fb      	strb	r3, [r7, #15]
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINT_DBG("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 8000a52:	bf00      	nop
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	2000038e 	.word	0x2000038e
 8000a60:	200003d8 	.word	0x200003d8
 8000a64:	2000038c 	.word	0x2000038c
 8000a68:	200003b8 	.word	0x200003b8
 8000a6c:	200003b2 	.word	0x200003b2

08000a70 <Attribute_Modified_Request_CB>:
 * @param  uint8_t  *att_data attribute data
 * @param  uint8_t  data_length length of the data
 * @retval None
 */
void Attribute_Modified_Request_CB(uint16_t Connection_Handle, uint16_t attr_handle, uint16_t Offset, uint8_t data_length, uint8_t *att_data)
{
 8000a70:	b490      	push	{r4, r7}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4604      	mov	r4, r0
 8000a78:	4608      	mov	r0, r1
 8000a7a:	4611      	mov	r1, r2
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4623      	mov	r3, r4
 8000a80:	80fb      	strh	r3, [r7, #6]
 8000a82:	4603      	mov	r3, r0
 8000a84:	80bb      	strh	r3, [r7, #4]
 8000a86:	460b      	mov	r3, r1
 8000a88:	807b      	strh	r3, [r7, #2]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	707b      	strb	r3, [r7, #1]
  if(attr_handle == ResCharHandle + 2) {
 8000a8e:	88ba      	ldrh	r2, [r7, #4]
 8000a90:	4b17      	ldr	r3, [pc, #92]	@ (8000af0 <Attribute_Modified_Request_CB+0x80>)
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	3302      	adds	r3, #2
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d10f      	bne.n	8000aba <Attribute_Modified_Request_CB+0x4a>
    if (att_data[0] == 1) {
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d103      	bne.n	8000aaa <Attribute_Modified_Request_CB+0x3a>
      send_res = TRUE;
 8000aa2:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <Attribute_Modified_Request_CB+0x84>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	701a      	strb	r2, [r3, #0]
      send_cap = TRUE;
    } else if (att_data[0] == 0){
      send_cap = FALSE;
    }
  }
}
 8000aa8:	e01c      	b.n	8000ae4 <Attribute_Modified_Request_CB+0x74>
    } else if (att_data[0] == 0){
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d118      	bne.n	8000ae4 <Attribute_Modified_Request_CB+0x74>
      send_res = FALSE;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <Attribute_Modified_Request_CB+0x84>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
}
 8000ab8:	e014      	b.n	8000ae4 <Attribute_Modified_Request_CB+0x74>
  else if (attr_handle == CapCharHandle +2) {
 8000aba:	88ba      	ldrh	r2, [r7, #4]
 8000abc:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <Attribute_Modified_Request_CB+0x88>)
 8000abe:	881b      	ldrh	r3, [r3, #0]
 8000ac0:	3302      	adds	r3, #2
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	d10e      	bne.n	8000ae4 <Attribute_Modified_Request_CB+0x74>
    if (att_data[0] == 1) {
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d103      	bne.n	8000ad6 <Attribute_Modified_Request_CB+0x66>
      send_cap = TRUE;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	@ (8000afc <Attribute_Modified_Request_CB+0x8c>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	701a      	strb	r2, [r3, #0]
}
 8000ad4:	e006      	b.n	8000ae4 <Attribute_Modified_Request_CB+0x74>
    } else if (att_data[0] == 0){
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d102      	bne.n	8000ae4 <Attribute_Modified_Request_CB+0x74>
      send_cap = FALSE;
 8000ade:	4b07      	ldr	r3, [pc, #28]	@ (8000afc <Attribute_Modified_Request_CB+0x8c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc90      	pop	{r4, r7}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	2000038c 	.word	0x2000038c
 8000af4:	200003b0 	.word	0x200003b0
 8000af8:	2000038e 	.word	0x2000038e
 8000afc:	200003b1 	.word	0x200003b1

08000b00 <Set_DeviceConnectable>:
 * @note   Puts the device in connectable mode
 * @param  None
 * @retval None
 */
void Set_DeviceConnectable(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b092      	sub	sp, #72	@ 0x48
 8000b04:	af08      	add	r7, sp, #32
  uint8_t ret;
  uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8000b06:	4a36      	ldr	r2, [pc, #216]	@ (8000be0 <Set_DeviceConnectable+0xe0>)
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b10:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8000b14:	2302      	movs	r3, #2
 8000b16:	703b      	strb	r3, [r7, #0]
 8000b18:	230a      	movs	r3, #10
 8000b1a:	707b      	strb	r3, [r7, #1]
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	70bb      	strb	r3, [r7, #2]
 8000b20:	2308      	movs	r3, #8
 8000b22:	70fb      	strb	r3, [r7, #3]
 8000b24:	2309      	movs	r3, #9
 8000b26:	713b      	strb	r3, [r7, #4]
 8000b28:	2342      	movs	r3, #66	@ 0x42
 8000b2a:	717b      	strb	r3, [r7, #5]
 8000b2c:	236c      	movs	r3, #108	@ 0x6c
 8000b2e:	71bb      	strb	r3, [r7, #6]
 8000b30:	2375      	movs	r3, #117	@ 0x75
 8000b32:	71fb      	strb	r3, [r7, #7]
 8000b34:	2365      	movs	r3, #101	@ 0x65
 8000b36:	723b      	strb	r3, [r7, #8]
 8000b38:	234e      	movs	r3, #78	@ 0x4e
 8000b3a:	727b      	strb	r3, [r7, #9]
 8000b3c:	2352      	movs	r3, #82	@ 0x52
 8000b3e:	72bb      	strb	r3, [r7, #10]
 8000b40:	2347      	movs	r3, #71	@ 0x47
 8000b42:	72fb      	strb	r3, [r7, #11]
 8000b44:	230d      	movs	r3, #13
 8000b46:	733b      	strb	r3, [r7, #12]
 8000b48:	23ff      	movs	r3, #255	@ 0xff
 8000b4a:	737b      	strb	r3, [r7, #13]
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	73bb      	strb	r3, [r7, #14]
 8000b50:	2380      	movs	r3, #128	@ 0x80
 8000b52:	73fb      	strb	r3, [r7, #15]
 8000b54:	2300      	movs	r3, #0
 8000b56:	743b      	strb	r3, [r7, #16]
 8000b58:	23f4      	movs	r3, #244	@ 0xf4
 8000b5a:	747b      	strb	r3, [r7, #17]
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	74bb      	strb	r3, [r7, #18]
 8000b60:	2300      	movs	r3, #0
 8000b62:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8000b64:	4b1f      	ldr	r3, [pc, #124]	@ (8000be4 <Set_DeviceConnectable+0xe4>)
 8000b66:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8000b68:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <Set_DeviceConnectable+0xe4>)
 8000b6c:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8000b6e:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <Set_DeviceConnectable+0xe4>)
 8000b72:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8000b74:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8000b76:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <Set_DeviceConnectable+0xe4>)
 8000b78:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8000b7a:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 8000b7c:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <Set_DeviceConnectable+0xe4>)
 8000b7e:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8000b80:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8000b82:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <Set_DeviceConnectable+0xe4>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8000b86:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8000b88:	7cbb      	ldrb	r3, [r7, #18]
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_response_data(0,NULL);
 8000b92:	2100      	movs	r1, #0
 8000b94:	2000      	movs	r0, #0
 8000b96:	f00c fb75 	bl	800d284 <hci_le_set_scan_response_data>

  PRINT_DBG("Set General Discoverable Mode.\r\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	9306      	str	r3, [sp, #24]
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	9305      	str	r3, [sp, #20]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	9304      	str	r3, [sp, #16]
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	9303      	str	r3, [sp, #12]
 8000baa:	f107 031c 	add.w	r3, r7, #28
 8000bae:	9302      	str	r3, [sp, #8]
 8000bb0:	2308      	movs	r3, #8
 8000bb2:	9301      	str	r3, [sp, #4]
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bbe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	f00c fbd7 	bl	800d376 <aci_gap_set_discoverable>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                 ADV_INTERV_MIN, ADV_INTERV_MAX,
                                 PUBLIC_ADDR,
                                 NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8000bce:	463b      	mov	r3, r7
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	201a      	movs	r0, #26
 8000bd4:	f00c ff79 	bl	800daca <aci_gap_update_adv_data>
    PRINT_DBG("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else {
    PRINT_DBG("aci_gap_set_discoverable() --> SUCCESS\r\n");
  }
}
 8000bd8:	bf00      	nop
 8000bda:	3728      	adds	r7, #40	@ 0x28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	0800efe4 	.word	0x0800efe4
 8000be4:	20000384 	.word	0x20000384

08000be8 <APP_UserEvtRx>:
 *         parsed
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void APP_UserEvtRx(void *pData)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type == HCI_EVENT_PKT)
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b04      	cmp	r3, #4
 8000bfa:	d163      	bne.n	8000cc4 <APP_UserEvtRx+0xdc>
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	617b      	str	r3, [r7, #20]

    if(event_pckt->evt == EVT_LE_META_EVENT)
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b3e      	cmp	r3, #62	@ 0x3e
 8000c08:	d11e      	bne.n	8000c48 <APP_UserEvtRx+0x60>
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	3302      	adds	r3, #2
 8000c0e:	60fb      	str	r3, [r7, #12]

      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]
 8000c14:	e014      	b.n	8000c40 <APP_UserEvtRx+0x58>
      {
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4a2b      	ldr	r2, [pc, #172]	@ (8000ccc <APP_UserEvtRx+0xe4>)
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8000c24:	4299      	cmp	r1, r3
 8000c26:	d108      	bne.n	8000c3a <APP_UserEvtRx+0x52>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
 8000c28:	4a28      	ldr	r2, [pc, #160]	@ (8000ccc <APP_UserEvtRx+0xe4>)
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	4413      	add	r3, r2
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	68fa      	ldr	r2, [r7, #12]
 8000c34:	3201      	adds	r2, #1
 8000c36:	4610      	mov	r0, r2
 8000c38:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	61fb      	str	r3, [r7, #28]
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	2b09      	cmp	r3, #9
 8000c44:	d9e7      	bls.n	8000c16 <APP_UserEvtRx+0x2e>
          hci_events_table[i].process((void *)event_pckt->data);
        }
      }
    }
  }
}
 8000c46:	e03d      	b.n	8000cc4 <APP_UserEvtRx+0xdc>
    else if(event_pckt->evt == EVT_VENDOR)
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2bff      	cmp	r3, #255	@ 0xff
 8000c4e:	d11e      	bne.n	8000c8e <APP_UserEvtRx+0xa6>
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	3302      	adds	r3, #2
 8000c54:	613b      	str	r3, [r7, #16]
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
 8000c5a:	e014      	b.n	8000c86 <APP_UserEvtRx+0x9e>
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	491b      	ldr	r1, [pc, #108]	@ (8000cd0 <APP_UserEvtRx+0xe8>)
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d108      	bne.n	8000c80 <APP_UserEvtRx+0x98>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8000c6e:	4a18      	ldr	r2, [pc, #96]	@ (8000cd0 <APP_UserEvtRx+0xe8>)
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	00db      	lsls	r3, r3, #3
 8000c74:	4413      	add	r3, r2
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	3202      	adds	r2, #2
 8000c7c:	4610      	mov	r0, r2
 8000c7e:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	3301      	adds	r3, #1
 8000c84:	61fb      	str	r3, [r7, #28]
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c8a:	d9e7      	bls.n	8000c5c <APP_UserEvtRx+0x74>
}
 8000c8c:	e01a      	b.n	8000cc4 <APP_UserEvtRx+0xdc>
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61fb      	str	r3, [r7, #28]
 8000c92:	e014      	b.n	8000cbe <APP_UserEvtRx+0xd6>
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000cd4 <APP_UserEvtRx+0xec>)
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d108      	bne.n	8000cb8 <APP_UserEvtRx+0xd0>
          hci_events_table[i].process((void *)event_pckt->data);
 8000ca6:	4a0b      	ldr	r2, [pc, #44]	@ (8000cd4 <APP_UserEvtRx+0xec>)
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	00db      	lsls	r3, r3, #3
 8000cac:	4413      	add	r3, r2
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	697a      	ldr	r2, [r7, #20]
 8000cb2:	3202      	adds	r2, #2
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	61fb      	str	r3, [r7, #28]
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	2b06      	cmp	r3, #6
 8000cc2:	d9e7      	bls.n	8000c94 <APP_UserEvtRx+0xac>
}
 8000cc4:	bf00      	nop
 8000cc6:	3720      	adds	r7, #32
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	0800f0f4 	.word	0x0800f0f4
 8000cd0:	0800f144 	.word	0x0800f144
 8000cd4:	0800f0bc 	.word	0x0800f0bc

08000cd8 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000cdc:	2011      	movs	r0, #17
 8000cde:	f004 fb27 	bl	8005330 <HAL_NVIC_EnableIRQ>
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000cea:	2011      	movs	r0, #17
 8000cec:	f004 fb2e 	bl	800534c <HAL_NVIC_DisableIRQ>
}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <HCI_TL_SPI_Init+0x90>)
 8000cfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d02:	4a20      	ldr	r2, [pc, #128]	@ (8000d84 <HCI_TL_SPI_Init+0x90>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <HCI_TL_SPI_Init+0x90>)
 8000d0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000d1a:	2340      	movs	r3, #64	@ 0x40
 8000d1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <HCI_TL_SPI_Init+0x94>)
 8000d20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000d26:	f107 030c 	add.w	r3, r7, #12
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4817      	ldr	r0, [pc, #92]	@ (8000d8c <HCI_TL_SPI_Init+0x98>)
 8000d2e:	f006 fa2d 	bl	800718c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000d32:	2380      	movs	r3, #128	@ 0x80
 8000d34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000d42:	f107 030c 	add.w	r3, r7, #12
 8000d46:	4619      	mov	r1, r3
 8000d48:	4810      	ldr	r0, [pc, #64]	@ (8000d8c <HCI_TL_SPI_Init+0x98>)
 8000d4a:	f006 fa1f 	bl	800718c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000d4e:	2304      	movs	r3, #4
 8000d50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	2301      	movs	r3, #1
 8000d54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000d5e:	f107 030c 	add.w	r3, r7, #12
 8000d62:	4619      	mov	r1, r3
 8000d64:	480a      	ldr	r0, [pc, #40]	@ (8000d90 <HCI_TL_SPI_Init+0x9c>)
 8000d66:	f006 fa11 	bl	800718c <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4808      	ldr	r0, [pc, #32]	@ (8000d90 <HCI_TL_SPI_Init+0x9c>)
 8000d70:	f006 fce2 	bl	8007738 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000d74:	f000 f994 	bl	80010a0 <BSP_SPI1_Init>
 8000d78:	4603      	mov	r3, r0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3720      	adds	r7, #32
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	46020c00 	.word	0x46020c00
 8000d88:	10110000 	.word	0x10110000
 8000d8c:	42020400 	.word	0x42020400
 8000d90:	42020c00 	.word	0x42020c00

08000d94 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000d98:	2140      	movs	r1, #64	@ 0x40
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <HCI_TL_SPI_DeInit+0x24>)
 8000d9c:	f006 fbd6 	bl	800754c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000da0:	2104      	movs	r1, #4
 8000da2:	4806      	ldr	r0, [pc, #24]	@ (8000dbc <HCI_TL_SPI_DeInit+0x28>)
 8000da4:	f006 fbd2 	bl	800754c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000da8:	2180      	movs	r1, #128	@ 0x80
 8000daa:	4803      	ldr	r0, [pc, #12]	@ (8000db8 <HCI_TL_SPI_DeInit+0x24>)
 8000dac:	f006 fbce 	bl	800754c <HAL_GPIO_DeInit>
  return 0;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	42020400 	.word	0x42020400
 8000dbc:	42020c00 	.word	0x42020c00

08000dc0 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	2104      	movs	r1, #4
 8000dc8:	480a      	ldr	r0, [pc, #40]	@ (8000df4 <HCI_TL_SPI_Reset+0x34>)
 8000dca:	f006 fcb5 	bl	8007738 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2180      	movs	r1, #128	@ 0x80
 8000dd2:	4809      	ldr	r0, [pc, #36]	@ (8000df8 <HCI_TL_SPI_Reset+0x38>)
 8000dd4:	f006 fcb0 	bl	8007738 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000dd8:	2005      	movs	r0, #5
 8000dda:	f001 fdd5 	bl	8002988 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	2180      	movs	r1, #128	@ 0x80
 8000de2:	4805      	ldr	r0, [pc, #20]	@ (8000df8 <HCI_TL_SPI_Reset+0x38>)
 8000de4:	f006 fca8 	bl	8007738 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000de8:	2005      	movs	r0, #5
 8000dea:	f001 fdcd 	bl	8002988 <HAL_Delay>
  return 0;
 8000dee:	2300      	movs	r3, #0
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	42020c00 	.word	0x42020c00
 8000df8:	42020400 	.word	0x42020400

08000dfc <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000e10:	230b      	movs	r3, #11
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	2300      	movs	r3, #0
 8000e16:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 8000e18:	f7ff ff65 	bl	8000ce6 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2104      	movs	r1, #4
 8000e20:	482b      	ldr	r0, [pc, #172]	@ (8000ed0 <HCI_TL_SPI_Receive+0xd4>)
 8000e22:	f006 fc89 	bl	8007738 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000e26:	f107 0108 	add.w	r1, r7, #8
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	2205      	movs	r2, #5
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 f965 	bl	8001100 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8000e36:	7b3b      	ldrb	r3, [r7, #12]
 8000e38:	b21b      	sxth	r3, r3
 8000e3a:	021b      	lsls	r3, r3, #8
 8000e3c:	b21a      	sxth	r2, r3
 8000e3e:	7afb      	ldrb	r3, [r7, #11]
 8000e40:	b21b      	sxth	r3, r3
 8000e42:	4313      	orrs	r3, r2
 8000e44:	b21b      	sxth	r3, r3
 8000e46:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 8000e48:	8bfb      	ldrh	r3, [r7, #30]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d01e      	beq.n	8000e8c <HCI_TL_SPI_Receive+0x90>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000e4e:	8bfa      	ldrh	r2, [r7, #30]
 8000e50:	887b      	ldrh	r3, [r7, #2]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d901      	bls.n	8000e5a <HCI_TL_SPI_Receive+0x5e>
    {
      byte_count = size;
 8000e56:	887b      	ldrh	r3, [r7, #2]
 8000e58:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	777b      	strb	r3, [r7, #29]
 8000e5e:	e010      	b.n	8000e82 <HCI_TL_SPI_Receive+0x86>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8000e60:	f107 0116 	add.w	r1, r7, #22
 8000e64:	f107 0317 	add.w	r3, r7, #23
 8000e68:	2201      	movs	r2, #1
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f948 	bl	8001100 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8000e70:	7f7b      	ldrb	r3, [r7, #29]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	7dba      	ldrb	r2, [r7, #22]
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8000e7c:	7f7b      	ldrb	r3, [r7, #29]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	777b      	strb	r3, [r7, #29]
 8000e82:	7f7b      	ldrb	r3, [r7, #29]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	8bfa      	ldrh	r2, [r7, #30]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d8e9      	bhi.n	8000e60 <HCI_TL_SPI_Receive+0x64>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8000e8c:	f001 fd70 	bl	8002970 <HAL_GetTick>
 8000e90:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000e92:	e006      	b.n	8000ea2 <HCI_TL_SPI_Receive+0xa6>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8000e94:	2140      	movs	r1, #64	@ 0x40
 8000e96:	480f      	ldr	r0, [pc, #60]	@ (8000ed4 <HCI_TL_SPI_Receive+0xd8>)
 8000e98:	f006 fc36 	bl	8007708 <HAL_GPIO_ReadPin>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d008      	beq.n	8000eb4 <HCI_TL_SPI_Receive+0xb8>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000ea2:	f001 fd65 	bl	8002970 <HAL_GetTick>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000eb0:	d3f0      	bcc.n	8000e94 <HCI_TL_SPI_Receive+0x98>
 8000eb2:	e000      	b.n	8000eb6 <HCI_TL_SPI_Receive+0xba>
      break;
 8000eb4:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000eb6:	f7ff ff0f 	bl	8000cd8 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	2104      	movs	r1, #4
 8000ebe:	4804      	ldr	r0, [pc, #16]	@ (8000ed0 <HCI_TL_SPI_Receive+0xd4>)
 8000ec0:	f006 fc3a 	bl	8007738 <HAL_GPIO_WritePin>

  return len;
 8000ec4:	7f7b      	ldrb	r3, [r7, #29]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3720      	adds	r7, #32
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	42020c00 	.word	0x42020c00
 8000ed4:	42020400 	.word	0x42020400

08000ed8 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	@ 0x28
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000ee4:	230a      	movs	r3, #10
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	2300      	movs	r3, #0
 8000eea:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8000eec:	f001 fd40 	bl	8002970 <HAL_GetTick>
 8000ef0:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 8000ef2:	f7ff fef8 	bl	8000ce6 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 8000ef6:	f001 fd3b 	bl	8002970 <HAL_GetTick>
 8000efa:	61f8      	str	r0, [r7, #28]

    result = 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2104      	movs	r1, #4
 8000f04:	4835      	ldr	r0, [pc, #212]	@ (8000fdc <HCI_TL_SPI_Send+0x104>)
 8000f06:	f006 fc17 	bl	8007738 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8000f0a:	e00a      	b.n	8000f22 <HCI_TL_SPI_Send+0x4a>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8000f0c:	f001 fd30 	bl	8002970 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b64      	cmp	r3, #100	@ 0x64
 8000f18:	d903      	bls.n	8000f22 <HCI_TL_SPI_Send+0x4a>
      {
        result = -3;
 8000f1a:	f06f 0302 	mvn.w	r3, #2
 8000f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8000f20:	e004      	b.n	8000f2c <HCI_TL_SPI_Send+0x54>
    while(!IsDataAvailable())
 8000f22:	f000 f861 	bl	8000fe8 <IsDataAvailable>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0ef      	beq.n	8000f0c <HCI_TL_SPI_Send+0x34>
      }
    }
    if(result == -3)
 8000f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2e:	f113 0f03 	cmn.w	r3, #3
 8000f32:	d105      	bne.n	8000f40 <HCI_TL_SPI_Send+0x68>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000f34:	2201      	movs	r2, #1
 8000f36:	2104      	movs	r1, #4
 8000f38:	4828      	ldr	r0, [pc, #160]	@ (8000fdc <HCI_TL_SPI_Send+0x104>)
 8000f3a:	f006 fbfd 	bl	8007738 <HAL_GPIO_WritePin>
      break;
 8000f3e:	e031      	b.n	8000fa4 <HCI_TL_SPI_Send+0xcc>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000f40:	f107 010c 	add.w	r1, r7, #12
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	2205      	movs	r2, #5
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 f8d8 	bl	8001100 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000f50:	7bbb      	ldrb	r3, [r7, #14]
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	021b      	lsls	r3, r3, #8
 8000f56:	b21a      	sxth	r2, r3
 8000f58:	7b7b      	ldrb	r3, [r7, #13]
 8000f5a:	b21b      	sxth	r3, r3
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	b21b      	sxth	r3, r3
 8000f60:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 8000f62:	8b7a      	ldrh	r2, [r7, #26]
 8000f64:	887b      	ldrh	r3, [r7, #2]
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d306      	bcc.n	8000f78 <HCI_TL_SPI_Send+0xa0>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000f6a:	887b      	ldrh	r3, [r7, #2]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	491c      	ldr	r1, [pc, #112]	@ (8000fe0 <HCI_TL_SPI_Send+0x108>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f000 f8c5 	bl	8001100 <BSP_SPI1_SendRecv>
 8000f76:	e002      	b.n	8000f7e <HCI_TL_SPI_Send+0xa6>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8000f78:	f06f 0301 	mvn.w	r3, #1
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2104      	movs	r1, #4
 8000f82:	4816      	ldr	r0, [pc, #88]	@ (8000fdc <HCI_TL_SPI_Send+0x104>)
 8000f84:	f006 fbd8 	bl	8007738 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000f88:	f001 fcf2 	bl	8002970 <HAL_GetTick>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	6a3b      	ldr	r3, [r7, #32]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	2b64      	cmp	r3, #100	@ 0x64
 8000f94:	d903      	bls.n	8000f9e <HCI_TL_SPI_Send+0xc6>
    {
      result = -3;
 8000f96:	f06f 0302 	mvn.w	r3, #2
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8000f9c:	e002      	b.n	8000fa4 <HCI_TL_SPI_Send+0xcc>
    }
  } while(result < 0);
 8000f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	dba8      	blt.n	8000ef6 <HCI_TL_SPI_Send+0x1e>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 8000fa4:	f001 fce4 	bl	8002970 <HAL_GetTick>
 8000fa8:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000faa:	e006      	b.n	8000fba <HCI_TL_SPI_Send+0xe2>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8000fac:	2140      	movs	r1, #64	@ 0x40
 8000fae:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <HCI_TL_SPI_Send+0x10c>)
 8000fb0:	f006 fbaa 	bl	8007708 <HAL_GPIO_ReadPin>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d008      	beq.n	8000fcc <HCI_TL_SPI_Send+0xf4>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000fba:	f001 fcd9 	bl	8002970 <HAL_GetTick>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	6a3b      	ldr	r3, [r7, #32]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fc8:	d3f0      	bcc.n	8000fac <HCI_TL_SPI_Send+0xd4>
 8000fca:	e000      	b.n	8000fce <HCI_TL_SPI_Send+0xf6>
      break;
 8000fcc:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000fce:	f7ff fe83 	bl	8000cd8 <HCI_TL_SPI_Enable_IRQ>

  return result;
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3728      	adds	r7, #40	@ 0x28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	42020c00 	.word	0x42020c00
 8000fe0:	20000420 	.word	0x20000420
 8000fe4:	42020400 	.word	0x42020400

08000fe8 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000fec:	2140      	movs	r1, #64	@ 0x40
 8000fee:	4805      	ldr	r0, [pc, #20]	@ (8001004 <IsDataAvailable+0x1c>)
 8000ff0:	f006 fb8a 	bl	8007708 <HAL_GPIO_ReadPin>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	bf0c      	ite	eq
 8000ffa:	2301      	moveq	r3, #1
 8000ffc:	2300      	movne	r3, #0
 8000ffe:	b2db      	uxtb	r3, r3
}
 8001000:	4618      	mov	r0, r3
 8001002:	bd80      	pop	{r7, pc}
 8001004:	42020400 	.word	0x42020400

08001008 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800100e:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <hci_tl_lowlevel_init+0x50>)
 8001010:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <hci_tl_lowlevel_init+0x54>)
 8001014:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001016:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <hci_tl_lowlevel_init+0x58>)
 8001018:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 800101a:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <hci_tl_lowlevel_init+0x5c>)
 800101c:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800101e:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <hci_tl_lowlevel_init+0x60>)
 8001020:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001022:	4b12      	ldr	r3, [pc, #72]	@ (800106c <hci_tl_lowlevel_init+0x64>)
 8001024:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	4618      	mov	r0, r3
 800102a:	f00d fb6b 	bl	800e704 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 800102e:	4910      	ldr	r1, [pc, #64]	@ (8001070 <hci_tl_lowlevel_init+0x68>)
 8001030:	4810      	ldr	r0, [pc, #64]	@ (8001074 <hci_tl_lowlevel_init+0x6c>)
 8001032:	f005 fcff 	bl	8006a34 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001036:	4a10      	ldr	r2, [pc, #64]	@ (8001078 <hci_tl_lowlevel_init+0x70>)
 8001038:	2100      	movs	r1, #0
 800103a:	480e      	ldr	r0, [pc, #56]	@ (8001074 <hci_tl_lowlevel_init+0x6c>)
 800103c:	f005 fcce 	bl	80069dc <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	2011      	movs	r0, #17
 8001046:	f004 f959 	bl	80052fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 800104a:	2011      	movs	r0, #17
 800104c:	f004 f970 	bl	8005330 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001050:	bf00      	nop
 8001052:	3720      	adds	r7, #32
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	08000cf5 	.word	0x08000cf5
 800105c:	08000d95 	.word	0x08000d95
 8001060:	08000ed9 	.word	0x08000ed9
 8001064:	08000dfd 	.word	0x08000dfd
 8001068:	08000dc1 	.word	0x08000dc1
 800106c:	08001141 	.word	0x08001141
 8001070:	06000006 	.word	0x06000006
 8001074:	20000414 	.word	0x20000414
 8001078:	0800107d 	.word	0x0800107d

0800107c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001080:	e005      	b.n	800108e <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001082:	2000      	movs	r0, #0
 8001084:	f00d fca2 	bl	800e9cc <hci_notify_asynch_evt>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d105      	bne.n	800109a <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800108e:	f7ff ffab 	bl	8000fe8 <IsDataAvailable>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1f4      	bne.n	8001082 <hci_tl_lowlevel_isr+0x6>
 8001098:	e000      	b.n	800109c <hci_tl_lowlevel_isr+0x20>
    {
      return;
 800109a:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 80010aa:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <BSP_SPI1_Init+0x54>)
 80010ac:	4a12      	ldr	r2, [pc, #72]	@ (80010f8 <BSP_SPI1_Init+0x58>)
 80010ae:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80010b0:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <BSP_SPI1_Init+0x5c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	4911      	ldr	r1, [pc, #68]	@ (80010fc <BSP_SPI1_Init+0x5c>)
 80010b8:	600a      	str	r2, [r1, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d114      	bne.n	80010e8 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80010be:	480d      	ldr	r0, [pc, #52]	@ (80010f4 <BSP_SPI1_Init+0x54>)
 80010c0:	f00a f90e 	bl	800b2e0 <HAL_SPI_GetState>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d10e      	bne.n	80010e8 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80010ca:	480a      	ldr	r0, [pc, #40]	@ (80010f4 <BSP_SPI1_Init+0x54>)
 80010cc:	f000 f8b4 	bl	8001238 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d108      	bne.n	80010e8 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80010d6:	4807      	ldr	r0, [pc, #28]	@ (80010f4 <BSP_SPI1_Init+0x54>)
 80010d8:	f000 f83a 	bl	8001150 <MX_SPI1_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d002      	beq.n	80010e8 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80010e2:	f06f 0307 	mvn.w	r3, #7
 80010e6:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80010e8:	687b      	ldr	r3, [r7, #4]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000520 	.word	0x20000520
 80010f8:	40013000 	.word	0x40013000
 80010fc:	200005b0 	.word	0x200005b0

08001100 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af02      	add	r7, sp, #8
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	4613      	mov	r3, r2
 800110c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001118:	9200      	str	r2, [sp, #0]
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	68f9      	ldr	r1, [r7, #12]
 800111e:	4807      	ldr	r0, [pc, #28]	@ (800113c <BSP_SPI1_SendRecv+0x3c>)
 8001120:	f009 fb78 	bl	800a814 <HAL_SPI_TransmitReceive>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d002      	beq.n	8001130 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800112a:	f06f 0305 	mvn.w	r3, #5
 800112e:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8001130:	697b      	ldr	r3, [r7, #20]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000520 	.word	0x20000520

08001140 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001144:	f001 fc14 	bl	8002970 <HAL_GetTick>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001158:	2300      	movs	r3, #0
 800115a:	75fb      	strb	r3, [r7, #23]
  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800115c:	f107 0308 	add.w	r3, r7, #8
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]

  hspi->Instance = SPI1;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a32      	ldr	r2, [pc, #200]	@ (8001234 <MX_SPI1_Init+0xe4>)
 800116c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001174:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2207      	movs	r2, #7
 8001180:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800118e:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001196:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800119e:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 0x7;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2207      	movs	r2, #7
 80011b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi->Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi->Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2200      	movs	r2, #0
 80011f2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f008 fd01 	bl	8009bfc <HAL_SPI_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_SPI1_Init+0xb4>
  {
    ret = HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	75fb      	strb	r3, [r7, #23]
  }

  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001208:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800120c:	60fb      	str	r3, [r7, #12]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800120e:	2300      	movs	r3, #0
 8001210:	613b      	str	r3, [r7, #16]
  if (HAL_SPIEx_SetConfigAutonomousMode(hspi, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	4619      	mov	r1, r3
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f00a f972 	bl	800b502 <HAL_SPIEx_SetConfigAutonomousMode>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_SPI1_Init+0xd8>
  {
    ret = HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8001228:	7dfb      	ldrb	r3, [r7, #23]
}
 800122a:	4618      	mov	r0, r3
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40013000 	.word	0x40013000

08001238 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b0ba      	sub	sp, #232	@ 0xe8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	22c0      	movs	r2, #192	@ 0xc0
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f00d fe81 	bl	800ef50 <memset>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800124e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_HSI;
 800125a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800125e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001262:	f107 0310 	add.w	r3, r7, #16
 8001266:	4618      	mov	r0, r3
 8001268:	f007 fdf4 	bl	8008e54 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800126c:	4b34      	ldr	r3, [pc, #208]	@ (8001340 <SPI1_MspInit+0x108>)
 800126e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001272:	4a33      	ldr	r2, [pc, #204]	@ (8001340 <SPI1_MspInit+0x108>)
 8001274:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001278:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800127c:	4b30      	ldr	r3, [pc, #192]	@ (8001340 <SPI1_MspInit+0x108>)
 800127e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001282:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128a:	4b2d      	ldr	r3, [pc, #180]	@ (8001340 <SPI1_MspInit+0x108>)
 800128c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001290:	4a2b      	ldr	r2, [pc, #172]	@ (8001340 <SPI1_MspInit+0x108>)
 8001292:	f043 0302 	orr.w	r3, r3, #2
 8001296:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800129a:	4b29      	ldr	r3, [pc, #164]	@ (8001340 <SPI1_MspInit+0x108>)
 800129c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80012a8:	2308      	movs	r3, #8
 80012aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80012c0:	2305      	movs	r3, #5
 80012c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80012c6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012ca:	4619      	mov	r1, r3
 80012cc:	481d      	ldr	r0, [pc, #116]	@ (8001344 <SPI1_MspInit+0x10c>)
 80012ce:	f005 ff5d 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 80012d2:	2310      	movs	r3, #16
 80012d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d8:	2302      	movs	r3, #2
 80012da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80012ea:	2305      	movs	r3, #5
 80012ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80012f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012f4:	4619      	mov	r1, r3
 80012f6:	4813      	ldr	r0, [pc, #76]	@ (8001344 <SPI1_MspInit+0x10c>)
 80012f8:	f005 ff48 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80012fc:	2320      	movs	r3, #32
 80012fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001314:	2305      	movs	r3, #5
 8001316:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800131a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800131e:	4619      	mov	r1, r3
 8001320:	4808      	ldr	r0, [pc, #32]	@ (8001344 <SPI1_MspInit+0x10c>)
 8001322:	f005 ff33 	bl	800718c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2100      	movs	r1, #0
 800132a:	203b      	movs	r0, #59	@ 0x3b
 800132c:	f003 ffe6 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001330:	203b      	movs	r0, #59	@ 0x3b
 8001332:	f003 fffd 	bl	8005330 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001336:	bf00      	nop
 8001338:	37e8      	adds	r7, #232	@ 0xe8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	46020c00 	.word	0x46020c00
 8001344:	42020400 	.word	0x42020400

08001348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134c:	f001 fa56 	bl	80027fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001350:	f000 f97e 	bl	8001650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001354:	f000 fc9a 	bl	8001c8c <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001358:	f000 fbd4 	bl	8001b04 <MX_GPDMA1_Init>
  MX_FDCAN1_Init();
 800135c:	f000 fb8c 	bl	8001a78 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8001360:	f000 f9d8 	bl	8001714 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001364:	f000 fb2e 	bl	80019c4 <MX_DAC1_Init>
  MX_SPI2_Init();
 8001368:	f000 fbf8 	bl	8001b5c <MX_SPI2_Init>
  MX_ICACHE_Init();
 800136c:	f000 fbea 	bl	8001b44 <MX_ICACHE_Init>
  MX_TIM17_Init();
 8001370:	f000 fc64 	bl	8001c3c <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOC, LED_Ind_Pin, GPIO_PIN_SET);
 8001374:	2201      	movs	r2, #1
 8001376:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800137a:	48a3      	ldr	r0, [pc, #652]	@ (8001608 <main+0x2c0>)
 800137c:	f006 f9dc 	bl	8007738 <HAL_GPIO_WritePin>

  	  /*Peripheral initialization*/
  P_Charger_Init();
 8001380:	f000 fdcc 	bl	8001f1c <P_Charger_Init>
  CAN_Transceiver_Init();
 8001384:	f000 fdea 	bl	8001f5c <CAN_Transceiver_Init>
  MX_BlueNRG_2_Init(TxPower);
 8001388:	2007      	movs	r0, #7
 800138a:	f7fe ff75 	bl	8000278 <MX_BlueNRG_2_Init>

  //Test and Startup of PCAP04 ICs
  #if((Measure_Select == CAP_ONLY) || (Measure_Select == RES_CAP))
	PCAP1_OK = PCAP_Init(1, ON);
 800138e:	2101      	movs	r1, #1
 8001390:	2001      	movs	r0, #1
 8001392:	f000 fdef 	bl	8001f74 <PCAP_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	4b9c      	ldr	r3, [pc, #624]	@ (800160c <main+0x2c4>)
 800139c:	701a      	strb	r2, [r3, #0]
	PCAP2_OK = PCAP_Init(2, ON);
 800139e:	2101      	movs	r1, #1
 80013a0:	2002      	movs	r0, #2
 80013a2:	f000 fde7 	bl	8001f74 <PCAP_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b99      	ldr	r3, [pc, #612]	@ (8001610 <main+0x2c8>)
 80013ac:	701a      	strb	r2, [r3, #0]
	PCAP3_OK = PCAP_Init(3, ON);
 80013ae:	2101      	movs	r1, #1
 80013b0:	2003      	movs	r0, #3
 80013b2:	f000 fddf 	bl	8001f74 <PCAP_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b96      	ldr	r3, [pc, #600]	@ (8001614 <main+0x2cc>)
 80013bc:	701a      	strb	r2, [r3, #0]
	PCAP2_OK = PCAP_Init(2, OFF);
	PCAP3_OK = PCAP_Init(3, OFF);
  #endif

  	  /*DAC Initialization and setup*/
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80013be:	2100      	movs	r1, #0
 80013c0:	4895      	ldr	r0, [pc, #596]	@ (8001618 <main+0x2d0>)
 80013c2:	f004 f8a7 	bl	8005514 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80013c6:	2110      	movs	r1, #16
 80013c8:	4893      	ldr	r0, [pc, #588]	@ (8001618 <main+0x2d0>)
 80013ca:	f004 f8a3 	bl	8005514 <HAL_DAC_Start>

  //DAC output value calculation. Mapping 0 - 3.3V to 0 - 2^12 bits
  DAC_Value1 = (Voff1*10/33)*4095;
 80013ce:	4b93      	ldr	r3, [pc, #588]	@ (800161c <main+0x2d4>)
 80013d0:	227c      	movs	r2, #124	@ 0x7c
 80013d2:	801a      	strh	r2, [r3, #0]
  DAC_Value2 = (Voff2*10/33)*4095;
 80013d4:	4b92      	ldr	r3, [pc, #584]	@ (8001620 <main+0x2d8>)
 80013d6:	227c      	movs	r2, #124	@ 0x7c
 80013d8:	801a      	strh	r2, [r3, #0]

  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_Value1);
 80013da:	4b90      	ldr	r3, [pc, #576]	@ (800161c <main+0x2d4>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	488d      	ldr	r0, [pc, #564]	@ (8001618 <main+0x2d0>)
 80013e4:	f004 f902 	bl	80055ec <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, DAC_Value2);
 80013e8:	4b8d      	ldr	r3, [pc, #564]	@ (8001620 <main+0x2d8>)
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	2200      	movs	r2, #0
 80013ee:	2110      	movs	r1, #16
 80013f0:	4889      	ldr	r0, [pc, #548]	@ (8001618 <main+0x2d0>)
 80013f2:	f004 f8fb 	bl	80055ec <HAL_DAC_SetValue>

  	  /*ADC Initialization, calibration and setup*/
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 80013f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013fa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80013fe:	4889      	ldr	r0, [pc, #548]	@ (8001624 <main+0x2dc>)
 8001400:	f003 fd22 	bl	8004e48 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Values, 15);
 8001404:	220f      	movs	r2, #15
 8001406:	4988      	ldr	r1, [pc, #544]	@ (8001628 <main+0x2e0>)
 8001408:	4886      	ldr	r0, [pc, #536]	@ (8001624 <main+0x2dc>)
 800140a:	f002 f92b 	bl	8003664 <HAL_ADC_Start_DMA>

  HAL_GPIO_WritePin(GPIOC, LED_Ind_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001414:	487c      	ldr	r0, [pc, #496]	@ (8001608 <main+0x2c0>)
 8001416:	f006 f98f 	bl	8007738 <HAL_GPIO_WritePin>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	#if ((Measure_Select == CAP_ONLY) || (Measure_Select == RES_CAP))
		if(INTN_1_State == 1)
 800141a:	4b84      	ldr	r3, [pc, #528]	@ (800162c <main+0x2e4>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d12d      	bne.n	800147e <main+0x136>
		{
			C_Values[0] = Read_Dword_Lite(1, 0x40, 0x04);
 8001422:	2204      	movs	r2, #4
 8001424:	2140      	movs	r1, #64	@ 0x40
 8001426:	2001      	movs	r0, #1
 8001428:	f00d fd56 	bl	800eed8 <Read_Dword_Lite>
 800142c:	4603      	mov	r3, r0
 800142e:	4a80      	ldr	r2, [pc, #512]	@ (8001630 <main+0x2e8>)
 8001430:	6013      	str	r3, [r2, #0]
			C_Values[1] = Read_Dword_Lite(1, 0x40, 0x08);
 8001432:	2208      	movs	r2, #8
 8001434:	2140      	movs	r1, #64	@ 0x40
 8001436:	2001      	movs	r0, #1
 8001438:	f00d fd4e 	bl	800eed8 <Read_Dword_Lite>
 800143c:	4603      	mov	r3, r0
 800143e:	4a7c      	ldr	r2, [pc, #496]	@ (8001630 <main+0x2e8>)
 8001440:	6053      	str	r3, [r2, #4]
			C_Values[2] = Read_Dword_Lite(1, 0x40, 0x0C);
 8001442:	220c      	movs	r2, #12
 8001444:	2140      	movs	r1, #64	@ 0x40
 8001446:	2001      	movs	r0, #1
 8001448:	f00d fd46 	bl	800eed8 <Read_Dword_Lite>
 800144c:	4603      	mov	r3, r0
 800144e:	4a78      	ldr	r2, [pc, #480]	@ (8001630 <main+0x2e8>)
 8001450:	6093      	str	r3, [r2, #8]
			C_Values[3] = Read_Dword_Lite(1, 0x40, 0x10);
 8001452:	2210      	movs	r2, #16
 8001454:	2140      	movs	r1, #64	@ 0x40
 8001456:	2001      	movs	r0, #1
 8001458:	f00d fd3e 	bl	800eed8 <Read_Dword_Lite>
 800145c:	4603      	mov	r3, r0
 800145e:	4a74      	ldr	r2, [pc, #464]	@ (8001630 <main+0x2e8>)
 8001460:	60d3      	str	r3, [r2, #12]
			C_Values[4] = Read_Dword_Lite(1, 0x40, 0x14);
 8001462:	2214      	movs	r2, #20
 8001464:	2140      	movs	r1, #64	@ 0x40
 8001466:	2001      	movs	r0, #1
 8001468:	f00d fd36 	bl	800eed8 <Read_Dword_Lite>
 800146c:	4603      	mov	r3, r0
 800146e:	4a70      	ldr	r2, [pc, #448]	@ (8001630 <main+0x2e8>)
 8001470:	6113      	str	r3, [r2, #16]
			INTN_1_State = 0;
 8001472:	4b6e      	ldr	r3, [pc, #440]	@ (800162c <main+0x2e4>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
			CAP1_Updated = 1;
 8001478:	4b6e      	ldr	r3, [pc, #440]	@ (8001634 <main+0x2ec>)
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
		}
		if(INTN_2_State == 1)
 800147e:	4b6e      	ldr	r3, [pc, #440]	@ (8001638 <main+0x2f0>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d12d      	bne.n	80014e2 <main+0x19a>
		{
			C_Values[5] = Read_Dword_Lite(2, 0x40, 0x04);
 8001486:	2204      	movs	r2, #4
 8001488:	2140      	movs	r1, #64	@ 0x40
 800148a:	2002      	movs	r0, #2
 800148c:	f00d fd24 	bl	800eed8 <Read_Dword_Lite>
 8001490:	4603      	mov	r3, r0
 8001492:	4a67      	ldr	r2, [pc, #412]	@ (8001630 <main+0x2e8>)
 8001494:	6153      	str	r3, [r2, #20]
			C_Values[6] = Read_Dword_Lite(2, 0x40, 0x08);
 8001496:	2208      	movs	r2, #8
 8001498:	2140      	movs	r1, #64	@ 0x40
 800149a:	2002      	movs	r0, #2
 800149c:	f00d fd1c 	bl	800eed8 <Read_Dword_Lite>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4a63      	ldr	r2, [pc, #396]	@ (8001630 <main+0x2e8>)
 80014a4:	6193      	str	r3, [r2, #24]
			C_Values[7] = Read_Dword_Lite(2, 0x40, 0x0C);
 80014a6:	220c      	movs	r2, #12
 80014a8:	2140      	movs	r1, #64	@ 0x40
 80014aa:	2002      	movs	r0, #2
 80014ac:	f00d fd14 	bl	800eed8 <Read_Dword_Lite>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4a5f      	ldr	r2, [pc, #380]	@ (8001630 <main+0x2e8>)
 80014b4:	61d3      	str	r3, [r2, #28]
			C_Values[8] = Read_Dword_Lite(2, 0x40, 0x10);
 80014b6:	2210      	movs	r2, #16
 80014b8:	2140      	movs	r1, #64	@ 0x40
 80014ba:	2002      	movs	r0, #2
 80014bc:	f00d fd0c 	bl	800eed8 <Read_Dword_Lite>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001630 <main+0x2e8>)
 80014c4:	6213      	str	r3, [r2, #32]
			C_Values[9] = Read_Dword_Lite(2, 0x40, 0x14);
 80014c6:	2214      	movs	r2, #20
 80014c8:	2140      	movs	r1, #64	@ 0x40
 80014ca:	2002      	movs	r0, #2
 80014cc:	f00d fd04 	bl	800eed8 <Read_Dword_Lite>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4a57      	ldr	r2, [pc, #348]	@ (8001630 <main+0x2e8>)
 80014d4:	6253      	str	r3, [r2, #36]	@ 0x24
			INTN_2_State = 0;
 80014d6:	4b58      	ldr	r3, [pc, #352]	@ (8001638 <main+0x2f0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
			CAP2_Updated = 1;
 80014dc:	4b57      	ldr	r3, [pc, #348]	@ (800163c <main+0x2f4>)
 80014de:	2201      	movs	r2, #1
 80014e0:	701a      	strb	r2, [r3, #0]
		}
		if(INTN_3_State == 1)
 80014e2:	4b57      	ldr	r3, [pc, #348]	@ (8001640 <main+0x2f8>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d12d      	bne.n	8001546 <main+0x1fe>
		{
			C_Values[10] = Read_Dword_Lite(3, 0x40, 0x04);
 80014ea:	2204      	movs	r2, #4
 80014ec:	2140      	movs	r1, #64	@ 0x40
 80014ee:	2003      	movs	r0, #3
 80014f0:	f00d fcf2 	bl	800eed8 <Read_Dword_Lite>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4a4e      	ldr	r2, [pc, #312]	@ (8001630 <main+0x2e8>)
 80014f8:	6293      	str	r3, [r2, #40]	@ 0x28
			C_Values[11] = Read_Dword_Lite(3, 0x40, 0x08);
 80014fa:	2208      	movs	r2, #8
 80014fc:	2140      	movs	r1, #64	@ 0x40
 80014fe:	2003      	movs	r0, #3
 8001500:	f00d fcea 	bl	800eed8 <Read_Dword_Lite>
 8001504:	4603      	mov	r3, r0
 8001506:	4a4a      	ldr	r2, [pc, #296]	@ (8001630 <main+0x2e8>)
 8001508:	62d3      	str	r3, [r2, #44]	@ 0x2c
			C_Values[12] = Read_Dword_Lite(3, 0x40, 0x0C);
 800150a:	220c      	movs	r2, #12
 800150c:	2140      	movs	r1, #64	@ 0x40
 800150e:	2003      	movs	r0, #3
 8001510:	f00d fce2 	bl	800eed8 <Read_Dword_Lite>
 8001514:	4603      	mov	r3, r0
 8001516:	4a46      	ldr	r2, [pc, #280]	@ (8001630 <main+0x2e8>)
 8001518:	6313      	str	r3, [r2, #48]	@ 0x30
			C_Values[13] = Read_Dword_Lite(3, 0x40, 0x10);
 800151a:	2210      	movs	r2, #16
 800151c:	2140      	movs	r1, #64	@ 0x40
 800151e:	2003      	movs	r0, #3
 8001520:	f00d fcda 	bl	800eed8 <Read_Dword_Lite>
 8001524:	4603      	mov	r3, r0
 8001526:	4a42      	ldr	r2, [pc, #264]	@ (8001630 <main+0x2e8>)
 8001528:	6353      	str	r3, [r2, #52]	@ 0x34
			C_Values[14] = Read_Dword_Lite(3, 0x40, 0x14);
 800152a:	2214      	movs	r2, #20
 800152c:	2140      	movs	r1, #64	@ 0x40
 800152e:	2003      	movs	r0, #3
 8001530:	f00d fcd2 	bl	800eed8 <Read_Dword_Lite>
 8001534:	4603      	mov	r3, r0
 8001536:	4a3e      	ldr	r2, [pc, #248]	@ (8001630 <main+0x2e8>)
 8001538:	6393      	str	r3, [r2, #56]	@ 0x38
			INTN_3_State = 0;
 800153a:	4b41      	ldr	r3, [pc, #260]	@ (8001640 <main+0x2f8>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
			CAP3_Updated = 1;
 8001540:	4b40      	ldr	r3, [pc, #256]	@ (8001644 <main+0x2fc>)
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
		}
	#endif

	#if Measure_Select != NONE
		if(ADC_eoc_Flag && CAP1_Updated && CAP2_Updated && CAP3_Updated)
 8001546:	4b40      	ldr	r3, [pc, #256]	@ (8001648 <main+0x300>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d024      	beq.n	8001598 <main+0x250>
 800154e:	4b39      	ldr	r3, [pc, #228]	@ (8001634 <main+0x2ec>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d020      	beq.n	8001598 <main+0x250>
 8001556:	4b39      	ldr	r3, [pc, #228]	@ (800163c <main+0x2f4>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d01c      	beq.n	8001598 <main+0x250>
 800155e:	4b39      	ldr	r3, [pc, #228]	@ (8001644 <main+0x2fc>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d018      	beq.n	8001598 <main+0x250>
		{
			MX_BlueNRG_2_UpdateData(R_Values, C_Values, Measure_Select);
 8001566:	2200      	movs	r2, #0
 8001568:	4931      	ldr	r1, [pc, #196]	@ (8001630 <main+0x2e8>)
 800156a:	4838      	ldr	r0, [pc, #224]	@ (800164c <main+0x304>)
 800156c:	f7fe fe9e 	bl	80002ac <MX_BlueNRG_2_UpdateData>
			ADC_eoc_Flag = 0;
 8001570:	4b35      	ldr	r3, [pc, #212]	@ (8001648 <main+0x300>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
			CAP1_Updated = CAP2_Updated = CAP3_Updated = 0;
 8001576:	4b33      	ldr	r3, [pc, #204]	@ (8001644 <main+0x2fc>)
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
 800157c:	4b31      	ldr	r3, [pc, #196]	@ (8001644 <main+0x2fc>)
 800157e:	781a      	ldrb	r2, [r3, #0]
 8001580:	4b2e      	ldr	r3, [pc, #184]	@ (800163c <main+0x2f4>)
 8001582:	701a      	strb	r2, [r3, #0]
 8001584:	4b2d      	ldr	r3, [pc, #180]	@ (800163c <main+0x2f4>)
 8001586:	781a      	ldrb	r2, [r3, #0]
 8001588:	4b2a      	ldr	r3, [pc, #168]	@ (8001634 <main+0x2ec>)
 800158a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOC, LED_Ind_Pin);
 800158c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001590:	481d      	ldr	r0, [pc, #116]	@ (8001608 <main+0x2c0>)
 8001592:	f006 f8e9 	bl	8007768 <HAL_GPIO_TogglePin>
 8001596:	e035      	b.n	8001604 <main+0x2bc>
		}else if (ADC_eoc_Flag && (Measure_Select != CAP_ONLY))
 8001598:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <main+0x300>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d00d      	beq.n	80015bc <main+0x274>
		{
			MX_BlueNRG_2_UpdateData(R_Values, C_Values, RES_ONLY);
 80015a0:	2201      	movs	r2, #1
 80015a2:	4923      	ldr	r1, [pc, #140]	@ (8001630 <main+0x2e8>)
 80015a4:	4829      	ldr	r0, [pc, #164]	@ (800164c <main+0x304>)
 80015a6:	f7fe fe81 	bl	80002ac <MX_BlueNRG_2_UpdateData>
			ADC_eoc_Flag = 0;
 80015aa:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <main+0x300>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOC, LED_Ind_Pin);
 80015b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015b4:	4814      	ldr	r0, [pc, #80]	@ (8001608 <main+0x2c0>)
 80015b6:	f006 f8d7 	bl	8007768 <HAL_GPIO_TogglePin>
 80015ba:	e72e      	b.n	800141a <main+0xd2>
		}else if(CAP1_Updated && CAP2_Updated && CAP3_Updated && (Measure_Select != RES_ONLY))
 80015bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001634 <main+0x2ec>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	f43f af2a 	beq.w	800141a <main+0xd2>
 80015c6:	4b1d      	ldr	r3, [pc, #116]	@ (800163c <main+0x2f4>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f43f af25 	beq.w	800141a <main+0xd2>
 80015d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001644 <main+0x2fc>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	f43f af20 	beq.w	800141a <main+0xd2>
		{
			MX_BlueNRG_2_UpdateData(R_Values, C_Values, CAP_ONLY);
 80015da:	2202      	movs	r2, #2
 80015dc:	4914      	ldr	r1, [pc, #80]	@ (8001630 <main+0x2e8>)
 80015de:	481b      	ldr	r0, [pc, #108]	@ (800164c <main+0x304>)
 80015e0:	f7fe fe64 	bl	80002ac <MX_BlueNRG_2_UpdateData>
			CAP1_Updated = CAP2_Updated = CAP3_Updated = 0;
 80015e4:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <main+0x2fc>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
 80015ea:	4b16      	ldr	r3, [pc, #88]	@ (8001644 <main+0x2fc>)
 80015ec:	781a      	ldrb	r2, [r3, #0]
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <main+0x2f4>)
 80015f0:	701a      	strb	r2, [r3, #0]
 80015f2:	4b12      	ldr	r3, [pc, #72]	@ (800163c <main+0x2f4>)
 80015f4:	781a      	ldrb	r2, [r3, #0]
 80015f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001634 <main+0x2ec>)
 80015f8:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOC, LED_Ind_Pin);
 80015fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015fe:	4802      	ldr	r0, [pc, #8]	@ (8001608 <main+0x2c0>)
 8001600:	f006 f8b2 	bl	8007768 <HAL_GPIO_TogglePin>
		if(INTN_1_State == 1)
 8001604:	e709      	b.n	800141a <main+0xd2>
 8001606:	bf00      	nop
 8001608:	42020800 	.word	0x42020800
 800160c:	200008ab 	.word	0x200008ab
 8001610:	200008ac 	.word	0x200008ac
 8001614:	200008ad 	.word	0x200008ad
 8001618:	200006b8 	.word	0x200006b8
 800161c:	2000080c 	.word	0x2000080c
 8001620:	2000080e 	.word	0x2000080e
 8001624:	200005b4 	.word	0x200005b4
 8001628:	20000810 	.word	0x20000810
 800162c:	20000001 	.word	0x20000001
 8001630:	2000086c 	.word	0x2000086c
 8001634:	200008a8 	.word	0x200008a8
 8001638:	20000002 	.word	0x20000002
 800163c:	200008a9 	.word	0x200008a9
 8001640:	20000003 	.word	0x20000003
 8001644:	200008aa 	.word	0x200008aa
 8001648:	2000086a 	.word	0x2000086a
 800164c:	2000084c 	.word	0x2000084c

08001650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b09e      	sub	sp, #120	@ 0x78
 8001654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001656:	f107 0318 	add.w	r3, r7, #24
 800165a:	2260      	movs	r2, #96	@ 0x60
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f00d fc76 	bl	800ef50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001664:	463b      	mov	r3, r7
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]
 8001672:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001674:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001678:	f006 f8dc 	bl	8007834 <HAL_PWREx_ControlVoltageScaling>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001682:	f000 fd33 	bl	80020ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001686:	230b      	movs	r3, #11
 8001688:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800168a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800168e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001690:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001696:	2310      	movs	r3, #16
 8001698:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800169a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800169e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a4:	2302      	movs	r3, #2
 80016a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016a8:	2303      	movs	r3, #3
 80016aa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 80016b0:	2303      	movs	r3, #3
 80016b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 32;
 80016b4:	2320      	movs	r3, #32
 80016b6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80016b8:	2302      	movs	r3, #2
 80016ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80016bc:	2302      	movs	r3, #2
 80016be:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016c0:	2302      	movs	r3, #2
 80016c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016cc:	f107 0318 	add.w	r3, r7, #24
 80016d0:	4618      	mov	r0, r3
 80016d2:	f006 f94b 	bl	800796c <HAL_RCC_OscConfig>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80016dc:	f000 fd06 	bl	80020ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e0:	231f      	movs	r3, #31
 80016e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e4:	2303      	movs	r3, #3
 80016e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016f0:	2300      	movs	r3, #0
 80016f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016f8:	463b      	mov	r3, r7
 80016fa:	2102      	movs	r1, #2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f007 f811 	bl	8008724 <HAL_RCC_ClockConfig>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001708:	f000 fcf0 	bl	80020ec <Error_Handler>
  }
}
 800170c:	bf00      	nop
 800170e:	3778      	adds	r7, #120	@ 0x78
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800171a:	463b      	mov	r3, r7
 800171c:	2220      	movs	r2, #32
 800171e:	2100      	movs	r1, #0
 8001720:	4618      	mov	r0, r3
 8001722:	f00d fc15 	bl	800ef50 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001726:	4b96      	ldr	r3, [pc, #600]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001728:	4a96      	ldr	r2, [pc, #600]	@ (8001984 <MX_ADC1_Init+0x270>)
 800172a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800172c:	4b94      	ldr	r3, [pc, #592]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800172e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001732:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8001734:	4b92      	ldr	r3, [pc, #584]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 800173a:	4b91      	ldr	r3, [pc, #580]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800173c:	2200      	movs	r2, #0
 800173e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001740:	4b8f      	ldr	r3, [pc, #572]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001742:	2201      	movs	r2, #1
 8001744:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001746:	4b8e      	ldr	r3, [pc, #568]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001748:	2208      	movs	r2, #8
 800174a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 800174c:	4b8c      	ldr	r3, [pc, #560]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800174e:	2201      	movs	r2, #1
 8001750:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001752:	4b8b      	ldr	r3, [pc, #556]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001754:	2200      	movs	r2, #0
 8001756:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 15;
 800175a:	4b89      	ldr	r3, [pc, #548]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800175c:	220f      	movs	r2, #15
 800175e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001760:	4b87      	ldr	r3, [pc, #540]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001762:	2200      	movs	r2, #0
 8001764:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001768:	4b85      	ldr	r3, [pc, #532]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800176a:	2200      	movs	r2, #0
 800176c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800176e:	4b84      	ldr	r3, [pc, #528]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001770:	2200      	movs	r2, #0
 8001772:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001774:	4b82      	ldr	r3, [pc, #520]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001776:	2200      	movs	r2, #0
 8001778:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800177c:	4b80      	ldr	r3, [pc, #512]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800177e:	2200      	movs	r2, #0
 8001780:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001782:	4b7f      	ldr	r3, [pc, #508]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001784:	2200      	movs	r2, #0
 8001786:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001788:	4b7d      	ldr	r3, [pc, #500]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800178a:	2200      	movs	r2, #0
 800178c:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 800178e:	4b7c      	ldr	r3, [pc, #496]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001790:	2201      	movs	r2, #1
 8001792:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001794:	4b7a      	ldr	r3, [pc, #488]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800179c:	4878      	ldr	r0, [pc, #480]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800179e:	f001 fc97 	bl	80030d0 <HAL_ADC_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80017a8:	f000 fca0 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017ac:	4b76      	ldr	r3, [pc, #472]	@ (8001988 <MX_ADC1_Init+0x274>)
 80017ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017b0:	2306      	movs	r3, #6
 80017b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80017b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017bc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80017be:	2304      	movs	r3, #4
 80017c0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017c6:	463b      	mov	r3, r7
 80017c8:	4619      	mov	r1, r3
 80017ca:	486d      	ldr	r0, [pc, #436]	@ (8001980 <MX_ADC1_Init+0x26c>)
 80017cc:	f002 fac2 	bl	8003d54 <HAL_ADC_ConfigChannel>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80017d6:	f000 fc89 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80017da:	4b6c      	ldr	r3, [pc, #432]	@ (800198c <MX_ADC1_Init+0x278>)
 80017dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80017de:	230c      	movs	r3, #12
 80017e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017e2:	463b      	mov	r3, r7
 80017e4:	4619      	mov	r1, r3
 80017e6:	4866      	ldr	r0, [pc, #408]	@ (8001980 <MX_ADC1_Init+0x26c>)
 80017e8:	f002 fab4 	bl	8003d54 <HAL_ADC_ConfigChannel>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80017f2:	f000 fc7b 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80017f6:	4b66      	ldr	r3, [pc, #408]	@ (8001990 <MX_ADC1_Init+0x27c>)
 80017f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80017fa:	2312      	movs	r3, #18
 80017fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017fe:	463b      	mov	r3, r7
 8001800:	4619      	mov	r1, r3
 8001802:	485f      	ldr	r0, [pc, #380]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001804:	f002 faa6 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 800180e:	f000 fc6d 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001812:	4b60      	ldr	r3, [pc, #384]	@ (8001994 <MX_ADC1_Init+0x280>)
 8001814:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001816:	2318      	movs	r3, #24
 8001818:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800181a:	463b      	mov	r3, r7
 800181c:	4619      	mov	r1, r3
 800181e:	4858      	ldr	r0, [pc, #352]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001820:	f002 fa98 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 800182a:	f000 fc5f 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800182e:	4b5a      	ldr	r3, [pc, #360]	@ (8001998 <MX_ADC1_Init+0x284>)
 8001830:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001832:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001836:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001838:	463b      	mov	r3, r7
 800183a:	4619      	mov	r1, r3
 800183c:	4850      	ldr	r0, [pc, #320]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800183e:	f002 fa89 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001848:	f000 fc50 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800184c:	4b53      	ldr	r3, [pc, #332]	@ (800199c <MX_ADC1_Init+0x288>)
 800184e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001850:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8001854:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001856:	463b      	mov	r3, r7
 8001858:	4619      	mov	r1, r3
 800185a:	4849      	ldr	r0, [pc, #292]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800185c:	f002 fa7a 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8001866:	f000 fc41 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800186a:	4b4d      	ldr	r3, [pc, #308]	@ (80019a0 <MX_ADC1_Init+0x28c>)
 800186c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800186e:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8001872:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001874:	463b      	mov	r3, r7
 8001876:	4619      	mov	r1, r3
 8001878:	4841      	ldr	r0, [pc, #260]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800187a:	f002 fa6b 	bl	8003d54 <HAL_ADC_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_ADC1_Init+0x174>
  {
    Error_Handler();
 8001884:	f000 fc32 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001888:	4b46      	ldr	r3, [pc, #280]	@ (80019a4 <MX_ADC1_Init+0x290>)
 800188a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800188c:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8001890:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001892:	463b      	mov	r3, r7
 8001894:	4619      	mov	r1, r3
 8001896:	483a      	ldr	r0, [pc, #232]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001898:	f002 fa5c 	bl	8003d54 <HAL_ADC_ConfigChannel>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 80018a2:	f000 fc23 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80018a6:	4b40      	ldr	r3, [pc, #256]	@ (80019a8 <MX_ADC1_Init+0x294>)
 80018a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80018aa:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80018ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b0:	463b      	mov	r3, r7
 80018b2:	4619      	mov	r1, r3
 80018b4:	4832      	ldr	r0, [pc, #200]	@ (8001980 <MX_ADC1_Init+0x26c>)
 80018b6:	f002 fa4d 	bl	8003d54 <HAL_ADC_ConfigChannel>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_ADC1_Init+0x1b0>
  {
    Error_Handler();
 80018c0:	f000 fc14 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80018c4:	4b39      	ldr	r3, [pc, #228]	@ (80019ac <MX_ADC1_Init+0x298>)
 80018c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80018c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ce:	463b      	mov	r3, r7
 80018d0:	4619      	mov	r1, r3
 80018d2:	482b      	ldr	r0, [pc, #172]	@ (8001980 <MX_ADC1_Init+0x26c>)
 80018d4:	f002 fa3e 	bl	8003d54 <HAL_ADC_ConfigChannel>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_ADC1_Init+0x1ce>
  {
    Error_Handler();
 80018de:	f000 fc05 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80018e2:	4b33      	ldr	r3, [pc, #204]	@ (80019b0 <MX_ADC1_Init+0x29c>)
 80018e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80018e6:	f240 2306 	movw	r3, #518	@ 0x206
 80018ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ec:	463b      	mov	r3, r7
 80018ee:	4619      	mov	r1, r3
 80018f0:	4823      	ldr	r0, [pc, #140]	@ (8001980 <MX_ADC1_Init+0x26c>)
 80018f2:	f002 fa2f 	bl	8003d54 <HAL_ADC_ConfigChannel>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 80018fc:	f000 fbf6 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001900:	4b2c      	ldr	r3, [pc, #176]	@ (80019b4 <MX_ADC1_Init+0x2a0>)
 8001902:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 8001904:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 8001908:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800190a:	463b      	mov	r3, r7
 800190c:	4619      	mov	r1, r3
 800190e:	481c      	ldr	r0, [pc, #112]	@ (8001980 <MX_ADC1_Init+0x26c>)
 8001910:	f002 fa20 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_ADC1_Init+0x20a>
  {
    Error_Handler();
 800191a:	f000 fbe7 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <MX_ADC1_Init+0x2a4>)
 8001920:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8001922:	f240 2312 	movw	r3, #530	@ 0x212
 8001926:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001928:	463b      	mov	r3, r7
 800192a:	4619      	mov	r1, r3
 800192c:	4814      	ldr	r0, [pc, #80]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800192e:	f002 fa11 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_ADC1_Init+0x228>
  {
    Error_Handler();
 8001938:	f000 fbd8 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800193c:	4b1f      	ldr	r3, [pc, #124]	@ (80019bc <MX_ADC1_Init+0x2a8>)
 800193e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_14;
 8001940:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001944:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001946:	463b      	mov	r3, r7
 8001948:	4619      	mov	r1, r3
 800194a:	480d      	ldr	r0, [pc, #52]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800194c:	f002 fa02 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_ADC1_Init+0x246>
  {
    Error_Handler();
 8001956:	f000 fbc9 	bl	80020ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800195a:	4b19      	ldr	r3, [pc, #100]	@ (80019c0 <MX_ADC1_Init+0x2ac>)
 800195c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_15;
 800195e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001962:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001964:	463b      	mov	r3, r7
 8001966:	4619      	mov	r1, r3
 8001968:	4805      	ldr	r0, [pc, #20]	@ (8001980 <MX_ADC1_Init+0x26c>)
 800196a:	f002 f9f3 	bl	8003d54 <HAL_ADC_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_ADC1_Init+0x264>
  {
    Error_Handler();
 8001974:	f000 fbba 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001978:	bf00      	nop
 800197a:	3720      	adds	r7, #32
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200005b4 	.word	0x200005b4
 8001984:	42028000 	.word	0x42028000
 8001988:	04000002 	.word	0x04000002
 800198c:	08000004 	.word	0x08000004
 8001990:	0c000008 	.word	0x0c000008
 8001994:	10000010 	.word	0x10000010
 8001998:	14000020 	.word	0x14000020
 800199c:	18000040 	.word	0x18000040
 80019a0:	1c000080 	.word	0x1c000080
 80019a4:	20000100 	.word	0x20000100
 80019a8:	2e000800 	.word	0x2e000800
 80019ac:	32001000 	.word	0x32001000
 80019b0:	36002000 	.word	0x36002000
 80019b4:	3a004000 	.word	0x3a004000
 80019b8:	3e008000 	.word	0x3e008000
 80019bc:	42010000 	.word	0x42010000
 80019c0:	46020000 	.word	0x46020000

080019c4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08e      	sub	sp, #56	@ 0x38
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80019ca:	f107 0308 	add.w	r3, r7, #8
 80019ce:	2230      	movs	r2, #48	@ 0x30
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f00d fabc 	bl	800ef50 <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 80019d8:	2300      	movs	r3, #0
 80019da:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80019dc:	4b24      	ldr	r3, [pc, #144]	@ (8001a70 <MX_DAC1_Init+0xac>)
 80019de:	4a25      	ldr	r2, [pc, #148]	@ (8001a74 <MX_DAC1_Init+0xb0>)
 80019e0:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80019e2:	4823      	ldr	r0, [pc, #140]	@ (8001a70 <MX_DAC1_Init+0xac>)
 80019e4:	f003 fd74 	bl	80054d0 <HAL_DAC_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 80019ee:	f000 fb7d 	bl	80020ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80019f6:	2300      	movs	r3, #0
 80019f8:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;
 80019fe:	2304      	movs	r3, #4
 8001a00:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.DAC_SampleAndHoldConfig.DAC_SampleTime = 11;
 8001a12:	230b      	movs	r3, #11
 8001a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.DAC_SampleAndHoldConfig.DAC_HoldTime = 62;
 8001a16:	233e      	movs	r3, #62	@ 0x3e
 8001a18:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.DAC_SampleAndHoldConfig.DAC_RefreshTime = 4;
 8001a1a:	2304      	movs	r3, #4
 8001a1c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001a1e:	f107 0308 	add.w	r3, r7, #8
 8001a22:	2200      	movs	r2, #0
 8001a24:	4619      	mov	r1, r3
 8001a26:	4812      	ldr	r0, [pc, #72]	@ (8001a70 <MX_DAC1_Init+0xac>)
 8001a28:	f003 fe0e 	bl	8005648 <HAL_DAC_ConfigChannel>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 8001a32:	f000 fb5b 	bl	80020ec <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <MX_DAC1_Init+0xac>)
 8001a40:	f003 ffa2 	bl	8005988 <HAL_DACEx_SetConfigAutonomousMode>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_DAC1_Init+0x8a>
  {
    Error_Handler();
 8001a4a:	f000 fb4f 	bl	80020ec <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001a4e:	f107 0308 	add.w	r3, r7, #8
 8001a52:	2210      	movs	r2, #16
 8001a54:	4619      	mov	r1, r3
 8001a56:	4806      	ldr	r0, [pc, #24]	@ (8001a70 <MX_DAC1_Init+0xac>)
 8001a58:	f003 fdf6 	bl	8005648 <HAL_DAC_ConfigChannel>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_DAC1_Init+0xa2>
  {
    Error_Handler();
 8001a62:	f000 fb43 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	3738      	adds	r7, #56	@ 0x38
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200006b8 	.word	0x200006b8
 8001a74:	46021800 	.word	0x46021800

08001a78 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001a7e:	4a20      	ldr	r2, [pc, #128]	@ (8001b00 <MX_FDCAN1_Init+0x88>)
 8001a80:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001a82:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001a88:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001a94:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001a9a:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001aa0:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001aac:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8001ab2:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ab4:	220d      	movs	r2, #13
 8001ab6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001ab8:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001aba:	2202      	movs	r2, #2
 8001abc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001abe:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001aca:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001ad6:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001adc:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001ae8:	4804      	ldr	r0, [pc, #16]	@ (8001afc <MX_FDCAN1_Init+0x84>)
 8001aea:	f004 ffff 	bl	8006aec <HAL_FDCAN_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001af4:	f000 fafa 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	200006cc 	.word	0x200006cc
 8001b00:	4000a400 	.word	0x4000a400

08001b04 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <MX_GPDMA1_Init+0x3c>)
 8001b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b10:	4a0b      	ldr	r2, [pc, #44]	@ (8001b40 <MX_GPDMA1_Init+0x3c>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <MX_GPDMA1_Init+0x3c>)
 8001b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	201d      	movs	r0, #29
 8001b2e:	f003 fbe5 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8001b32:	201d      	movs	r0, #29
 8001b34:	f003 fbfc 	bl	8005330 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	46020c00 	.word	0x46020c00

08001b44 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001b48:	f005 fe64 	bl	8007814 <HAL_ICACHE_Enable>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8001b52:	f000 facb 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b6c:	4b31      	ldr	r3, [pc, #196]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b6e:	4a32      	ldr	r2, [pc, #200]	@ (8001c38 <MX_SPI2_Init+0xdc>)
 8001b70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b72:	4b30      	ldr	r3, [pc, #192]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b74:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001b78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b80:	4b2c      	ldr	r3, [pc, #176]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b82:	2207      	movs	r2, #7
 8001b84:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b86:	4b2b      	ldr	r3, [pc, #172]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b8c:	4b29      	ldr	r3, [pc, #164]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b8e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b92:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b94:	4b27      	ldr	r3, [pc, #156]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b96:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b9a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b9c:	4b25      	ldr	r3, [pc, #148]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ba2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ba4:	4b23      	ldr	r3, [pc, #140]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001baa:	4b22      	ldr	r3, [pc, #136]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bb0:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bb8:	2207      	movs	r2, #7
 8001bba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001bce:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001bd4:	4b17      	ldr	r3, [pc, #92]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001bda:	4b16      	ldr	r3, [pc, #88]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001be0:	4b14      	ldr	r3, [pc, #80]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001be6:	4b13      	ldr	r3, [pc, #76]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001bec:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001bf2:	4b10      	ldr	r3, [pc, #64]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bf8:	480e      	ldr	r0, [pc, #56]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001bfa:	f007 ffff 	bl	8009bfc <HAL_SPI_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8001c04:	f000 fa72 	bl	80020ec <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001c0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001c10:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4806      	ldr	r0, [pc, #24]	@ (8001c34 <MX_SPI2_Init+0xd8>)
 8001c1c:	f009 fc71 	bl	800b502 <HAL_SPIEx_SetConfigAutonomousMode>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8001c26:	f000 fa61 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c2a:	bf00      	nop
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000730 	.word	0x20000730
 8001c38:	40003800 	.word	0x40003800

08001c3c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001c40:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c42:	4a11      	ldr	r2, [pc, #68]	@ (8001c88 <MX_TIM17_Init+0x4c>)
 8001c44:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6400-1;
 8001c46:	4b0f      	ldr	r3, [pc, #60]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c48:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8001c4c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 8001c54:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c56:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001c5a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001c62:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001c6e:	4805      	ldr	r0, [pc, #20]	@ (8001c84 <MX_TIM17_Init+0x48>)
 8001c70:	f009 fc88 	bl	800b584 <HAL_TIM_Base_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8001c7a:	f000 fa37 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200007c0 	.word	0x200007c0
 8001c88:	40014800 	.word	0x40014800

08001c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	@ 0x28
 8001c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	f107 0314 	add.w	r3, r7, #20
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
 8001ca0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca2:	4b97      	ldr	r3, [pc, #604]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ca8:	4a95      	ldr	r2, [pc, #596]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001caa:	f043 0304 	orr.w	r3, r3, #4
 8001cae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cb2:	4b93      	ldr	r3, [pc, #588]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001cb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cc0:	4b8f      	ldr	r3, [pc, #572]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001cc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cc6:	4a8e      	ldr	r2, [pc, #568]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ccc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cd0:	4b8b      	ldr	r3, [pc, #556]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001cd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cde:	4b88      	ldr	r3, [pc, #544]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ce4:	4a86      	ldr	r2, [pc, #536]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001ce6:	f043 0301 	orr.w	r3, r3, #1
 8001cea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cee:	4b84      	ldr	r3, [pc, #528]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001cf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cfc:	4b80      	ldr	r3, [pc, #512]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001cfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d02:	4a7f      	ldr	r2, [pc, #508]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001d04:	f043 0302 	orr.w	r3, r3, #2
 8001d08:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d0c:	4b7c      	ldr	r3, [pc, #496]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001d0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d1a:	4b79      	ldr	r3, [pc, #484]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d20:	4a77      	ldr	r2, [pc, #476]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001d22:	f043 0308 	orr.w	r3, r3, #8
 8001d26:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d2a:	4b75      	ldr	r3, [pc, #468]	@ (8001f00 <MX_GPIO_Init+0x274>)
 8001d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	603b      	str	r3, [r7, #0]
 8001d36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_CE_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f44f 5127 	mov.w	r1, #10688	@ 0x29c0
 8001d3e:	4871      	ldr	r0, [pc, #452]	@ (8001f04 <MX_GPIO_Init+0x278>)
 8001d40:	f005 fcfa 	bl	8007738 <HAL_GPIO_WritePin>
                          |LED_Ind_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_TE_Pin|Unused1_Pin|Unused4_Pin|Unused5_Pin
 8001d44:	2200      	movs	r2, #0
 8001d46:	f44f 4156 	mov.w	r1, #54784	@ 0xd600
 8001d4a:	486e      	ldr	r0, [pc, #440]	@ (8001f04 <MX_GPIO_Init+0x278>)
 8001d4c:	f005 fcf4 	bl	8007738 <HAL_GPIO_WritePin>
                          |Unused6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Unused2_Pin|Unused3_Pin|P_SEL_Pin|P_PROG2_Pin, GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 51b8 	mov.w	r1, #5888	@ 0x1700
 8001d56:	486c      	ldr	r0, [pc, #432]	@ (8001f08 <MX_GPIO_Init+0x27c>)
 8001d58:	f005 fcee 	bl	8007738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d62:	486a      	ldr	r0, [pc, #424]	@ (8001f0c <MX_GPIO_Init+0x280>)
 8001d64:	f005 fce8 	bl	8007738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	2104      	movs	r1, #4
 8001d6c:	4868      	ldr	r0, [pc, #416]	@ (8001f10 <MX_GPIO_Init+0x284>)
 8001d6e:	f005 fce3 	bl	8007738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 8001d72:	2201      	movs	r2, #1
 8001d74:	2180      	movs	r1, #128	@ 0x80
 8001d76:	4864      	ldr	r0, [pc, #400]	@ (8001f08 <MX_GPIO_Init+0x27c>)
 8001d78:	f005 fcde 	bl	8007738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P_CE_Pin */
  GPIO_InitStruct.Pin = P_CE_Pin;
 8001d7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d86:	2301      	movs	r3, #1
 8001d88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_CE_GPIO_Port, &GPIO_InitStruct);
 8001d8e:	f107 0314 	add.w	r3, r7, #20
 8001d92:	4619      	mov	r1, r3
 8001d94:	485b      	ldr	r0, [pc, #364]	@ (8001f04 <MX_GPIO_Init+0x278>)
 8001d96:	f005 f9f9 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : P_TE_Pin */
  GPIO_InitStruct.Pin = P_TE_Pin;
 8001d9a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001da4:	2302      	movs	r3, #2
 8001da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_TE_GPIO_Port, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	4854      	ldr	r0, [pc, #336]	@ (8001f04 <MX_GPIO_Init+0x278>)
 8001db4:	f005 f9ea 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused1_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           Unused4_Pin Unused5_Pin Unused6_Pin */
  GPIO_InitStruct.Pin = Unused1_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8001db8:	f249 73c0 	movw	r3, #38848	@ 0x97c0
 8001dbc:	617b      	str	r3, [r7, #20]
                          |Unused4_Pin|Unused5_Pin|Unused6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	484c      	ldr	r0, [pc, #304]	@ (8001f04 <MX_GPIO_Init+0x278>)
 8001dd2:	f005 f9db 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused2_Pin Unused3_Pin */
  GPIO_InitStruct.Pin = Unused2_Pin|Unused3_Pin;
 8001dd6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	4846      	ldr	r0, [pc, #280]	@ (8001f08 <MX_GPIO_Init+0x27c>)
 8001df0:	f005 f9cc 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_INTN_Pin C2_INTN_Pin C3_INTN_Pin */
  GPIO_InitStruct.Pin = C1_INTN_Pin|C2_INTN_Pin|C3_INTN_Pin;
 8001df4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dfa:	4b46      	ldr	r3, [pc, #280]	@ (8001f14 <MX_GPIO_Init+0x288>)
 8001dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	4619      	mov	r1, r3
 8001e08:	4840      	ldr	r0, [pc, #256]	@ (8001f0c <MX_GPIO_Init+0x280>)
 8001e0a:	f005 f9bf 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STB_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin;
 8001e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e14:	2301      	movs	r3, #1
 8001e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_STB_GPIO_Port, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	4839      	ldr	r0, [pc, #228]	@ (8001f0c <MX_GPIO_Init+0x280>)
 8001e28:	f005 f9b0 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Ind_Pin */
  GPIO_InitStruct.Pin = LED_Ind_Pin;
 8001e2c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e32:	2311      	movs	r3, #17
 8001e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Ind_GPIO_Port, &GPIO_InitStruct);
 8001e3e:	f107 0314 	add.w	r3, r7, #20
 8001e42:	4619      	mov	r1, r3
 8001e44:	482f      	ldr	r0, [pc, #188]	@ (8001f04 <MX_GPIO_Init+0x278>)
 8001e46:	f005 f9a1 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	2300      	movs	r3, #0
 8001e58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	482b      	ldr	r0, [pc, #172]	@ (8001f10 <MX_GPIO_Init+0x284>)
 8001e62:	f005 f993 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_EXTI_Pin */
  GPIO_InitStruct.Pin = BLE_EXTI_Pin;
 8001e66:	2340      	movs	r3, #64	@ 0x40
 8001e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e6a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f18 <MX_GPIO_Init+0x28c>)
 8001e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4619      	mov	r1, r3
 8001e78:	4823      	ldr	r0, [pc, #140]	@ (8001f08 <MX_GPIO_Init+0x27c>)
 8001e7a:	f005 f987 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RST_Pin */
  GPIO_InitStruct.Pin = BLE_RST_Pin;
 8001e7e:	2380      	movs	r3, #128	@ 0x80
 8001e80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001e82:	2311      	movs	r3, #17
 8001e84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_RST_GPIO_Port, &GPIO_InitStruct);
 8001e8e:	f107 0314 	add.w	r3, r7, #20
 8001e92:	4619      	mov	r1, r3
 8001e94:	481c      	ldr	r0, [pc, #112]	@ (8001f08 <MX_GPIO_Init+0x27c>)
 8001e96:	f005 f979 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : P_SEL_Pin P_PROG2_Pin */
  GPIO_InitStruct.Pin = P_SEL_Pin|P_PROG2_Pin;
 8001e9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4815      	ldr	r0, [pc, #84]	@ (8001f08 <MX_GPIO_Init+0x27c>)
 8001eb4:	f005 f96a 	bl	800718c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2100      	movs	r1, #0
 8001ebc:	2011      	movs	r0, #17
 8001ebe:	f003 fa1d 	bl	80052fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001ec2:	2011      	movs	r0, #17
 8001ec4:	f003 fa34 	bl	8005330 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI8_IRQn, 0, 0);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2100      	movs	r1, #0
 8001ecc:	2013      	movs	r0, #19
 8001ece:	f003 fa15 	bl	80052fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 8001ed2:	2013      	movs	r0, #19
 8001ed4:	f003 fa2c 	bl	8005330 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_IRQn, 0, 0);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2100      	movs	r1, #0
 8001edc:	2014      	movs	r0, #20
 8001ede:	f003 fa0d 	bl	80052fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_IRQn);
 8001ee2:	2014      	movs	r0, #20
 8001ee4:	f003 fa24 	bl	8005330 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI10_IRQn, 0, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2100      	movs	r1, #0
 8001eec:	2015      	movs	r0, #21
 8001eee:	f003 fa05 	bl	80052fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI10_IRQn);
 8001ef2:	2015      	movs	r0, #21
 8001ef4:	f003 fa1c 	bl	8005330 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ef8:	bf00      	nop
 8001efa:	3728      	adds	r7, #40	@ 0x28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	46020c00 	.word	0x46020c00
 8001f04:	42020800 	.word	0x42020800
 8001f08:	42020400 	.word	0x42020400
 8001f0c:	42020000 	.word	0x42020000
 8001f10:	42020c00 	.word	0x42020c00
 8001f14:	10210000 	.word	0x10210000
 8001f18:	10110000 	.word	0x10110000

08001f1c <P_Charger_Init>:
  * @brief  Initialize Charger IC.
  * @param	none
  * @retval none
  */
static void P_Charger_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
	if(P_SEL == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_SEL_Pin, GPIO_PIN_RESET);
 8001f20:	2200      	movs	r2, #0
 8001f22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f26:	480b      	ldr	r0, [pc, #44]	@ (8001f54 <P_Charger_Init+0x38>)
 8001f28:	f005 fc06 	bl	8007738 <HAL_GPIO_WritePin>
	if(P_PROG2 == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_RESET);
	}else if(P_PROG2 == 1)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_SET);
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f32:	4808      	ldr	r0, [pc, #32]	@ (8001f54 <P_Charger_Init+0x38>)
 8001f34:	f005 fc00 	bl	8007738 <HAL_GPIO_WritePin>
	if(P_TE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_SET);
	}else if(P_TE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_RESET);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f3e:	4806      	ldr	r0, [pc, #24]	@ (8001f58 <P_Charger_Init+0x3c>)
 8001f40:	f005 fbfa 	bl	8007738 <HAL_GPIO_WritePin>
	if(P_CE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_RESET);
	}else if(P_CE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_SET);
 8001f44:	2201      	movs	r2, #1
 8001f46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f4a:	4803      	ldr	r0, [pc, #12]	@ (8001f58 <P_Charger_Init+0x3c>)
 8001f4c:	f005 fbf4 	bl	8007738 <HAL_GPIO_WritePin>
	}
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	42020400 	.word	0x42020400
 8001f58:	42020800 	.word	0x42020800

08001f5c <CAN_Transceiver_Init>:
  * @brief  Initialize CAN Transceiver.
  * @param	none
  * @retval none
  */
static void CAN_Transceiver_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	if(CAN_ON == 0)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8001f60:	2201      	movs	r2, #1
 8001f62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f66:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <CAN_Transceiver_Init+0x14>)
 8001f68:	f005 fbe6 	bl	8007738 <HAL_GPIO_WritePin>
	}else if(CAN_ON == 1)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_RESET);
	}
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	42020000 	.word	0x42020000

08001f74 <PCAP_Init>:
  * 		@arg ON:  Device is initialized and functioning fully
  * 		@arg OFF: Device is initialized and Front-End and DSP disabled
  * @retval Initialized correctness status
  */
static uint8_t PCAP_Init(uint8_t channel, uint8_t State)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	460a      	mov	r2, r1
 8001f7e:	71fb      	strb	r3, [r7, #7]
 8001f80:	4613      	mov	r3, r2
 8001f82:	71bb      	strb	r3, [r7, #6]
	PCAP_Buf[0] = Read_Byte2(channel, TEST_READ);
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	217e      	movs	r1, #126	@ 0x7e
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f00c ff79 	bl	800ee80 <Read_Byte2>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b3e      	ldr	r3, [pc, #248]	@ (800208c <PCAP_Init+0x118>)
 8001f94:	701a      	strb	r2, [r3, #0]
	if(PCAP_Buf[0] != 0x11)
 8001f96:	4b3d      	ldr	r3, [pc, #244]	@ (800208c <PCAP_Init+0x118>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b11      	cmp	r3, #17
 8001f9c:	d001      	beq.n	8001fa2 <PCAP_Init+0x2e>
	{
	  return 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	e06f      	b.n	8002082 <PCAP_Init+0x10e>
	}

	//POR + INIT
	Write_Opcode(channel, POR);
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	2188      	movs	r1, #136	@ 0x88
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f00c feb0 	bl	800ed0c <Write_Opcode>
	HAL_Delay(500);
 8001fac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fb0:	f000 fcea 	bl	8002988 <HAL_Delay>
	Write_Opcode(channel, INIT);
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	218a      	movs	r1, #138	@ 0x8a
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f00c fea7 	bl	800ed0c <Write_Opcode>
	HAL_Delay(10);
 8001fbe:	200a      	movs	r0, #10
 8001fc0:	f000 fce2 	bl	8002988 <HAL_Delay>

	// Write firmware with additional write verification of e.g. 100 bytes
	Write_Byte_Auto_Incr(channel, WR_MEM, 0x00, standard_fw, 548);
 8001fc4:	79f8      	ldrb	r0, [r7, #7]
 8001fc6:	f44f 7309 	mov.w	r3, #548	@ 0x224
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	4b30      	ldr	r3, [pc, #192]	@ (8002090 <PCAP_Init+0x11c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	21a0      	movs	r1, #160	@ 0xa0
 8001fd2:	f00c febb 	bl	800ed4c <Write_Byte_Auto_Incr>
	Read_Byte_Auto_Incr(channel, RD_MEM, 0x00, PCAP_Buf, 100);
 8001fd6:	79f8      	ldrb	r0, [r7, #7]
 8001fd8:	2364      	movs	r3, #100	@ 0x64
 8001fda:	9300      	str	r3, [sp, #0]
 8001fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800208c <PCAP_Init+0x118>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2120      	movs	r1, #32
 8001fe2:	f00c ff01 	bl	800ede8 <Read_Byte_Auto_Incr>
	for(int i = 0; i < 100; i++)
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	e00e      	b.n	800200a <PCAP_Init+0x96>
	{
		if(PCAP_Buf[i] != standard_fw[i])
 8001fec:	4a27      	ldr	r2, [pc, #156]	@ (800208c <PCAP_Init+0x118>)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	781a      	ldrb	r2, [r3, #0]
 8001ff4:	4926      	ldr	r1, [pc, #152]	@ (8002090 <PCAP_Init+0x11c>)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	440b      	add	r3, r1
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <PCAP_Init+0x90>
		{
			return 0;
 8002000:	2300      	movs	r3, #0
 8002002:	e03e      	b.n	8002082 <PCAP_Init+0x10e>
	for(int i = 0; i < 100; i++)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	3301      	adds	r3, #1
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2b63      	cmp	r3, #99	@ 0x63
 800200e:	dded      	ble.n	8001fec <PCAP_Init+0x78>
		}
	}

	//Activate or deactivate RUNBIT register
	standard_cfg_bytewise[47] = State;
 8002010:	4a20      	ldr	r2, [pc, #128]	@ (8002094 <PCAP_Init+0x120>)
 8002012:	79bb      	ldrb	r3, [r7, #6]
 8002014:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f

	// Write configuration (52 Bytes) with additional write verification
	Write_Byte_Auto_Incr(channel, WR_CONFIG, 0x00, standard_cfg_bytewise, 52);
 8002018:	79f8      	ldrb	r0, [r7, #7]
 800201a:	2334      	movs	r3, #52	@ 0x34
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	4b1d      	ldr	r3, [pc, #116]	@ (8002094 <PCAP_Init+0x120>)
 8002020:	2200      	movs	r2, #0
 8002022:	f24a 31c0 	movw	r1, #41920	@ 0xa3c0
 8002026:	f00c fe91 	bl	800ed4c <Write_Byte_Auto_Incr>
	Read_Byte_Auto_Incr(channel, RD_CONFIG, 0x00, PCAP_Buf, 52);
 800202a:	79f8      	ldrb	r0, [r7, #7]
 800202c:	2334      	movs	r3, #52	@ 0x34
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	4b16      	ldr	r3, [pc, #88]	@ (800208c <PCAP_Init+0x118>)
 8002032:	2200      	movs	r2, #0
 8002034:	f44f 510f 	mov.w	r1, #9152	@ 0x23c0
 8002038:	f00c fed6 	bl	800ede8 <Read_Byte_Auto_Incr>
	for(int i = 0; i < 52; i++)
 800203c:	2300      	movs	r3, #0
 800203e:	60bb      	str	r3, [r7, #8]
 8002040:	e00e      	b.n	8002060 <PCAP_Init+0xec>
	{
		if(PCAP_Buf[i] != standard_cfg_bytewise[i])
 8002042:	4a12      	ldr	r2, [pc, #72]	@ (800208c <PCAP_Init+0x118>)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	4413      	add	r3, r2
 8002048:	781a      	ldrb	r2, [r3, #0]
 800204a:	4912      	ldr	r1, [pc, #72]	@ (8002094 <PCAP_Init+0x120>)
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	440b      	add	r3, r1
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	429a      	cmp	r2, r3
 8002054:	d001      	beq.n	800205a <PCAP_Init+0xe6>
		{
			return 0;
 8002056:	2300      	movs	r3, #0
 8002058:	e013      	b.n	8002082 <PCAP_Init+0x10e>
	for(int i = 0; i < 52; i++)
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	3301      	adds	r3, #1
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b33      	cmp	r3, #51	@ 0x33
 8002064:	dded      	ble.n	8002042 <PCAP_Init+0xce>
		}
	}

	Write_Opcode(channel, INIT);
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	218a      	movs	r1, #138	@ 0x8a
 800206a:	4618      	mov	r0, r3
 800206c:	f00c fe4e 	bl	800ed0c <Write_Opcode>

	if(State == 1)
 8002070:	79bb      	ldrb	r3, [r7, #6]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d104      	bne.n	8002080 <PCAP_Init+0x10c>
	{
		Write_Opcode(channel, CDC_START);
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	218c      	movs	r1, #140	@ 0x8c
 800207a:	4618      	mov	r0, r3
 800207c:	f00c fe46 	bl	800ed0c <Write_Opcode>
	}
	return 1;
 8002080:	2301      	movs	r3, #1
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000004 	.word	0x20000004
 8002090:	20000138 	.word	0x20000138
 8002094:	20000104 	.word	0x20000104

08002098 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef * hadc)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	if(ADC_eoc_Flag == 0)
 80020a0:	4b0f      	ldr	r3, [pc, #60]	@ (80020e0 <HAL_ADC_ConvCpltCallback+0x48>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d114      	bne.n	80020d2 <HAL_ADC_ConvCpltCallback+0x3a>
	{
		for(int i=0;i<15;i++)
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	e00b      	b.n	80020c6 <HAL_ADC_ConvCpltCallback+0x2e>
		{
			R_Values[i] = (uint16_t)ADC_Values[i];
 80020ae:	4a0d      	ldr	r2, [pc, #52]	@ (80020e4 <HAL_ADC_ConvCpltCallback+0x4c>)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b6:	b299      	uxth	r1, r3
 80020b8:	4a0b      	ldr	r2, [pc, #44]	@ (80020e8 <HAL_ADC_ConvCpltCallback+0x50>)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<15;i++)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	3301      	adds	r3, #1
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b0e      	cmp	r3, #14
 80020ca:	ddf0      	ble.n	80020ae <HAL_ADC_ConvCpltCallback+0x16>
		}
		ADC_eoc_Flag = 1;
 80020cc:	4b04      	ldr	r3, [pc, #16]	@ (80020e0 <HAL_ADC_ConvCpltCallback+0x48>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	701a      	strb	r2, [r3, #0]
	}

}
 80020d2:	bf00      	nop
 80020d4:	3714      	adds	r7, #20
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	2000086a 	.word	0x2000086a
 80020e4:	20000810 	.word	0x20000810
 80020e8:	2000084c 	.word	0x2000084c

080020ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f0:	b672      	cpsid	i
}
 80020f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <Error_Handler+0x8>

080020f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002128 <HAL_MspInit+0x30>)
 8002100:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002104:	4a08      	ldr	r2, [pc, #32]	@ (8002128 <HAL_MspInit+0x30>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800210e:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <HAL_MspInit+0x30>)
 8002110:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002114:	f003 0304 	and.w	r3, r3, #4
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 800211c:	f005 fc16 	bl	800794c <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	46020c00 	.word	0x46020c00

0800212c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b0bc      	sub	sp, #240	@ 0xf0
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002144:	f107 0318 	add.w	r3, r7, #24
 8002148:	22c0      	movs	r2, #192	@ 0xc0
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f00c feff 	bl	800ef50 <memset>
  if(hadc->Instance==ADC1)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a67      	ldr	r2, [pc, #412]	@ (80022f4 <HAL_ADC_MspInit+0x1c8>)
 8002158:	4293      	cmp	r3, r2
 800215a:	f040 80c7 	bne.w	80022ec <HAL_ADC_MspInit+0x1c0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800215e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002162:	f04f 0300 	mov.w	r3, #0
 8002166:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 800216a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800216e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002172:	f107 0318 	add.w	r3, r7, #24
 8002176:	4618      	mov	r0, r3
 8002178:	f006 fe6c 	bl	8008e54 <HAL_RCCEx_PeriphCLKConfig>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8002182:	f7ff ffb3 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002186:	4b5c      	ldr	r3, [pc, #368]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 8002188:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800218c:	4a5a      	ldr	r2, [pc, #360]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 800218e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002192:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002196:	4b58      	ldr	r3, [pc, #352]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 8002198:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800219c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a4:	4b54      	ldr	r3, [pc, #336]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021aa:	4a53      	ldr	r2, [pc, #332]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021ac:	f043 0304 	orr.w	r3, r3, #4
 80021b0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021b4:	4b50      	ldr	r3, [pc, #320]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021ba:	f003 0304 	and.w	r3, r3, #4
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c2:	4b4d      	ldr	r3, [pc, #308]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021c8:	4a4b      	ldr	r2, [pc, #300]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021ca:	f043 0301 	orr.w	r3, r3, #1
 80021ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021d2:	4b49      	ldr	r3, [pc, #292]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e0:	4b45      	ldr	r3, [pc, #276]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021e6:	4a44      	ldr	r2, [pc, #272]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021f0:	4b41      	ldr	r3, [pc, #260]	@ (80022f8 <HAL_ADC_MspInit+0x1cc>)
 80021f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    PB2     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80021fe:	233f      	movs	r3, #63	@ 0x3f
 8002200:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002204:	2303      	movs	r3, #3
 8002206:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002210:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002214:	4619      	mov	r1, r3
 8002216:	4839      	ldr	r0, [pc, #228]	@ (80022fc <HAL_ADC_MspInit+0x1d0>)
 8002218:	f004 ffb8 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800221c:	23cf      	movs	r3, #207	@ 0xcf
 800221e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002222:	2303      	movs	r3, #3
 8002224:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002232:	4619      	mov	r1, r3
 8002234:	4832      	ldr	r0, [pc, #200]	@ (8002300 <HAL_ADC_MspInit+0x1d4>)
 8002236:	f004 ffa9 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800223a:	2307      	movs	r3, #7
 800223c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002240:	2303      	movs	r3, #3
 8002242:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002250:	4619      	mov	r1, r3
 8002252:	482c      	ldr	r0, [pc, #176]	@ (8002304 <HAL_ADC_MspInit+0x1d8>)
 8002254:	f004 ff9a 	bl	800718c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8002258:	4b2b      	ldr	r3, [pc, #172]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 800225a:	4a2c      	ldr	r2, [pc, #176]	@ (800230c <HAL_ADC_MspInit+0x1e0>)
 800225c:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_ADC1;
 800225e:	4b2a      	ldr	r3, [pc, #168]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002260:	2200      	movs	r2, #0
 8002262:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8002264:	4b28      	ldr	r3, [pc, #160]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800226a:	4b27      	ldr	r3, [pc, #156]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 800226c:	2200      	movs	r2, #0
 800226e:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8002270:	4b25      	ldr	r3, [pc, #148]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002272:	2200      	movs	r2, #0
 8002274:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8002276:	4b24      	ldr	r3, [pc, #144]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002278:	2200      	movs	r2, #0
 800227a:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 800227c:	4b22      	ldr	r3, [pc, #136]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 800227e:	2201      	movs	r2, #1
 8002280:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8002282:	4b21      	ldr	r3, [pc, #132]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002284:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002288:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800228a:	4b1f      	ldr	r3, [pc, #124]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 800228c:	2200      	movs	r2, #0
 800228e:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8002290:	4b1d      	ldr	r3, [pc, #116]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002292:	2201      	movs	r2, #1
 8002294:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8002296:	4b1c      	ldr	r3, [pc, #112]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 8002298:	2201      	movs	r2, #1
 800229a:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800229c:	4b1a      	ldr	r3, [pc, #104]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 800229e:	2200      	movs	r2, #0
 80022a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80022a2:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 80022a8:	4b17      	ldr	r3, [pc, #92]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 80022ae:	4816      	ldr	r0, [pc, #88]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 80022b0:	f003 fba2 	bl	80059f8 <HAL_DMA_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_ADC_MspInit+0x192>
    {
      Error_Handler();
 80022ba:	f7ff ff17 	bl	80020ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a11      	ldr	r2, [pc, #68]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 80022c2:	671a      	str	r2, [r3, #112]	@ 0x70
 80022c4:	4a10      	ldr	r2, [pc, #64]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 80022ca:	2110      	movs	r1, #16
 80022cc:	480e      	ldr	r0, [pc, #56]	@ (8002308 <HAL_ADC_MspInit+0x1dc>)
 80022ce:	f003 febf 	bl	8006050 <HAL_DMA_ConfigChannelAttributes>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <HAL_ADC_MspInit+0x1b0>
    {
      Error_Handler();
 80022d8:	f7ff ff08 	bl	80020ec <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80022dc:	2200      	movs	r2, #0
 80022de:	2100      	movs	r1, #0
 80022e0:	2025      	movs	r0, #37	@ 0x25
 80022e2:	f003 f80b 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80022e6:	2025      	movs	r0, #37	@ 0x25
 80022e8:	f003 f822 	bl	8005330 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80022ec:	bf00      	nop
 80022ee:	37f0      	adds	r7, #240	@ 0xf0
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	42028000 	.word	0x42028000
 80022f8:	46020c00 	.word	0x46020c00
 80022fc:	42020800 	.word	0x42020800
 8002300:	42020000 	.word	0x42020000
 8002304:	42020400 	.word	0x42020400
 8002308:	20000640 	.word	0x20000640
 800230c:	40020050 	.word	0x40020050

08002310 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b0ba      	sub	sp, #232	@ 0xe8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002318:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]
 8002326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002328:	f107 0310 	add.w	r3, r7, #16
 800232c:	22c0      	movs	r2, #192	@ 0xc0
 800232e:	2100      	movs	r1, #0
 8002330:	4618      	mov	r0, r3
 8002332:	f00c fe0d 	bl	800ef50 <memset>
  if(hdac->Instance==DAC1)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a25      	ldr	r2, [pc, #148]	@ (80023d0 <HAL_DAC_MspInit+0xc0>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d143      	bne.n	80023c8 <HAL_DAC_MspInit+0xb8>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 8002340:	4a24      	ldr	r2, [pc, #144]	@ (80023d4 <HAL_DAC_MspInit+0xc4>)
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 800234a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800234e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 8002352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002356:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235a:	f107 0310 	add.w	r3, r7, #16
 800235e:	4618      	mov	r0, r3
 8002360:	f006 fd78 	bl	8008e54 <HAL_RCCEx_PeriphCLKConfig>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 800236a:	f7ff febf 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800236e:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <HAL_DAC_MspInit+0xc8>)
 8002370:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002374:	4a18      	ldr	r2, [pc, #96]	@ (80023d8 <HAL_DAC_MspInit+0xc8>)
 8002376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800237a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800237e:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <HAL_DAC_MspInit+0xc8>)
 8002380:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <HAL_DAC_MspInit+0xc8>)
 800238e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002392:	4a11      	ldr	r2, [pc, #68]	@ (80023d8 <HAL_DAC_MspInit+0xc8>)
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800239c:	4b0e      	ldr	r3, [pc, #56]	@ (80023d8 <HAL_DAC_MspInit+0xc8>)
 800239e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	60bb      	str	r3, [r7, #8]
 80023a8:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80023aa:	2330      	movs	r3, #48	@ 0x30
 80023ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023b0:	2303      	movs	r3, #3
 80023b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023bc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023c0:	4619      	mov	r1, r3
 80023c2:	4806      	ldr	r0, [pc, #24]	@ (80023dc <HAL_DAC_MspInit+0xcc>)
 80023c4:	f004 fee2 	bl	800718c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80023c8:	bf00      	nop
 80023ca:	37e8      	adds	r7, #232	@ 0xe8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	46021800 	.word	0x46021800
 80023d4:	10008000 	.word	0x10008000
 80023d8:	46020c00 	.word	0x46020c00
 80023dc:	42020000 	.word	0x42020000

080023e0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b0ba      	sub	sp, #232	@ 0xe8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	609a      	str	r2, [r3, #8]
 80023f4:	60da      	str	r2, [r3, #12]
 80023f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023f8:	f107 0310 	add.w	r3, r7, #16
 80023fc:	22c0      	movs	r2, #192	@ 0xc0
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f00c fda5 	bl	800ef50 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a2f      	ldr	r2, [pc, #188]	@ (80024c8 <HAL_FDCAN_MspInit+0xe8>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d157      	bne.n	80024c0 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8002410:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002414:	f04f 0300 	mov.w	r3, #0
 8002418:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 800241c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002420:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	4618      	mov	r0, r3
 800242a:	f006 fd13 	bl	8008e54 <HAL_RCCEx_PeriphCLKConfig>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002434:	f7ff fe5a 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8002438:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <HAL_FDCAN_MspInit+0xec>)
 800243a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800243e:	4a23      	ldr	r2, [pc, #140]	@ (80024cc <HAL_FDCAN_MspInit+0xec>)
 8002440:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002444:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8002448:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <HAL_FDCAN_MspInit+0xec>)
 800244a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800244e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002456:	4b1d      	ldr	r3, [pc, #116]	@ (80024cc <HAL_FDCAN_MspInit+0xec>)
 8002458:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800245c:	4a1b      	ldr	r2, [pc, #108]	@ (80024cc <HAL_FDCAN_MspInit+0xec>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002466:	4b19      	ldr	r3, [pc, #100]	@ (80024cc <HAL_FDCAN_MspInit+0xec>)
 8002468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	60bb      	str	r3, [r7, #8]
 8002472:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002474:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002478:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002488:	2300      	movs	r3, #0
 800248a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800248e:	2309      	movs	r3, #9
 8002490:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002494:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002498:	4619      	mov	r1, r3
 800249a:	480d      	ldr	r0, [pc, #52]	@ (80024d0 <HAL_FDCAN_MspInit+0xf0>)
 800249c:	f004 fe76 	bl	800718c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80024a0:	2200      	movs	r2, #0
 80024a2:	2100      	movs	r1, #0
 80024a4:	2027      	movs	r0, #39	@ 0x27
 80024a6:	f002 ff29 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80024aa:	2027      	movs	r0, #39	@ 0x27
 80024ac:	f002 ff40 	bl	8005330 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80024b0:	2200      	movs	r2, #0
 80024b2:	2100      	movs	r1, #0
 80024b4:	2028      	movs	r0, #40	@ 0x28
 80024b6:	f002 ff21 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80024ba:	2028      	movs	r0, #40	@ 0x28
 80024bc:	f002 ff38 	bl	8005330 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80024c0:	bf00      	nop
 80024c2:	37e8      	adds	r7, #232	@ 0xe8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	4000a400 	.word	0x4000a400
 80024cc:	46020c00 	.word	0x46020c00
 80024d0:	42020000 	.word	0x42020000

080024d4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b0ba      	sub	sp, #232	@ 0xe8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024dc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	22c0      	movs	r2, #192	@ 0xc0
 80024f2:	2100      	movs	r1, #0
 80024f4:	4618      	mov	r0, r3
 80024f6:	f00c fd2b 	bl	800ef50 <memset>
  if(hspi->Instance==SPI2)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a2b      	ldr	r2, [pc, #172]	@ (80025ac <HAL_SPI_MspInit+0xd8>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d14f      	bne.n	80025a4 <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002504:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002508:	f04f 0300 	mov.w	r3, #0
 800250c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8002510:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002514:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002518:	f107 0310 	add.w	r3, r7, #16
 800251c:	4618      	mov	r0, r3
 800251e:	f006 fc99 	bl	8008e54 <HAL_RCCEx_PeriphCLKConfig>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8002528:	f7ff fde0 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800252c:	4b20      	ldr	r3, [pc, #128]	@ (80025b0 <HAL_SPI_MspInit+0xdc>)
 800252e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <HAL_SPI_MspInit+0xdc>)
 8002534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002538:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800253c:	4b1c      	ldr	r3, [pc, #112]	@ (80025b0 <HAL_SPI_MspInit+0xdc>)
 800253e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002542:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800254a:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <HAL_SPI_MspInit+0xdc>)
 800254c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002550:	4a17      	ldr	r2, [pc, #92]	@ (80025b0 <HAL_SPI_MspInit+0xdc>)
 8002552:	f043 0302 	orr.w	r3, r3, #2
 8002556:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800255a:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <HAL_SPI_MspInit+0xdc>)
 800255c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002568:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800256c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257c:	2300      	movs	r3, #0
 800257e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002582:	2305      	movs	r3, #5
 8002584:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002588:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800258c:	4619      	mov	r1, r3
 800258e:	4809      	ldr	r0, [pc, #36]	@ (80025b4 <HAL_SPI_MspInit+0xe0>)
 8002590:	f004 fdfc 	bl	800718c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002594:	2200      	movs	r2, #0
 8002596:	2100      	movs	r1, #0
 8002598:	203c      	movs	r0, #60	@ 0x3c
 800259a:	f002 feaf 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800259e:	203c      	movs	r0, #60	@ 0x3c
 80025a0:	f002 fec6 	bl	8005330 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80025a4:	bf00      	nop
 80025a6:	37e8      	adds	r7, #232	@ 0xe8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40003800 	.word	0x40003800
 80025b0:	46020c00 	.word	0x46020c00
 80025b4:	42020400 	.word	0x42020400

080025b8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0e      	ldr	r2, [pc, #56]	@ (8002600 <HAL_TIM_Base_MspInit+0x48>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d116      	bne.n	80025f8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80025ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002604 <HAL_TIM_Base_MspInit+0x4c>)
 80025cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80025d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002604 <HAL_TIM_Base_MspInit+0x4c>)
 80025d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025d6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80025da:	4b0a      	ldr	r3, [pc, #40]	@ (8002604 <HAL_TIM_Base_MspInit+0x4c>)
 80025dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80025e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80025e8:	2200      	movs	r2, #0
 80025ea:	2100      	movs	r1, #0
 80025ec:	2047      	movs	r0, #71	@ 0x47
 80025ee:	f002 fe85 	bl	80052fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80025f2:	2047      	movs	r0, #71	@ 0x47
 80025f4:	f002 fe9c 	bl	8005330 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 80025f8:	bf00      	nop
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40014800 	.word	0x40014800
 8002604:	46020c00 	.word	0x46020c00

08002608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800260c:	bf00      	nop
 800260e:	e7fd      	b.n	800260c <NMI_Handler+0x4>

08002610 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <HardFault_Handler+0x4>

08002618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <MemManage_Handler+0x4>

08002620 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <BusFault_Handler+0x4>

08002628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <UsageFault_Handler+0x4>

08002630 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002634:	bf00      	nop
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr

0800263e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800265a:	b580      	push	{r7, lr}
 800265c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800265e:	f000 f973 	bl	8002948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 800266c:	4802      	ldr	r0, [pc, #8]	@ (8002678 <EXTI6_IRQHandler+0x10>)
 800266e:	f004 f9f5 	bl	8006a5c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000414 	.word	0x20000414

0800267c <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_INTN_Pin);
 8002680:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002684:	f005 f88a 	bl	800779c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8002688:	bf00      	nop
 800268a:	bd80      	pop	{r7, pc}

0800268c <EXTI9_IRQHandler>:

/**
  * @brief This function handles EXTI Line9 interrupt.
  */
void EXTI9_IRQHandler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_IRQn 0 */

  /* USER CODE END EXTI9_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C2_INTN_Pin);
 8002690:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002694:	f005 f882 	bl	800779c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_IRQn 1 */

  /* USER CODE END EXTI9_IRQn 1 */
}
 8002698:	bf00      	nop
 800269a:	bd80      	pop	{r7, pc}

0800269c <EXTI10_IRQHandler>:

/**
  * @brief This function handles EXTI Line10 interrupt.
  */
void EXTI10_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI10_IRQn 0 */

  /* USER CODE END EXTI10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_INTN_Pin);
 80026a0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80026a4:	f005 f87a 	bl	800779c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI10_IRQn 1 */

  /* USER CODE END EXTI10_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}

080026ac <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 80026b0:	4802      	ldr	r0, [pc, #8]	@ (80026bc <GPDMA1_Channel0_IRQHandler+0x10>)
 80026b2:	f003 fb6c 	bl	8005d8e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000640 	.word	0x20000640

080026c0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <ADC1_IRQHandler+0x10>)
 80026c6:	f001 f8d7 	bl	8003878 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200005b4 	.word	0x200005b4

080026d4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80026d8:	4802      	ldr	r0, [pc, #8]	@ (80026e4 <FDCAN1_IT0_IRQHandler+0x10>)
 80026da:	f004 fb59 	bl	8006d90 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	200006cc 	.word	0x200006cc

080026e8 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80026ec:	4802      	ldr	r0, [pc, #8]	@ (80026f8 <FDCAN1_IT1_IRQHandler+0x10>)
 80026ee:	f004 fb4f 	bl	8006d90 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	200006cc 	.word	0x200006cc

080026fc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002700:	4802      	ldr	r0, [pc, #8]	@ (800270c <SPI1_IRQHandler+0x10>)
 8002702:	f008 fbe7 	bl	800aed4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000520 	.word	0x20000520

08002710 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002714:	4802      	ldr	r0, [pc, #8]	@ (8002720 <SPI2_IRQHandler+0x10>)
 8002716:	f008 fbdd 	bl	800aed4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000730 	.word	0x20000730

08002724 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002728:	4802      	ldr	r0, [pc, #8]	@ (8002734 <TIM17_IRQHandler+0x10>)
 800272a:	f008 ff82 	bl	800b632 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	200007c0 	.word	0x200007c0

08002738 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <SystemInit+0x68>)
 800273e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002742:	4a17      	ldr	r2, [pc, #92]	@ (80027a0 <SystemInit+0x68>)
 8002744:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002748:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 800274c:	4b15      	ldr	r3, [pc, #84]	@ (80027a4 <SystemInit+0x6c>)
 800274e:	2201      	movs	r2, #1
 8002750:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002752:	4b14      	ldr	r3, [pc, #80]	@ (80027a4 <SystemInit+0x6c>)
 8002754:	2200      	movs	r2, #0
 8002756:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <SystemInit+0x6c>)
 800275a:	2200      	movs	r2, #0
 800275c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800275e:	4b11      	ldr	r3, [pc, #68]	@ (80027a4 <SystemInit+0x6c>)
 8002760:	2200      	movs	r2, #0
 8002762:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002764:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <SystemInit+0x6c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a0e      	ldr	r2, [pc, #56]	@ (80027a4 <SystemInit+0x6c>)
 800276a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800276e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002772:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002774:	4b0b      	ldr	r3, [pc, #44]	@ (80027a4 <SystemInit+0x6c>)
 8002776:	2200      	movs	r2, #0
 8002778:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800277a:	4b0a      	ldr	r3, [pc, #40]	@ (80027a4 <SystemInit+0x6c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a09      	ldr	r2, [pc, #36]	@ (80027a4 <SystemInit+0x6c>)
 8002780:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002784:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002786:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <SystemInit+0x6c>)
 8002788:	2200      	movs	r2, #0
 800278a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800278c:	4b04      	ldr	r3, [pc, #16]	@ (80027a0 <SystemInit+0x68>)
 800278e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002792:	609a      	str	r2, [r3, #8]
  #endif
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed00 	.word	0xe000ed00
 80027a4:	46020c00 	.word	0x46020c00

080027a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80027a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027e0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80027ac:	f7ff ffc4 	bl	8002738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027b0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027b2:	e003      	b.n	80027bc <LoopCopyDataInit>

080027b4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027b4:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027b6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027b8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027ba:	3104      	adds	r1, #4

080027bc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027bc:	480a      	ldr	r0, [pc, #40]	@ (80027e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80027be:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80027c0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027c2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027c4:	d3f6      	bcc.n	80027b4 <CopyDataInit>
	ldr	r2, =_sbss
 80027c6:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027c8:	e002      	b.n	80027d0 <LoopFillZerobss>

080027ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027ca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027cc:	f842 3b04 	str.w	r3, [r2], #4

080027d0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027d0:	4b08      	ldr	r3, [pc, #32]	@ (80027f4 <LoopForever+0x16>)
	cmp	r2, r3
 80027d2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027d4:	d3f9      	bcc.n	80027ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027d6:	f00c fbc3 	bl	800ef60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027da:	f7fe fdb5 	bl	8001348 <main>

080027de <LoopForever>:

LoopForever:
    b LoopForever
 80027de:	e7fe      	b.n	80027de <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80027e0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80027e4:	0800f2a4 	.word	0x0800f2a4
	ldr	r0, =_sdata
 80027e8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027ec:	20000365 	.word	0x20000365
	ldr	r2, =_sbss
 80027f0:	20000368 	.word	0x20000368
	ldr	r3, = _ebss
 80027f4:	20000e5c 	.word	0x20000e5c

080027f8 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027f8:	e7fe      	b.n	80027f8 <ADC4_IRQHandler>
	...

080027fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002800:	4b12      	ldr	r3, [pc, #72]	@ (800284c <HAL_Init+0x50>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a11      	ldr	r2, [pc, #68]	@ (800284c <HAL_Init+0x50>)
 8002806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800280a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280c:	2003      	movs	r0, #3
 800280e:	f002 fd6a 	bl	80052e6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002812:	f006 f979 	bl	8008b08 <HAL_RCC_GetSysClockFreq>
 8002816:	4602      	mov	r2, r0
 8002818:	4b0d      	ldr	r3, [pc, #52]	@ (8002850 <HAL_Init+0x54>)
 800281a:	6a1b      	ldr	r3, [r3, #32]
 800281c:	f003 030f 	and.w	r3, r3, #15
 8002820:	490c      	ldr	r1, [pc, #48]	@ (8002854 <HAL_Init+0x58>)
 8002822:	5ccb      	ldrb	r3, [r1, r3]
 8002824:	fa22 f303 	lsr.w	r3, r2, r3
 8002828:	4a0b      	ldr	r2, [pc, #44]	@ (8002858 <HAL_Init+0x5c>)
 800282a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800282c:	2004      	movs	r0, #4
 800282e:	f002 fdbd 	bl	80053ac <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002832:	200f      	movs	r0, #15
 8002834:	f000 f812 	bl	800285c <HAL_InitTick>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e002      	b.n	8002848 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002842:	f7ff fc59 	bl	80020f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40022000 	.word	0x40022000
 8002850:	46020c00 	.word	0x46020c00
 8002854:	0800efec 	.word	0x0800efec
 8002858:	2000035c 	.word	0x2000035c

0800285c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002864:	2300      	movs	r3, #0
 8002866:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002868:	4b33      	ldr	r3, [pc, #204]	@ (8002938 <HAL_InitTick+0xdc>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e05c      	b.n	800292e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002874:	4b31      	ldr	r3, [pc, #196]	@ (800293c <HAL_InitTick+0xe0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b04      	cmp	r3, #4
 800287e:	d10c      	bne.n	800289a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002880:	4b2f      	ldr	r3, [pc, #188]	@ (8002940 <HAL_InitTick+0xe4>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	4b2c      	ldr	r3, [pc, #176]	@ (8002938 <HAL_InitTick+0xdc>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	4619      	mov	r1, r3
 800288a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800288e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002892:	fbb2 f3f3 	udiv	r3, r2, r3
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	e037      	b.n	800290a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800289a:	f002 fddf 	bl	800545c <HAL_SYSTICK_GetCLKSourceConfig>
 800289e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d023      	beq.n	80028ee <HAL_InitTick+0x92>
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d82d      	bhi.n	8002908 <HAL_InitTick+0xac>
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_InitTick+0x5e>
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d00d      	beq.n	80028d4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80028b8:	e026      	b.n	8002908 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80028ba:	4b21      	ldr	r3, [pc, #132]	@ (8002940 <HAL_InitTick+0xe4>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b1e      	ldr	r3, [pc, #120]	@ (8002938 <HAL_InitTick+0xdc>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	4619      	mov	r1, r3
 80028c4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80028c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80028cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d0:	60fb      	str	r3, [r7, #12]
        break;
 80028d2:	e01a      	b.n	800290a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80028d4:	4b18      	ldr	r3, [pc, #96]	@ (8002938 <HAL_InitTick+0xdc>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	461a      	mov	r2, r3
 80028da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028de:	fbb3 f3f2 	udiv	r3, r3, r2
 80028e2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80028e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ea:	60fb      	str	r3, [r7, #12]
        break;
 80028ec:	e00d      	b.n	800290a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80028ee:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_InitTick+0xdc>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	461a      	mov	r2, r3
 80028f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80028fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002900:	fbb2 f3f3 	udiv	r3, r2, r3
 8002904:	60fb      	str	r3, [r7, #12]
        break;
 8002906:	e000      	b.n	800290a <HAL_InitTick+0xae>
        break;
 8002908:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f002 fd2c 	bl	8005368 <HAL_SYSTICK_Config>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e009      	b.n	800292e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800291a:	2200      	movs	r2, #0
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	f04f 30ff 	mov.w	r0, #4294967295
 8002922:	f002 fceb 	bl	80052fc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002926:	4a07      	ldr	r2, [pc, #28]	@ (8002944 <HAL_InitTick+0xe8>)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000364 	.word	0x20000364
 800293c:	e000e010 	.word	0xe000e010
 8002940:	2000035c 	.word	0x2000035c
 8002944:	20000360 	.word	0x20000360

08002948 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800294c:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <HAL_IncTick+0x20>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	4b06      	ldr	r3, [pc, #24]	@ (800296c <HAL_IncTick+0x24>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4413      	add	r3, r2
 8002958:	4a04      	ldr	r2, [pc, #16]	@ (800296c <HAL_IncTick+0x24>)
 800295a:	6013      	str	r3, [r2, #0]
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	20000364 	.word	0x20000364
 800296c:	200008b0 	.word	0x200008b0

08002970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return uwTick;
 8002974:	4b03      	ldr	r3, [pc, #12]	@ (8002984 <HAL_GetTick+0x14>)
 8002976:	681b      	ldr	r3, [r3, #0]
}
 8002978:	4618      	mov	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	200008b0 	.word	0x200008b0

08002988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002990:	f7ff ffee 	bl	8002970 <HAL_GetTick>
 8002994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a0:	d005      	beq.n	80029ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029a2:	4b0a      	ldr	r3, [pc, #40]	@ (80029cc <HAL_Delay+0x44>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4413      	add	r3, r2
 80029ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029ae:	bf00      	nop
 80029b0:	f7ff ffde 	bl	8002970 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d8f7      	bhi.n	80029b0 <HAL_Delay+0x28>
  {
  }
}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000364 	.word	0x20000364

080029d0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 80029d4:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <HAL_GetREVID+0x18>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	0c1b      	lsrs	r3, r3, #16
 80029da:	b29b      	uxth	r3, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e0044000 	.word	0xe0044000

080029ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	601a      	str	r2, [r3, #0]
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr

08002a12 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a12:	b480      	push	{r7}
 8002a14:	b083      	sub	sp, #12
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	601a      	str	r2, [r3, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <LL_ADC_SetResolution+0x3c>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d104      	bne.n	8002a74 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	f003 030c 	and.w	r3, r3, #12
 8002a72:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f023 020c 	bic.w	r2, r3, #12
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	60da      	str	r2, [r3, #12]
}
 8002a84:	bf00      	nop
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	46021000 	.word	0x46021000

08002a94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b087      	sub	sp, #28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	3360      	adds	r3, #96	@ 0x60
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	4413      	add	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	430b      	orrs	r3, r1
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 8002aca:	bf00      	nop
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3360      	adds	r3, #96	@ 0x60
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	0edb      	lsrs	r3, r3, #27
 8002af4:	f003 031f 	and.w	r3, r3, #31
 8002af8:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b09      	cmp	r3, #9
 8002afe:	d807      	bhi.n	8002b10 <LL_ADC_GetOffsetChannel+0x3a>
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	069a      	lsls	r2, r3, #26
 8002b04:	2101      	movs	r1, #1
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	e008      	b.n	8002b22 <LL_ADC_GetOffsetChannel+0x4c>
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	069a      	lsls	r2, r3, #26
 8002b14:	2101      	movs	r1, #1
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b087      	sub	sp, #28
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	60f8      	str	r0, [r7, #12]
 8002b36:	60b9      	str	r1, [r7, #8]
 8002b38:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	3360      	adds	r3, #96	@ 0x60
 8002b3e:	461a      	mov	r2, r3
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	431a      	orrs	r2, r3
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	601a      	str	r2, [r3, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	371c      	adds	r7, #28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b087      	sub	sp, #28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	3360      	adds	r3, #96	@ 0x60
 8002b74:	461a      	mov	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	601a      	str	r2, [r3, #0]
}
 8002b8e:	bf00      	nop
 8002b90:	371c      	adds	r7, #28
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b087      	sub	sp, #28
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	3360      	adds	r3, #96	@ 0x60
 8002baa:	461a      	mov	r2, r3
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	601a      	str	r2, [r3, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	371c      	adds	r7, #28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bde:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002be2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	431a      	orrs	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bf2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	2a00      	cmp	r2, #0
 8002bfa:	d002      	beq.n	8002c02 <LL_ADC_SetGainCompensation+0x32>
 8002bfc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002c00:	e000      	b.n	8002c04 <LL_ADC_SetGainCompensation+0x34>
 8002c02:	2200      	movs	r2, #0
 8002c04:	431a      	orrs	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	695a      	ldr	r2, [r3, #20]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2107      	movs	r1, #7
 8002c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	401a      	ands	r2, r3
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	f003 0304 	and.w	r3, r3, #4
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c42:	431a      	orrs	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
	...

08002c7c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b089      	sub	sp, #36	@ 0x24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d38 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d020      	beq.n	8002cd2 <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	3330      	adds	r3, #48	@ 0x30
 8002c94:	461a      	mov	r2, r3
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	f003 030c 	and.w	r3, r3, #12
 8002ca0:	4413      	add	r3, r2
 8002ca2:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	f003 031f 	and.w	r3, r3, #31
 8002cae:	211f      	movs	r1, #31
 8002cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	0e9b      	lsrs	r3, r3, #26
 8002cbc:	f003 011f 	and.w	r1, r3, #31
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	f003 031f 	and.w	r3, r3, #31
 8002cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 8002cd0:	e02b      	b.n	8002d2a <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	210f      	movs	r1, #15
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	401a      	ands	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d104      	bne.n	8002cfa <LL_ADC_REG_SetSequencerRanks+0x7e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	0e9b      	lsrs	r3, r3, #26
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	e010      	b.n	8002d1c <LL_ADC_REG_SetSequencerRanks+0xa0>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	fa93 f3a3 	rbit	r3, r3
 8002d04:	613b      	str	r3, [r7, #16]
  return result;
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8002d10:	2320      	movs	r3, #32
 8002d12:	e003      	b.n	8002d1c <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	f001 011f 	and.w	r1, r1, #31
 8002d22:	408b      	lsls	r3, r1
 8002d24:	431a      	orrs	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d2a:	bf00      	nop
 8002d2c:	3724      	adds	r7, #36	@ 0x24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	46021000 	.word	0x46021000

08002d3c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d107      	bne.n	8002d60 <LL_ADC_REG_SetSequencerChAdd+0x24>
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	0e9b      	lsrs	r3, r3, #26
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	2201      	movs	r2, #1
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	e015      	b.n	8002d8c <LL_ADC_REG_SetSequencerChAdd+0x50>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	fa93 f3a3 	rbit	r3, r3
 8002d6a:	60fb      	str	r3, [r7, #12]
  return result;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 8002d76:	2320      	movs	r3, #32
 8002d78:	e003      	b.n	8002d82 <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	fab3 f383 	clz	r3, r3
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	f003 031f 	and.w	r3, r3, #31
 8002d86:	2201      	movs	r2, #1
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002d90:	431a      	orrs	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d96:	bf00      	nop
 8002d98:	371c      	adds	r7, #28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b083      	sub	sp, #12
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	0e9b      	lsrs	r3, r3, #26
 8002db4:	f003 031f 	and.w	r3, r3, #31
 8002db8:	2101      	movs	r1, #1
 8002dba:	fa01 f303 	lsl.w	r3, r1, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	401a      	ands	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	f003 0303 	and.w	r3, r3, #3
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b08b      	sub	sp, #44	@ 0x2c
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4a2d      	ldr	r2, [pc, #180]	@ (8002ed8 <LL_ADC_SetChannelSamplingTime+0xc4>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d042      	beq.n	8002eae <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d104      	bne.n	8002e3c <LL_ADC_SetChannelSamplingTime+0x28>
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	0e9b      	lsrs	r3, r3, #26
 8002e36:	f003 021f 	and.w	r2, r3, #31
 8002e3a:	e011      	b.n	8002e60 <LL_ADC_SetChannelSamplingTime+0x4c>
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	fa93 f3a3 	rbit	r3, r3
 8002e46:	617b      	str	r3, [r7, #20]
  return result;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 8002e52:	2320      	movs	r3, #32
 8002e54:	e003      	b.n	8002e5e <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	fab3 f383 	clz	r3, r3
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	0e5b      	lsrs	r3, r3, #25
 8002e64:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8002e68:	460b      	mov	r3, r1
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	1ad2      	subs	r2, r2, r3
 8002e72:	4613      	mov	r3, r2
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4413      	add	r3, r2
 8002e78:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	3314      	adds	r3, #20
 8002e7e:	461a      	mov	r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	0e5b      	lsrs	r3, r3, #25
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	f003 0304 	and.w	r3, r3, #4
 8002e8a:	4413      	add	r3, r2
 8002e8c:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	2107      	movs	r1, #7
 8002e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e96:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	401a      	ands	r2, r3
 8002e9e:	6879      	ldr	r1, [r7, #4]
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8002eac:	e00e      	b.n	8002ecc <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	695a      	ldr	r2, [r3, #20]
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	401a      	ands	r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	0219      	lsls	r1, r3, #8
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	400b      	ands	r3, r1
 8002ec2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	615a      	str	r2, [r3, #20]
}
 8002ecc:	bf00      	nop
 8002ece:	372c      	adds	r7, #44	@ 0x2c
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	46021000 	.word	0x46021000

08002edc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	401a      	ands	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0318 	and.w	r3, r3, #24
 8002efe:	4908      	ldr	r1, [pc, #32]	@ (8002f20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002f00:	40d9      	lsrs	r1, r3
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	400b      	ands	r3, r1
 8002f06:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002f12:	bf00      	nop
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	000fffff 	.word	0x000fffff

08002f24 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002f34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6093      	str	r3, [r2, #8]
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f5c:	d101      	bne.n	8002f62 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e000      	b.n	8002f64 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002f80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f84:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	609a      	str	r2, [r3, #8]
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fac:	d101      	bne.n	8002fb2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e000      	b.n	8002fb4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fd4:	f043 0201 	orr.w	r2, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	609a      	str	r2, [r3, #8]
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ff8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ffc:	f043 0202 	orr.w	r2, r3, #2
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	609a      	str	r2, [r3, #8]
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d101      	bne.n	8003028 <LL_ADC_IsEnabled+0x18>
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <LL_ADC_IsEnabled+0x1a>
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b02      	cmp	r3, #2
 8003048:	d101      	bne.n	800304e <LL_ADC_IsDisableOngoing+0x18>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <LL_ADC_IsDisableOngoing+0x1a>
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800306c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003070:	f043 0204 	orr.w	r2, r3, #4
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	609a      	str	r2, [r3, #8]
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 0304 	and.w	r3, r3, #4
 8003094:	2b04      	cmp	r3, #4
 8003096:	d101      	bne.n	800309c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003098:	2301      	movs	r3, #1
 800309a:	e000      	b.n	800309e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr

080030aa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b08      	cmp	r3, #8
 80030bc:	d101      	bne.n	80030c2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08a      	sub	sp, #40	@ 0x28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030d8:	2300      	movs	r3, #0
 80030da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 80030de:	2300      	movs	r3, #0
 80030e0:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e2b3      	b.n	8003658 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d003      	beq.n	8003100 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a8b      	ldr	r2, [pc, #556]	@ (800332c <HAL_ADC_Init+0x25c>)
 80030fe:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003104:	2b00      	cmp	r3, #0
 8003106:	d109      	bne.n	800311c <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff f80f 	bl	800212c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff ff11 	bl	8002f48 <LL_ADC_IsDeepPowerDownEnabled>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d004      	beq.n	8003136 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff fef7 	bl	8002f24 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff ff2c 	bl	8002f98 <LL_ADC_IsInternalRegulatorEnabled>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d115      	bne.n	8003172 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff ff10 	bl	8002f70 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003150:	4b77      	ldr	r3, [pc, #476]	@ (8003330 <HAL_ADC_Init+0x260>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	099b      	lsrs	r3, r3, #6
 8003156:	4a77      	ldr	r2, [pc, #476]	@ (8003334 <HAL_ADC_Init+0x264>)
 8003158:	fba2 2303 	umull	r2, r3, r2, r3
 800315c:	099b      	lsrs	r3, r3, #6
 800315e:	3301      	adds	r3, #1
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003164:	e002      	b.n	800316c <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	3b01      	subs	r3, #1
 800316a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1f9      	bne.n	8003166 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff0e 	bl	8002f98 <LL_ADC_IsInternalRegulatorEnabled>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10e      	bne.n	80031a0 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003186:	f043 0210 	orr.w	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003192:	f043 0201 	orr.w	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff ff6d 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 80031aa:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f040 8244 	bne.w	8003642 <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f040 8240 	bne.w	8003642 <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031c6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80031ca:	f043 0202 	orr.w	r2, r3, #2
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ff1a 	bl	8003010 <LL_ADC_IsEnabled>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d140      	bne.n	8003264 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a51      	ldr	r2, [pc, #324]	@ (800332c <HAL_ADC_Init+0x25c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d028      	beq.n	800323e <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a51      	ldr	r2, [pc, #324]	@ (8003338 <HAL_ADC_Init+0x268>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d109      	bne.n	800320a <HAL_ADC_Init+0x13a>
 80031f6:	4850      	ldr	r0, [pc, #320]	@ (8003338 <HAL_ADC_Init+0x268>)
 80031f8:	f7ff ff0a 	bl	8003010 <LL_ADC_IsEnabled>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	bf0c      	ite	eq
 8003202:	2301      	moveq	r3, #1
 8003204:	2300      	movne	r3, #0
 8003206:	b2db      	uxtb	r3, r3
 8003208:	e008      	b.n	800321c <HAL_ADC_Init+0x14c>
 800320a:	4848      	ldr	r0, [pc, #288]	@ (800332c <HAL_ADC_Init+0x25c>)
 800320c:	f7ff ff00 	bl	8003010 <LL_ADC_IsEnabled>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	bf0c      	ite	eq
 8003216:	2301      	moveq	r3, #1
 8003218:	2300      	movne	r3, #0
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d021      	beq.n	8003264 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a44      	ldr	r2, [pc, #272]	@ (8003338 <HAL_ADC_Init+0x268>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d101      	bne.n	800322e <HAL_ADC_Init+0x15e>
 800322a:	4a44      	ldr	r2, [pc, #272]	@ (800333c <HAL_ADC_Init+0x26c>)
 800322c:	e000      	b.n	8003230 <HAL_ADC_Init+0x160>
 800322e:	4a44      	ldr	r2, [pc, #272]	@ (8003340 <HAL_ADC_Init+0x270>)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	4619      	mov	r1, r3
 8003236:	4610      	mov	r0, r2
 8003238:	f7ff fbd8 	bl	80029ec <LL_ADC_SetCommonClock>
 800323c:	e012      	b.n	8003264 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	4619      	mov	r1, r3
 8003248:	4610      	mov	r0, r2
 800324a:	f7ff fc03 	bl	8002a54 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 800324e:	4b3c      	ldr	r3, [pc, #240]	@ (8003340 <HAL_ADC_Init+0x270>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800325e:	4938      	ldr	r1, [pc, #224]	@ (8003340 <HAL_ADC_Init+0x270>)
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a30      	ldr	r2, [pc, #192]	@ (800332c <HAL_ADC_Init+0x25c>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d010      	beq.n	8003290 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003274:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800327a:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8003280:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003288:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 800328a:	4313      	orrs	r3, r2
 800328c:	623b      	str	r3, [r7, #32]
 800328e:	e030      	b.n	80032f2 <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	7f1b      	ldrb	r3, [r3, #28]
 8003294:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800329c:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800329e:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80032a4:	2a00      	cmp	r2, #0
 80032a6:	d002      	beq.n	80032ae <HAL_ADC_Init+0x1de>
 80032a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80032ac:	e000      	b.n	80032b0 <HAL_ADC_Init+0x1e0>
 80032ae:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032b0:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80032b6:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	da04      	bge.n	80032ca <HAL_ADC_Init+0x1fa>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032c8:	e001      	b.n	80032ce <HAL_ADC_Init+0x1fe>
 80032ca:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 80032ce:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4918      	ldr	r1, [pc, #96]	@ (8003338 <HAL_ADC_Init+0x268>)
 80032d6:	428b      	cmp	r3, r1
 80032d8:	d103      	bne.n	80032e2 <HAL_ADC_Init+0x212>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032e0:	e003      	b.n	80032ea <HAL_ADC_Init+0x21a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032e8:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80032ea:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032ec:	6a3a      	ldr	r2, [r7, #32]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d12f      	bne.n	800335c <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a0a      	ldr	r2, [pc, #40]	@ (800332c <HAL_ADC_Init+0x25c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d007      	beq.n	8003316 <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	3b01      	subs	r3, #1
 800330c:	045b      	lsls	r3, r3, #17
 800330e:	6a3a      	ldr	r2, [r7, #32]
 8003310:	4313      	orrs	r3, r2
 8003312:	623b      	str	r3, [r7, #32]
 8003314:	e022      	b.n	800335c <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800331c:	2b00      	cmp	r3, #0
 800331e:	d111      	bne.n	8003344 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003326:	623b      	str	r3, [r7, #32]
 8003328:	e018      	b.n	800335c <HAL_ADC_Init+0x28c>
 800332a:	bf00      	nop
 800332c:	46021000 	.word	0x46021000
 8003330:	2000035c 	.word	0x2000035c
 8003334:	053e2d63 	.word	0x053e2d63
 8003338:	42028000 	.word	0x42028000
 800333c:	42028308 	.word	0x42028308
 8003340:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003348:	f043 0220 	orr.w	r2, r3, #32
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003354:	f043 0201 	orr.w	r2, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a92      	ldr	r2, [pc, #584]	@ (80035ac <HAL_ADC_Init+0x4dc>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d018      	beq.n	8003398 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336a:	2b00      	cmp	r3, #0
 800336c:	d009      	beq.n	8003382 <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003372:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800337a:	4313      	orrs	r3, r2
 800337c:	6a3a      	ldr	r2, [r7, #32]
 800337e:	4313      	orrs	r3, r2
 8003380:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68da      	ldr	r2, [r3, #12]
 8003388:	4b89      	ldr	r3, [pc, #548]	@ (80035b0 <HAL_ADC_Init+0x4e0>)
 800338a:	4013      	ands	r3, r2
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	6812      	ldr	r2, [r2, #0]
 8003390:	6a39      	ldr	r1, [r7, #32]
 8003392:	430b      	orrs	r3, r1
 8003394:	60d3      	str	r3, [r2, #12]
 8003396:	e031      	b.n	80033fc <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800339c:	2b00      	cmp	r3, #0
 800339e:	d009      	beq.n	80033b4 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a4:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ac:	4313      	orrs	r3, r2
 80033ae:	6a3a      	ldr	r2, [r7, #32]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	4b7e      	ldr	r3, [pc, #504]	@ (80035b4 <HAL_ADC_Init+0x4e4>)
 80033bc:	4013      	ands	r3, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6812      	ldr	r2, [r2, #0]
 80033c2:	6a39      	ldr	r1, [r7, #32]
 80033c4:	430b      	orrs	r3, r1
 80033c6:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d008      	beq.n	80033e2 <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1a      	ldr	r2, [r3, #32]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d008      	beq.n	80033fc <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a6a      	ldr	r2, [pc, #424]	@ (80035ac <HAL_ADC_Init+0x4dc>)
 8003402:	4293      	cmp	r3, r2
 8003404:	f000 8093 	beq.w	800352e <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff fe39 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 8003412:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fe46 	bl	80030aa <LL_ADC_INJ_IsConversionOngoing>
 800341e:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d161      	bne.n	80034ea <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d15e      	bne.n	80034ea <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	7f1b      	ldrb	r3, [r3, #28]
 8003430:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4960      	ldr	r1, [pc, #384]	@ (80035b8 <HAL_ADC_Init+0x4e8>)
 8003438:	428b      	cmp	r3, r1
 800343a:	d102      	bne.n	8003442 <HAL_ADC_Init+0x372>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003440:	e002      	b.n	8003448 <HAL_ADC_Init+0x378>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003446:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003448:	4313      	orrs	r3, r2
 800344a:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003456:	f023 0303 	bic.w	r3, r3, #3
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	6a39      	ldr	r1, [r7, #32]
 8003460:	430b      	orrs	r3, r1
 8003462:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d007      	beq.n	800347c <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	4619      	mov	r1, r3
 8003476:	4610      	mov	r0, r2
 8003478:	f7ff fbaa 	bl	8002bd0 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003482:	2b01      	cmp	r3, #1
 8003484:	d11e      	bne.n	80034c4 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800348a:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	691a      	ldr	r2, [r3, #16]
 8003492:	4b4a      	ldr	r3, [pc, #296]	@ (80035bc <HAL_ADC_Init+0x4ec>)
 8003494:	4013      	ands	r3, r2
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800349a:	0411      	lsls	r1, r2, #16
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80034a0:	4311      	orrs	r1, r2
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80034a6:	4311      	orrs	r1, r2
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80034ac:	4311      	orrs	r1, r2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80034b2:	0892      	lsrs	r2, r2, #2
 80034b4:	430a      	orrs	r2, r1
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f042 0201 	orr.w	r2, r2, #1
 80034c0:	611a      	str	r2, [r3, #16]
 80034c2:	e007      	b.n	80034d4 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691a      	ldr	r2, [r3, #16]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0201 	bic.w	r2, r2, #1
 80034d2:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d10c      	bne.n	800350c <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f8:	f023 010f 	bic.w	r1, r3, #15
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003500:	1e5a      	subs	r2, r3, #1
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	631a      	str	r2, [r3, #48]	@ 0x30
 800350a:	e007      	b.n	800351c <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 020f 	bic.w	r2, r2, #15
 800351a:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003520:	f023 0303 	bic.w	r3, r3, #3
 8003524:	f043 0201 	orr.w	r2, r3, #1
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800352c:	e092      	b.n	8003654 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003534:	2b01      	cmp	r3, #1
 8003536:	d111      	bne.n	800355c <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8003540:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8003546:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 800354c:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800354e:	69fa      	ldr	r2, [r7, #28]
 8003550:	4313      	orrs	r3, r2
 8003552:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f043 0301 	orr.w	r3, r3, #1
 800355a:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	4b17      	ldr	r3, [pc, #92]	@ (80035c0 <HAL_ADC_Init+0x4f0>)
 8003564:	4013      	ands	r3, r2
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6812      	ldr	r2, [r2, #0]
 800356a:	69f9      	ldr	r1, [r7, #28]
 800356c:	430b      	orrs	r3, r1
 800356e:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6818      	ldr	r0, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003578:	461a      	mov	r2, r3
 800357a:	2100      	movs	r1, #0
 800357c:	f7ff fb4b 	bl	8002c16 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6818      	ldr	r0, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003588:	461a      	mov	r2, r3
 800358a:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 800358e:	f7ff fb42 	bl	8002c16 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d114      	bne.n	80035c4 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f062 020f 	orn	r2, r2, #15
 80035a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80035aa:	e024      	b.n	80035f6 <HAL_ADC_Init+0x526>
 80035ac:	46021000 	.word	0x46021000
 80035b0:	fff0c013 	.word	0xfff0c013
 80035b4:	ffde800d 	.word	0xffde800d
 80035b8:	42028000 	.word	0x42028000
 80035bc:	fc00f81e 	.word	0xfc00f81e
 80035c0:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035cc:	d113      	bne.n	80035f6 <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d8:	3b01      	subs	r3, #1
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	f003 031c 	and.w	r3, r3, #28
 80035e0:	f06f 020f 	mvn.w	r2, #15
 80035e4:	fa02 f103 	lsl.w	r1, r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	430a      	orrs	r2, r1
 80035f4:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	4b18      	ldr	r3, [pc, #96]	@ (8003660 <HAL_ADC_Init+0x590>)
 80035fe:	4013      	ands	r3, r2
 8003600:	6a3a      	ldr	r2, [r7, #32]
 8003602:	429a      	cmp	r2, r3
 8003604:	d10b      	bne.n	800361e <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003610:	f023 0303 	bic.w	r3, r3, #3
 8003614:	f043 0201 	orr.w	r2, r3, #1
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800361c:	e01a      	b.n	8003654 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003622:	f023 0312 	bic.w	r3, r3, #18
 8003626:	f043 0210 	orr.w	r2, r3, #16
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003632:	f043 0201 	orr.w	r2, r3, #1
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8003640:	e008      	b.n	8003654 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003646:	f043 0210 	orr.w	r2, r3, #16
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8003654:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003658:	4618      	mov	r0, r3
 800365a:	3728      	adds	r7, #40	@ 0x28
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	833ffff3 	.word	0x833ffff3

08003664 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b0a2      	sub	sp, #136	@ 0x88
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fd05 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	f040 80e9 	bne.w	8003854 <HAL_ADC_Start_DMA+0x1f0>
  {
    __HAL_LOCK(hadc);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <HAL_ADC_Start_DMA+0x2c>
 800368c:	2302      	movs	r3, #2
 800368e:	e0e6      	b.n	800385e <HAL_ADC_Start_DMA+0x1fa>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f001 fa33 	bl	8004b04 <ADC_Enable>
 800369e:	4603      	mov	r3, r0
 80036a0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80036a4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f040 80ce 	bne.w	800384a <HAL_ADC_Start_DMA+0x1e6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036b2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036b6:	f023 0301 	bic.w	r3, r3, #1
 80036ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	679a      	str	r2, [r3, #120]	@ 0x78
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a68      	ldr	r2, [pc, #416]	@ (8003868 <HAL_ADC_Start_DMA+0x204>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d010      	beq.n	80036ee <HAL_ADC_Start_DMA+0x8a>
          {
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
          }
#endif /* ADC_MULTIMODE_SUPPORT */
          /* Check if a conversion is on going on ADC group injected */
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d006      	beq.n	80036e6 <HAL_ADC_Start_DMA+0x82>
          {
            /* Reset ADC error code fields related to regular conversions only */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036dc:	f023 0206 	bic.w	r2, r3, #6
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80036e4:	e006      	b.n	80036f4 <HAL_ADC_Start_DMA+0x90>
          }
          else
          {
            /* Reset all ADC error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	67da      	str	r2, [r3, #124]	@ 0x7c
 80036ec:	e002      	b.n	80036f4 <HAL_ADC_Start_DMA+0x90>
          }
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	67da      	str	r2, [r3, #124]	@ 0x7c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f8:	4a5c      	ldr	r2, [pc, #368]	@ (800386c <HAL_ADC_Start_DMA+0x208>)
 80036fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003700:	4a5b      	ldr	r2, [pc, #364]	@ (8003870 <HAL_ADC_Start_DMA+0x20c>)
 8003702:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003708:	4a5a      	ldr	r2, [pc, #360]	@ (8003874 <HAL_ADC_Start_DMA+0x210>)
 800370a:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	221c      	movs	r2, #28
 8003712:	601a      	str	r2, [r3, #0]

        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0210 	orr.w	r2, r2, #16
 800372a:	605a      	str	r2, [r3, #4]

        if (hadc->Instance == ADC4)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a4d      	ldr	r2, [pc, #308]	@ (8003868 <HAL_ADC_Start_DMA+0x204>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d107      	bne.n	8003746 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Enable ADC DMA mode */
          hadc->Instance->CFGR1 |= ADC4_CFGR1_DMAEN;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f042 0201 	orr.w	r2, r2, #1
 8003744:	60da      	str	r2, [r3, #12]
        }

        /* Start the DMA channel */
        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800374c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003750:	2b00      	cmp	r3, #0
 8003752:	d04f      	beq.n	80037f4 <HAL_ADC_Start_DMA+0x190>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375a:	2b00      	cmp	r3, #0
 800375c:	d046      	beq.n	80037ec <HAL_ADC_Start_DMA+0x188>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003762:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d040      	beq.n	80037ec <HAL_ADC_Start_DMA+0x188>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800376e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	f107 0314 	add.w	r3, r7, #20
 8003776:	4611      	mov	r1, r2
 8003778:	4618      	mov	r0, r3
 800377a:	f002 ffdf 	bl	800673c <HAL_DMAEx_List_GetNodeConfig>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_ADC_Start_DMA+0x124>
            {
              return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e06a      	b.n	800385e <HAL_ADC_Start_DMA+0x1fa>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8003788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800378a:	2b02      	cmp	r3, #2
 800378c:	d104      	bne.n	8003798 <HAL_ADC_Start_DMA+0x134>
            {
              /* Word -> Bytes */
              LengthInBytes = Length * 4U;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003796:	e00a      	b.n	80037ae <HAL_ADC_Start_DMA+0x14a>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8003798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800379a:	2b01      	cmp	r3, #1
 800379c:	d104      	bne.n	80037a8 <HAL_ADC_Start_DMA+0x144>
            {
              /* Halfword -> Bytes */
              LengthInBytes = Length * 2U;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037a6:	e002      	b.n	80037ae <HAL_ADC_Start_DMA+0x14a>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              LengthInBytes = Length;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)LengthInBytes;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80037ba:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037de:	4618      	mov	r0, r3
 80037e0:	f002 ff18 	bl	8006614 <HAL_DMAEx_List_Start_IT>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80037ea:	e028      	b.n	800383e <HAL_ADC_Start_DMA+0x1da>
          }
          else
          {
            tmp_hal_status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80037f2:	e024      	b.n	800383e <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d104      	bne.n	8003808 <HAL_ADC_Start_DMA+0x1a4>
          {
            /* Word -> Bytes */
            LengthInBytes = Length * 4U;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003806:	e00c      	b.n	8003822 <HAL_ADC_Start_DMA+0x1be>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d104      	bne.n	800381c <HAL_ADC_Start_DMA+0x1b8>
          {
            /* Halfword -> Bytes */
            LengthInBytes = Length * 2U;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800381a:	e002      	b.n	8003822 <HAL_ADC_Start_DMA+0x1be>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            LengthInBytes = Length;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3340      	adds	r3, #64	@ 0x40
 800382c:	4619      	mov	r1, r3
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003834:	f002 fa22 	bl	8005c7c <HAL_DMA_Start_IT>
 8003838:	4603      	mov	r3, r0
 800383a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff fc0a 	bl	800305c <LL_ADC_REG_StartConversion>
 8003848:	e007      	b.n	800385a <HAL_ADC_Start_DMA+0x1f6>
      }
      else
      {
        __HAL_UNLOCK(hadc);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8003852:	e002      	b.n	800385a <HAL_ADC_Start_DMA+0x1f6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003854:	2302      	movs	r3, #2
 8003856:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  return tmp_hal_status;
 800385a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800385e:	4618      	mov	r0, r3
 8003860:	3788      	adds	r7, #136	@ 0x88
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	46021000 	.word	0x46021000
 800386c:	08004ca3 	.word	0x08004ca3
 8003870:	08004d7b 	.word	0x08004d7b
 8003874:	08004d97 	.word	0x08004d97

08003878 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b088      	sub	sp, #32
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003880:	2300      	movs	r3, #0
 8003882:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d017      	beq.n	80038ce <HAL_ADC_IRQHandler+0x56>
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d012      	beq.n	80038ce <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ac:	f003 0310 	and.w	r3, r3, #16
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d105      	bne.n	80038c0 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038b8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f001 fc35 	bl	8005130 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2202      	movs	r2, #2
 80038cc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d004      	beq.n	80038e2 <HAL_ADC_IRQHandler+0x6a>
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f003 0304 	and.w	r3, r3, #4
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10b      	bne.n	80038fa <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f000 80a4 	beq.w	8003a36 <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	f003 0308 	and.w	r3, r3, #8
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 809e 	beq.w	8003a36 <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	d105      	bne.n	8003912 <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800390a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a3d      	ldr	r2, [pc, #244]	@ (8003a0c <HAL_ADC_IRQHandler+0x194>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d047      	beq.n	80039ac <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff f997 	bl	8002c54 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d07d      	beq.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d174      	bne.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0308 	and.w	r3, r3, #8
 8003948:	2b08      	cmp	r3, #8
 800394a:	d16d      	bne.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff fb97 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d11a      	bne.n	8003992 <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 020c 	bic.w	r2, r2, #12
 800396a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003970:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800397c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d151      	bne.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003988:	f043 0201 	orr.w	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	679a      	str	r2, [r3, #120]	@ 0x78
 8003990:	e04a      	b.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003996:	f043 0210 	orr.w	r2, r3, #16
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039a2:	f043 0201 	orr.w	r2, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80039aa:	e03d      	b.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff f94f 	bl	8002c54 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d035      	beq.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d130      	bne.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d129      	bne.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff fb53 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d115      	bne.n	8003a10 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 020c 	bic.w	r2, r2, #12
 80039f2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039fc:	f023 0301 	bic.w	r3, r3, #1
 8003a00:	f043 0201 	orr.w	r2, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	679a      	str	r2, [r3, #120]	@ 0x78
 8003a08:	e00e      	b.n	8003a28 <HAL_ADC_IRQHandler+0x1b0>
 8003a0a:	bf00      	nop
 8003a0c:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a14:	f043 0220 	orr.w	r2, r3, #32
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a20:	f043 0201 	orr.w	r2, r3, #1
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7fe fb35 	bl	8002098 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	220c      	movs	r2, #12
 8003a34:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a6d      	ldr	r2, [pc, #436]	@ (8003bf0 <HAL_ADC_IRQHandler+0x378>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d06f      	beq.n	8003b20 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	f003 0320 	and.w	r3, r3, #32
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <HAL_ADC_IRQHandler+0x1dc>
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f003 0320 	and.w	r3, r3, #32
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d109      	bne.n	8003a68 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d060      	beq.n	8003b20 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d05b      	beq.n	8003b20 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a6c:	f003 0310 	and.w	r3, r3, #16
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d105      	bne.n	8003a80 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a78:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff f9b2 	bl	8002dee <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003a8a:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff f8df 	bl	8002c54 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a96:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d035      	beq.n	8003b12 <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <HAL_ADC_IRQHandler+0x248>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d02d      	beq.n	8003b12 <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d128      	bne.n	8003b12 <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aca:	2b40      	cmp	r3, #64	@ 0x40
 8003acc:	d121      	bne.n	8003b12 <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff fae9 	bl	80030aa <LL_ADC_INJ_IsConversionOngoing>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d119      	bne.n	8003b12 <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003aec:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003af2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d105      	bne.n	8003b12 <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b0a:	f043 0201 	orr.w	r2, r3, #1
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f001 faee 	bl	80050f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2260      	movs	r2, #96	@ 0x60
 8003b1e:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d011      	beq.n	8003b4e <HAL_ADC_IRQHandler+0x2d6>
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00c      	beq.n	8003b4e <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b38:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f8d5 	bl	8003cf0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2280      	movs	r2, #128	@ 0x80
 8003b4c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d012      	beq.n	8003b7e <HAL_ADC_IRQHandler+0x306>
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00d      	beq.n	8003b7e <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b66:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f001 faca 	bl	8005108 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b7c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d012      	beq.n	8003bae <HAL_ADC_IRQHandler+0x336>
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b96:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f001 fabc 	bl	800511c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	f003 0310 	and.w	r3, r3, #16
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d03d      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x3bc>
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	f003 0310 	and.w	r3, r3, #16
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d038      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d102      	bne.n	8003bd0 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	61fb      	str	r3, [r7, #28]
 8003bce:	e01b      	b.n	8003c08 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a06      	ldr	r2, [pc, #24]	@ (8003bf0 <HAL_ADC_IRQHandler+0x378>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d00c      	beq.n	8003bf4 <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f003 0303 	and.w	r3, r3, #3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00f      	beq.n	8003c08 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8003be8:	2301      	movs	r3, #1
 8003bea:	61fb      	str	r3, [r7, #28]
 8003bec:	e00c      	b.n	8003c08 <HAL_ADC_IRQHandler+0x390>
 8003bee:	bf00      	nop
 8003bf0:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff f8ea 	bl	8002dd2 <LL_ADC_REG_GetDMATransfer>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8003c04:	2301      	movs	r3, #1
 8003c06:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d10e      	bne.n	8003c2c <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c12:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c1e:	f043 0202 	orr.w	r2, r3, #2
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 f86c 	bl	8003d04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2210      	movs	r2, #16
 8003c32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d01b      	beq.n	8003c76 <HAL_ADC_IRQHandler+0x3fe>
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d016      	beq.n	8003c76 <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c4c:	f003 0310 	and.w	r3, r3, #16
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d105      	bne.n	8003c60 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c58:	f043 0201 	orr.w	r2, r3, #1
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 f86d 	bl	8003d40 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0201 	bic.w	r2, r2, #1
 8003c74:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a17      	ldr	r2, [pc, #92]	@ (8003cd8 <HAL_ADC_IRQHandler+0x460>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d126      	bne.n	8003cce <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00c      	beq.n	8003ca4 <HAL_ADC_IRQHandler+0x42c>
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d007      	beq.n	8003ca4 <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f83f 	bl	8003d18 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ca2:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00f      	beq.n	8003cce <HAL_ADC_IRQHandler+0x456>
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00a      	beq.n	8003cce <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 f837 	bl	8003d2c <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ccc:	605a      	str	r2, [r3, #4]
    }
  }
}
 8003cce:	bf00      	nop
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	46021000 	.word	0x46021000

08003cdc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b0bc      	sub	sp, #240	@ 0xf0
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4aa8      	ldr	r2, [pc, #672]	@ (8004010 <HAL_ADC_ConfigChannel+0x2bc>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d103      	bne.n	8003d7a <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d102      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x36>
 8003d84:	2302      	movs	r3, #2
 8003d86:	f000 beb5 	b.w	8004af4 <HAL_ADC_ConfigChannel+0xda0>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff f974 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f040 8695 	bne.w	8004ace <HAL_ADC_ConfigChannel+0xd7a>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a99      	ldr	r2, [pc, #612]	@ (8004010 <HAL_ADC_ConfigChannel+0x2bc>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	f000 83ea 	beq.w	8004584 <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d108      	bne.n	8003dce <HAL_ADC_ConfigChannel+0x7a>
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	0e9b      	lsrs	r3, r3, #26
 8003dc2:	f003 031f 	and.w	r3, r3, #31
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	e01d      	b.n	8003e0a <HAL_ADC_ConfigChannel+0xb6>
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003dda:	fa93 f3a3 	rbit	r3, r3
 8003dde:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 8003de2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003de6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 8003dea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 8003df2:	2320      	movs	r3, #32
 8003df4:	e004      	b.n	8003e00 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 8003df6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dfa:	fab3 f383 	clz	r3, r3
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	f003 031f 	and.w	r3, r3, #31
 8003e04:	2201      	movs	r2, #1
 8003e06:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6812      	ldr	r2, [r2, #0]
 8003e0e:	69d1      	ldr	r1, [r2, #28]
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6812      	ldr	r2, [r2, #0]
 8003e14:	430b      	orrs	r3, r1
 8003e16:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6818      	ldr	r0, [r3, #0]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	6859      	ldr	r1, [r3, #4]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	461a      	mov	r2, r3
 8003e26:	f7fe ff29 	bl	8002c7c <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7ff f928 	bl	8003084 <LL_ADC_REG_IsConversionOngoing>
 8003e34:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff f934 	bl	80030aa <LL_ADC_INJ_IsConversionOngoing>
 8003e42:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f040 81ed 	bne.w	800422a <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f040 81e8 	bne.w	800422a <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6818      	ldr	r0, [r3, #0]
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	6819      	ldr	r1, [r3, #0]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	461a      	mov	r2, r3
 8003e68:	f7fe ffd4 	bl	8002e14 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	695a      	ldr	r2, [r3, #20]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	089b      	lsrs	r3, r3, #2
 8003e78:	f003 0303 	and.w	r3, r3, #3
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d046      	beq.n	8003f1c <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6818      	ldr	r0, [r3, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	6919      	ldr	r1, [r3, #16]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e9e:	f7fe fdf9 	bl	8002a94 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6919      	ldr	r1, [r3, #16]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f7fe fe3d 	bl	8002b2e <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	7e9b      	ldrb	r3, [r3, #26]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d11e      	bne.n	8003efa <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d102      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x17e>
 8003ecc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ed0:	e000      	b.n	8003ed4 <HAL_ADC_ConfigChannel+0x180>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	f7fe fe60 	bl	8002b9a <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6818      	ldr	r0, [r3, #0]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d102      	bne.n	8003ef0 <HAL_ADC_ConfigChannel+0x19c>
 8003eea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003eee:	e000      	b.n	8003ef2 <HAL_ADC_ConfigChannel+0x19e>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	f7fe fe36 	bl	8002b64 <LL_ADC_SetOffsetSignedSaturation>
 8003ef8:	e197      	b.n	800422a <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6818      	ldr	r0, [r3, #0]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	2200      	movs	r2, #0
 8003f04:	4619      	mov	r1, r3
 8003f06:	f7fe fe48 	bl	8002b9a <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6818      	ldr	r0, [r3, #0]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	2200      	movs	r2, #0
 8003f14:	4619      	mov	r1, r3
 8003f16:	f7fe fe25 	bl	8002b64 <LL_ADC_SetOffsetSignedSaturation>
 8003f1a:	e186      	b.n	800422a <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2100      	movs	r1, #0
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fe fdd7 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10a      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x1f4>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7fe fdcc 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	0e9b      	lsrs	r3, r3, #26
 8003f42:	f003 021f 	and.w	r2, r3, #31
 8003f46:	e01e      	b.n	8003f86 <HAL_ADC_ConfigChannel+0x232>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fe fdc1 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f5e:	fa93 f3a3 	rbit	r3, r3
 8003f62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8003f66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 8003f6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 8003f76:	2320      	movs	r3, #32
 8003f78:	e004      	b.n	8003f84 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 8003f7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003f7e:	fab3 f383 	clz	r3, r3
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d105      	bne.n	8003f9e <HAL_ADC_ConfigChannel+0x24a>
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	0e9b      	lsrs	r3, r3, #26
 8003f98:	f003 031f 	and.w	r3, r3, #31
 8003f9c:	e018      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x27c>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003faa:	fa93 f3a3 	rbit	r3, r3
 8003fae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003fb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003fb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003fba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 8003fc2:	2320      	movs	r3, #32
 8003fc4:	e004      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 8003fc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003fca:	fab3 f383 	clz	r3, r3
 8003fce:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d107      	bne.n	8003fe4 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6818      	ldr	r0, [r3, #0]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	2300      	movs	r3, #0
 8003fde:	2100      	movs	r1, #0
 8003fe0:	f7fe fd58 	bl	8002a94 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2101      	movs	r1, #1
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fe fd73 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d10c      	bne.n	8004014 <HAL_ADC_ConfigChannel+0x2c0>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2101      	movs	r1, #1
 8004000:	4618      	mov	r0, r3
 8004002:	f7fe fd68 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8004006:	4603      	mov	r3, r0
 8004008:	0e9b      	lsrs	r3, r3, #26
 800400a:	f003 021f 	and.w	r2, r3, #31
 800400e:	e020      	b.n	8004052 <HAL_ADC_ConfigChannel+0x2fe>
 8004010:	46021000 	.word	0x46021000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2101      	movs	r1, #1
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fd5b 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8004020:	4603      	mov	r3, r0
 8004022:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800402a:	fa93 f3a3 	rbit	r3, r3
 800402e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004032:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004036:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800403a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 8004042:	2320      	movs	r3, #32
 8004044:	e004      	b.n	8004050 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 8004046:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800404a:	fab3 f383 	clz	r3, r3
 800404e:	b2db      	uxtb	r3, r3
 8004050:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d105      	bne.n	800406a <HAL_ADC_ConfigChannel+0x316>
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	0e9b      	lsrs	r3, r3, #26
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	e018      	b.n	800409c <HAL_ADC_ConfigChannel+0x348>
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004072:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004076:	fa93 f3a3 	rbit	r3, r3
 800407a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800407e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004082:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004086:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 800408e:	2320      	movs	r3, #32
 8004090:	e004      	b.n	800409c <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 8004092:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004096:	fab3 f383 	clz	r3, r3
 800409a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800409c:	429a      	cmp	r2, r3
 800409e:	d107      	bne.n	80040b0 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6818      	ldr	r0, [r3, #0]
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	2300      	movs	r3, #0
 80040aa:	2101      	movs	r1, #1
 80040ac:	f7fe fcf2 	bl	8002a94 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2102      	movs	r1, #2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fe fd0d 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 80040bc:	4603      	mov	r3, r0
 80040be:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10a      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x388>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2102      	movs	r1, #2
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7fe fd02 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 80040d2:	4603      	mov	r3, r0
 80040d4:	0e9b      	lsrs	r3, r3, #26
 80040d6:	f003 021f 	and.w	r2, r3, #31
 80040da:	e01e      	b.n	800411a <HAL_ADC_ConfigChannel+0x3c6>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2102      	movs	r1, #2
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe fcf7 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040f2:	fa93 f3a3 	rbit	r3, r3
 80040f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80040fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004102:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 800410a:	2320      	movs	r3, #32
 800410c:	e004      	b.n	8004118 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800410e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004112:	fab3 f383 	clz	r3, r3
 8004116:	b2db      	uxtb	r3, r3
 8004118:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d105      	bne.n	8004132 <HAL_ADC_ConfigChannel+0x3de>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	0e9b      	lsrs	r3, r3, #26
 800412c:	f003 031f 	and.w	r3, r3, #31
 8004130:	e018      	b.n	8004164 <HAL_ADC_ConfigChannel+0x410>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800413e:	fa93 f3a3 	rbit	r3, r3
 8004142:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004146:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800414a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800414e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 8004156:	2320      	movs	r3, #32
 8004158:	e004      	b.n	8004164 <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 800415a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800415e:	fab3 f383 	clz	r3, r3
 8004162:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004164:	429a      	cmp	r2, r3
 8004166:	d107      	bne.n	8004178 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6818      	ldr	r0, [r3, #0]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	2300      	movs	r3, #0
 8004172:	2102      	movs	r1, #2
 8004174:	f7fe fc8e 	bl	8002a94 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2103      	movs	r1, #3
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe fca9 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 8004184:	4603      	mov	r3, r0
 8004186:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10a      	bne.n	80041a4 <HAL_ADC_ConfigChannel+0x450>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2103      	movs	r1, #3
 8004194:	4618      	mov	r0, r3
 8004196:	f7fe fc9e 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 800419a:	4603      	mov	r3, r0
 800419c:	0e9b      	lsrs	r3, r3, #26
 800419e:	f003 021f 	and.w	r2, r3, #31
 80041a2:	e01a      	b.n	80041da <HAL_ADC_ConfigChannel+0x486>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2103      	movs	r1, #3
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7fe fc93 	bl	8002ad6 <LL_ADC_GetOffsetChannel>
 80041b0:	4603      	mov	r3, r0
 80041b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80041b6:	fa93 f3a3 	rbit	r3, r3
 80041ba:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80041bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80041c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 80041ca:	2320      	movs	r3, #32
 80041cc:	e004      	b.n	80041d8 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 80041ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041d2:	fab3 f383 	clz	r3, r3
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d105      	bne.n	80041f2 <HAL_ADC_ConfigChannel+0x49e>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	0e9b      	lsrs	r3, r3, #26
 80041ec:	f003 031f 	and.w	r3, r3, #31
 80041f0:	e011      	b.n	8004216 <HAL_ADC_ConfigChannel+0x4c2>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041fa:	fa93 f3a3 	rbit	r3, r3
 80041fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004200:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004202:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004204:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 800420a:	2320      	movs	r3, #32
 800420c:	e003      	b.n	8004216 <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 800420e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004210:	fab3 f383 	clz	r3, r3
 8004214:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004216:	429a      	cmp	r2, r3
 8004218:	d107      	bne.n	800422a <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6818      	ldr	r0, [r3, #0]
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	2300      	movs	r3, #0
 8004224:	2103      	movs	r1, #3
 8004226:	f7fe fc35 	bl	8002a94 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe feee 	bl	8003010 <LL_ADC_IsEnabled>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	f040 8456 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	6819      	ldr	r1, [r3, #0]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	461a      	mov	r2, r3
 800424a:	f7fe fe47 	bl	8002edc <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004256:	f040 80d6 	bne.w	8004406 <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10b      	bne.n	800427e <HAL_ADC_ConfigChannel+0x52a>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	0e9b      	lsrs	r3, r3, #26
 800426c:	3301      	adds	r3, #1
 800426e:	f003 031f 	and.w	r3, r3, #31
 8004272:	2b09      	cmp	r3, #9
 8004274:	bf94      	ite	ls
 8004276:	2301      	movls	r3, #1
 8004278:	2300      	movhi	r3, #0
 800427a:	b2db      	uxtb	r3, r3
 800427c:	e019      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x55e>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004286:	fa93 f3a3 	rbit	r3, r3
 800428a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800428c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800428e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004290:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 8004296:	2320      	movs	r3, #32
 8004298:	e003      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 800429a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800429c:	fab3 f383 	clz	r3, r3
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	3301      	adds	r3, #1
 80042a4:	f003 031f 	and.w	r3, r3, #31
 80042a8:	2b09      	cmp	r3, #9
 80042aa:	bf94      	ite	ls
 80042ac:	2301      	movls	r3, #1
 80042ae:	2300      	movhi	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d04d      	beq.n	8004352 <HAL_ADC_ConfigChannel+0x5fe>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d107      	bne.n	80042d2 <HAL_ADC_ConfigChannel+0x57e>
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	0e9b      	lsrs	r3, r3, #26
 80042c8:	3301      	adds	r3, #1
 80042ca:	069b      	lsls	r3, r3, #26
 80042cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042d0:	e015      	b.n	80042fe <HAL_ADC_ConfigChannel+0x5aa>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042da:	fa93 f3a3 	rbit	r3, r3
 80042de:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80042e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80042e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 80042ea:	2320      	movs	r3, #32
 80042ec:	e003      	b.n	80042f6 <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 80042ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042f0:	fab3 f383 	clz	r3, r3
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	3301      	adds	r3, #1
 80042f8:	069b      	lsls	r3, r3, #26
 80042fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d109      	bne.n	800431e <HAL_ADC_ConfigChannel+0x5ca>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	0e9b      	lsrs	r3, r3, #26
 8004310:	3301      	adds	r3, #1
 8004312:	f003 031f 	and.w	r3, r3, #31
 8004316:	2101      	movs	r1, #1
 8004318:	fa01 f303 	lsl.w	r3, r1, r3
 800431c:	e017      	b.n	800434e <HAL_ADC_ConfigChannel+0x5fa>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004326:	fa93 f3a3 	rbit	r3, r3
 800432a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800432c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800432e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004330:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 8004336:	2320      	movs	r3, #32
 8004338:	e003      	b.n	8004342 <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 800433a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800433c:	fab3 f383 	clz	r3, r3
 8004340:	b2db      	uxtb	r3, r3
 8004342:	3301      	adds	r3, #1
 8004344:	f003 031f 	and.w	r3, r3, #31
 8004348:	2101      	movs	r1, #1
 800434a:	fa01 f303 	lsl.w	r3, r1, r3
 800434e:	4313      	orrs	r3, r2
 8004350:	e04e      	b.n	80043f0 <HAL_ADC_ConfigChannel+0x69c>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d107      	bne.n	800436e <HAL_ADC_ConfigChannel+0x61a>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	0e9b      	lsrs	r3, r3, #26
 8004364:	3301      	adds	r3, #1
 8004366:	069b      	lsls	r3, r3, #26
 8004368:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800436c:	e015      	b.n	800439a <HAL_ADC_ConfigChannel+0x646>
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004376:	fa93 f3a3 	rbit	r3, r3
 800437a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800437c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800437e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 8004386:	2320      	movs	r3, #32
 8004388:	e003      	b.n	8004392 <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 800438a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800438c:	fab3 f383 	clz	r3, r3
 8004390:	b2db      	uxtb	r3, r3
 8004392:	3301      	adds	r3, #1
 8004394:	069b      	lsls	r3, r3, #26
 8004396:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <HAL_ADC_ConfigChannel+0x666>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	0e9b      	lsrs	r3, r3, #26
 80043ac:	3301      	adds	r3, #1
 80043ae:	f003 031f 	and.w	r3, r3, #31
 80043b2:	2101      	movs	r1, #1
 80043b4:	fa01 f303 	lsl.w	r3, r1, r3
 80043b8:	e017      	b.n	80043ea <HAL_ADC_ConfigChannel+0x696>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c2:	fa93 f3a3 	rbit	r3, r3
 80043c6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80043c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80043cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 80043d2:	2320      	movs	r3, #32
 80043d4:	e003      	b.n	80043de <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 80043d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d8:	fab3 f383 	clz	r3, r3
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	3301      	adds	r3, #1
 80043e0:	f003 031f 	and.w	r3, r3, #31
 80043e4:	2101      	movs	r1, #1
 80043e6:	fa01 f303 	lsl.w	r3, r1, r3
 80043ea:	4313      	orrs	r3, r2
 80043ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043f0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6818      	ldr	r0, [r3, #0]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	461a      	mov	r2, r3
 80043fe:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004402:	f7fe fd07 	bl	8002e14 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	f280 836c 	bge.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a97      	ldr	r2, [pc, #604]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d101      	bne.n	800441e <HAL_ADC_ConfigChannel+0x6ca>
 800441a:	4b97      	ldr	r3, [pc, #604]	@ (8004678 <HAL_ADC_ConfigChannel+0x924>)
 800441c:	e000      	b.n	8004420 <HAL_ADC_ConfigChannel+0x6cc>
 800441e:	4b97      	ldr	r3, [pc, #604]	@ (800467c <HAL_ADC_ConfigChannel+0x928>)
 8004420:	4618      	mov	r0, r3
 8004422:	f7fe fb09 	bl	8002a38 <LL_ADC_GetCommonPathInternalCh>
 8004426:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a91      	ldr	r2, [pc, #580]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d109      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x6f4>
 8004434:	488f      	ldr	r0, [pc, #572]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 8004436:	f7fe fdeb 	bl	8003010 <LL_ADC_IsEnabled>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	bf0c      	ite	eq
 8004440:	2301      	moveq	r3, #1
 8004442:	2300      	movne	r3, #0
 8004444:	b2db      	uxtb	r3, r3
 8004446:	e008      	b.n	800445a <HAL_ADC_ConfigChannel+0x706>
 8004448:	488d      	ldr	r0, [pc, #564]	@ (8004680 <HAL_ADC_ConfigChannel+0x92c>)
 800444a:	f7fe fde1 	bl	8003010 <LL_ADC_IsEnabled>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 8088 	beq.w	8004570 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a87      	ldr	r2, [pc, #540]	@ (8004684 <HAL_ADC_ConfigChannel+0x930>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d132      	bne.n	80044d0 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800446a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800446e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d12c      	bne.n	80044d0 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a7e      	ldr	r2, [pc, #504]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d005      	beq.n	800448c <HAL_ADC_ConfigChannel+0x738>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a7e      	ldr	r2, [pc, #504]	@ (8004680 <HAL_ADC_ConfigChannel+0x92c>)
 8004486:	4293      	cmp	r3, r2
 8004488:	f040 832b 	bne.w	8004ae2 <HAL_ADC_ConfigChannel+0xd8e>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a78      	ldr	r2, [pc, #480]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d101      	bne.n	800449a <HAL_ADC_ConfigChannel+0x746>
 8004496:	4a78      	ldr	r2, [pc, #480]	@ (8004678 <HAL_ADC_ConfigChannel+0x924>)
 8004498:	e000      	b.n	800449c <HAL_ADC_ConfigChannel+0x748>
 800449a:	4a78      	ldr	r2, [pc, #480]	@ (800467c <HAL_ADC_ConfigChannel+0x928>)
 800449c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80044a4:	4619      	mov	r1, r3
 80044a6:	4610      	mov	r0, r2
 80044a8:	f7fe fab3 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044ac:	4b76      	ldr	r3, [pc, #472]	@ (8004688 <HAL_ADC_ConfigChannel+0x934>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	099b      	lsrs	r3, r3, #6
 80044b2:	4a76      	ldr	r2, [pc, #472]	@ (800468c <HAL_ADC_ConfigChannel+0x938>)
 80044b4:	fba2 2303 	umull	r2, r3, r2, r3
 80044b8:	099b      	lsrs	r3, r3, #6
 80044ba:	3301      	adds	r3, #1
 80044bc:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 80044be:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 80044c0:	e002      	b.n	80044c8 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f9      	bne.n	80044c2 <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044ce:	e308      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0xd8e>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004690 <HAL_ADC_ConfigChannel+0x93c>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d121      	bne.n	800451e <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d11b      	bne.n	800451e <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a62      	ldr	r2, [pc, #392]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d005      	beq.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a62      	ldr	r2, [pc, #392]	@ (8004680 <HAL_ADC_ConfigChannel+0x92c>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	f040 82f5 	bne.w	8004ae6 <HAL_ADC_ConfigChannel+0xd92>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a5c      	ldr	r2, [pc, #368]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d101      	bne.n	800450a <HAL_ADC_ConfigChannel+0x7b6>
 8004506:	4a5c      	ldr	r2, [pc, #368]	@ (8004678 <HAL_ADC_ConfigChannel+0x924>)
 8004508:	e000      	b.n	800450c <HAL_ADC_ConfigChannel+0x7b8>
 800450a:	4a5c      	ldr	r2, [pc, #368]	@ (800467c <HAL_ADC_ConfigChannel+0x928>)
 800450c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004510:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004514:	4619      	mov	r1, r3
 8004516:	4610      	mov	r0, r2
 8004518:	f7fe fa7b 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800451c:	e2e3      	b.n	8004ae6 <HAL_ADC_ConfigChannel+0xd92>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a5c      	ldr	r2, [pc, #368]	@ (8004694 <HAL_ADC_ConfigChannel+0x940>)
 8004524:	4293      	cmp	r3, r2
 8004526:	f040 82df 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800452a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800452e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004532:	2b00      	cmp	r3, #0
 8004534:	f040 82d8 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a4d      	ldr	r2, [pc, #308]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d005      	beq.n	800454e <HAL_ADC_ConfigChannel+0x7fa>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a4e      	ldr	r2, [pc, #312]	@ (8004680 <HAL_ADC_ConfigChannel+0x92c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	f040 82cd 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a48      	ldr	r2, [pc, #288]	@ (8004674 <HAL_ADC_ConfigChannel+0x920>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d101      	bne.n	800455c <HAL_ADC_ConfigChannel+0x808>
 8004558:	4a47      	ldr	r2, [pc, #284]	@ (8004678 <HAL_ADC_ConfigChannel+0x924>)
 800455a:	e000      	b.n	800455e <HAL_ADC_ConfigChannel+0x80a>
 800455c:	4a47      	ldr	r2, [pc, #284]	@ (800467c <HAL_ADC_ConfigChannel+0x928>)
 800455e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004562:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004566:	4619      	mov	r1, r3
 8004568:	4610      	mov	r0, r2
 800456a:	f7fe fa52 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
 800456e:	e2bb      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004574:	f043 0220 	orr.w	r2, r3, #32
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8004582:	e2b1      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

      /* Remap internal channels on STM32U5-2M revA */
#if defined (STM32U575xx) || defined (STM32U585xx)
      if (HAL_GetREVID() == REV_ID_A)
 800458c:	f7fe fa20 	bl	80029d0 <HAL_GetREVID>
 8004590:	4603      	mov	r3, r0
 8004592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004596:	d130      	bne.n	80045fa <HAL_ADC_ConfigChannel+0x8a6>
      {
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a3e      	ldr	r2, [pc, #248]	@ (8004698 <HAL_ADC_ConfigChannel+0x944>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d103      	bne.n	80045aa <HAL_ADC_ConfigChannel+0x856>
        {
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 80045a2:	4b3e      	ldr	r3, [pc, #248]	@ (800469c <HAL_ADC_ConfigChannel+0x948>)
 80045a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045a8:	e027      	b.n	80045fa <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a3c      	ldr	r2, [pc, #240]	@ (80046a0 <HAL_ADC_ConfigChannel+0x94c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d103      	bne.n	80045bc <HAL_ADC_ConfigChannel+0x868>
        {
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 80045b4:	4b3b      	ldr	r3, [pc, #236]	@ (80046a4 <HAL_ADC_ConfigChannel+0x950>)
 80045b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045ba:	e01e      	b.n	80045fa <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a39      	ldr	r2, [pc, #228]	@ (80046a8 <HAL_ADC_ConfigChannel+0x954>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d103      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x87a>
        {
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 80045c6:	4b39      	ldr	r3, [pc, #228]	@ (80046ac <HAL_ADC_ConfigChannel+0x958>)
 80045c8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045cc:	e015      	b.n	80045fa <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a37      	ldr	r2, [pc, #220]	@ (80046b0 <HAL_ADC_ConfigChannel+0x95c>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d103      	bne.n	80045e0 <HAL_ADC_ConfigChannel+0x88c>
        {
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 80045d8:	4b36      	ldr	r3, [pc, #216]	@ (80046b4 <HAL_ADC_ConfigChannel+0x960>)
 80045da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045de:	e00c      	b.n	80045fa <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a34      	ldr	r2, [pc, #208]	@ (80046b8 <HAL_ADC_ConfigChannel+0x964>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d103      	bne.n	80045f2 <HAL_ADC_ConfigChannel+0x89e>
        {
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 80045ea:	4b31      	ldr	r3, [pc, #196]	@ (80046b0 <HAL_ADC_ConfigChannel+0x95c>)
 80045ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045f0:	e003      	b.n	80045fa <HAL_ADC_ConfigChannel+0x8a6>
        }
        else
        {
          tmp_channel = pConfig->Channel;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	2b02      	cmp	r3, #2
 8004600:	f000 81a2 	beq.w	8004948 <HAL_ADC_ConfigChannel+0xbf4>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800460c:	d004      	beq.n	8004618 <HAL_ADC_ConfigChannel+0x8c4>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004612:	4a2a      	ldr	r2, [pc, #168]	@ (80046bc <HAL_ADC_ConfigChannel+0x968>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d107      	bne.n	8004628 <HAL_ADC_ConfigChannel+0x8d4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004620:	4618      	mov	r0, r3
 8004622:	f7fe fb8b 	bl	8002d3c <LL_ADC_REG_SetSequencerChAdd>
 8004626:	e0c1      	b.n	80047ac <HAL_ADC_ConfigChannel+0xa58>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f003 031f 	and.w	r3, r3, #31
 8004636:	210f      	movs	r1, #15
 8004638:	fa01 f303 	lsl.w	r3, r1, r3
 800463c:	43db      	mvns	r3, r3
 800463e:	401a      	ands	r2, r3
 8004640:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004644:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d105      	bne.n	8004658 <HAL_ADC_ConfigChannel+0x904>
 800464c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004650:	0e9b      	lsrs	r3, r3, #26
 8004652:	f003 031f 	and.w	r3, r3, #31
 8004656:	e037      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x974>
 8004658:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800465c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800465e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004660:	fa93 f3a3 	rbit	r3, r3
 8004664:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800466a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466c:	2b00      	cmp	r3, #0
 800466e:	d127      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x96c>
    return 32U;
 8004670:	2320      	movs	r3, #32
 8004672:	e029      	b.n	80046c8 <HAL_ADC_ConfigChannel+0x974>
 8004674:	42028000 	.word	0x42028000
 8004678:	42028308 	.word	0x42028308
 800467c:	46021308 	.word	0x46021308
 8004680:	46021000 	.word	0x46021000
 8004684:	ce080000 	.word	0xce080000
 8004688:	2000035c 	.word	0x2000035c
 800468c:	053e2d63 	.word	0x053e2d63
 8004690:	ca040000 	.word	0xca040000
 8004694:	80000001 	.word	0x80000001
 8004698:	b6002000 	.word	0xb6002000
 800469c:	da400000 	.word	0xda400000
 80046a0:	ba004000 	.word	0xba004000
 80046a4:	de800000 	.word	0xde800000
 80046a8:	b2001000 	.word	0xb2001000
 80046ac:	81000001 	.word	0x81000001
 80046b0:	d6200000 	.word	0xd6200000
 80046b4:	d2100000 	.word	0xd2100000
 80046b8:	d7200000 	.word	0xd7200000
 80046bc:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 80046c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c2:	fab3 f383 	clz	r3, r3
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	6839      	ldr	r1, [r7, #0]
 80046ca:	6849      	ldr	r1, [r1, #4]
 80046cc:	f001 011f 	and.w	r1, r1, #31
 80046d0:	408b      	lsls	r3, r1
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	089b      	lsrs	r3, r3, #2
 80046e0:	1c5a      	adds	r2, r3, #1
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d860      	bhi.n	80047ac <HAL_ADC_ConfigChannel+0xa58>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80046ea:	f7fe f971 	bl	80029d0 <HAL_GetREVID>
 80046ee:	4603      	mov	r3, r0
 80046f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046f4:	d851      	bhi.n	800479a <HAL_ADC_ConfigChannel+0xa46>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 80046f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80046fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10a      	bne.n	8004718 <HAL_ADC_ConfigChannel+0x9c4>
 8004702:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8004706:	0e9b      	lsrs	r3, r3, #26
 8004708:	f003 031f 	and.w	r3, r3, #31
 800470c:	2b13      	cmp	r3, #19
 800470e:	bf8c      	ite	hi
 8004710:	2301      	movhi	r3, #1
 8004712:	2300      	movls	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	e016      	b.n	8004746 <HAL_ADC_ConfigChannel+0x9f2>
 8004718:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800471c:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	fa93 f3a3 	rbit	r3, r3
 8004724:	61bb      	str	r3, [r7, #24]
  return result;
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800472a:	6a3b      	ldr	r3, [r7, #32]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <HAL_ADC_ConfigChannel+0x9e0>
    return 32U;
 8004730:	2320      	movs	r3, #32
 8004732:	e003      	b.n	800473c <HAL_ADC_ConfigChannel+0x9e8>
  return __builtin_clz(value);
 8004734:	6a3b      	ldr	r3, [r7, #32]
 8004736:	fab3 f383 	clz	r3, r3
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b13      	cmp	r3, #19
 800473e:	bf8c      	ite	hi
 8004740:	2301      	movhi	r3, #1
 8004742:	2300      	movls	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d027      	beq.n	800479a <HAL_ADC_ConfigChannel+0xa46>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 800474a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800474e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d109      	bne.n	800476a <HAL_ADC_ConfigChannel+0xa16>
 8004756:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800475a:	0e9b      	lsrs	r3, r3, #26
 800475c:	f003 031f 	and.w	r3, r3, #31
 8004760:	3b09      	subs	r3, #9
 8004762:	2201      	movs	r2, #1
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	e015      	b.n	8004796 <HAL_ADC_ConfigChannel+0xa42>
 800476a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800476e:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	fa93 f3a3 	rbit	r3, r3
 8004776:	60fb      	str	r3, [r7, #12]
  return result;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_ADC_ConfigChannel+0xa32>
    return 32U;
 8004782:	2320      	movs	r3, #32
 8004784:	e003      	b.n	800478e <HAL_ADC_ConfigChannel+0xa3a>
  return __builtin_clz(value);
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	fab3 f383 	clz	r3, r3
 800478c:	b2db      	uxtb	r3, r3
 800478e:	3b09      	subs	r3, #9
 8004790:	2201      	movs	r2, #1
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6818      	ldr	r0, [r3, #0]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80047a6:	4619      	mov	r1, r3
 80047a8:	f7fe fa68 	bl	8002c7c <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	461a      	mov	r2, r3
 80047b6:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80047ba:	f7fe fb2b 	bl	8002e14 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f280 8190 	bge.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a97      	ldr	r2, [pc, #604]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d101      	bne.n	80047d6 <HAL_ADC_ConfigChannel+0xa82>
 80047d2:	4b97      	ldr	r3, [pc, #604]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 80047d4:	e000      	b.n	80047d8 <HAL_ADC_ConfigChannel+0xa84>
 80047d6:	4b97      	ldr	r3, [pc, #604]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fe f92d 	bl	8002a38 <LL_ADC_GetCommonPathInternalCh>
 80047de:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a94      	ldr	r2, [pc, #592]	@ (8004a38 <HAL_ADC_ConfigChannel+0xce4>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d126      	bne.n	800483a <HAL_ADC_ConfigChannel+0xae6>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80047ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d120      	bne.n	800483a <HAL_ADC_ConfigChannel+0xae6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a8b      	ldr	r2, [pc, #556]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d101      	bne.n	8004806 <HAL_ADC_ConfigChannel+0xab2>
 8004802:	4a8b      	ldr	r2, [pc, #556]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 8004804:	e000      	b.n	8004808 <HAL_ADC_ConfigChannel+0xab4>
 8004806:	4a8b      	ldr	r2, [pc, #556]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 8004808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800480c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f7fe f8fd 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004818:	4b88      	ldr	r3, [pc, #544]	@ (8004a3c <HAL_ADC_ConfigChannel+0xce8>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	099b      	lsrs	r3, r3, #6
 800481e:	4a88      	ldr	r2, [pc, #544]	@ (8004a40 <HAL_ADC_ConfigChannel+0xcec>)
 8004820:	fba2 2303 	umull	r2, r3, r2, r3
 8004824:	099b      	lsrs	r3, r3, #6
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 800482a:	e002      	b.n	8004832 <HAL_ADC_ConfigChannel+0xade>
            {
              wait_loop_index--;
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	3b01      	subs	r3, #1
 8004830:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1f9      	bne.n	800482c <HAL_ADC_ConfigChannel+0xad8>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8004838:	e067      	b.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a81      	ldr	r2, [pc, #516]	@ (8004a44 <HAL_ADC_ConfigChannel+0xcf0>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d116      	bne.n	8004872 <HAL_ADC_ConfigChannel+0xb1e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004848:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 800484c:	2b00      	cmp	r3, #0
 800484e:	d110      	bne.n	8004872 <HAL_ADC_ConfigChannel+0xb1e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a75      	ldr	r2, [pc, #468]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d101      	bne.n	800485e <HAL_ADC_ConfigChannel+0xb0a>
 800485a:	4a75      	ldr	r2, [pc, #468]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 800485c:	e000      	b.n	8004860 <HAL_ADC_ConfigChannel+0xb0c>
 800485e:	4a75      	ldr	r2, [pc, #468]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 8004860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004864:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004868:	4619      	mov	r1, r3
 800486a:	4610      	mov	r0, r2
 800486c:	f7fe f8d1 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
 8004870:	e04b      	b.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a74      	ldr	r2, [pc, #464]	@ (8004a48 <HAL_ADC_ConfigChannel+0xcf4>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d116      	bne.n	80048aa <HAL_ADC_ConfigChannel+0xb56>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800487c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004880:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d110      	bne.n	80048aa <HAL_ADC_ConfigChannel+0xb56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a67      	ldr	r2, [pc, #412]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d101      	bne.n	8004896 <HAL_ADC_ConfigChannel+0xb42>
 8004892:	4a67      	ldr	r2, [pc, #412]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 8004894:	e000      	b.n	8004898 <HAL_ADC_ConfigChannel+0xb44>
 8004896:	4a67      	ldr	r2, [pc, #412]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 8004898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800489c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80048a0:	4619      	mov	r1, r3
 80048a2:	4610      	mov	r0, r2
 80048a4:	f7fe f8b5 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
 80048a8:	e02f      	b.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a67      	ldr	r2, [pc, #412]	@ (8004a4c <HAL_ADC_ConfigChannel+0xcf8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d12a      	bne.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d124      	bne.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a62      	ldr	r2, [pc, #392]	@ (8004a50 <HAL_ADC_ConfigChannel+0xcfc>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d11f      	bne.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a57      	ldr	r2, [pc, #348]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d101      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0xb84>
 80048d4:	4a56      	ldr	r2, [pc, #344]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 80048d6:	e000      	b.n	80048da <HAL_ADC_ConfigChannel+0xb86>
 80048d8:	4a56      	ldr	r2, [pc, #344]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 80048da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80048e2:	4619      	mov	r1, r3
 80048e4:	4610      	mov	r0, r2
 80048e6:	f7fe f894 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80048ea:	f7fe f871 	bl	80029d0 <HAL_GetREVID>
 80048ee:	4603      	mov	r3, r0
 80048f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f4:	d809      	bhi.n	800490a <HAL_ADC_ConfigChannel+0xbb6>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 800490a:	f7fe f861 	bl	80029d0 <HAL_GetREVID>
 800490e:	4603      	mov	r3, r0
 8004910:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004914:	f040 80e8 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a4d      	ldr	r2, [pc, #308]	@ (8004a54 <HAL_ADC_ConfigChannel+0xd00>)
 800491e:	4293      	cmp	r3, r2
 8004920:	f040 80e2 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004928:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800492c:	2b00      	cmp	r3, #0
 800492e:	f040 80db 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0201 	orr.w	r2, r2, #1
 8004942:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8004946:	e0cf      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004950:	d004      	beq.n	800495c <HAL_ADC_ConfigChannel+0xc08>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8004956:	4a40      	ldr	r2, [pc, #256]	@ (8004a58 <HAL_ADC_ConfigChannel+0xd04>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d106      	bne.n	800496a <HAL_ADC_ConfigChannel+0xc16>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8004964:	4618      	mov	r0, r3
 8004966:	f7fe fa1c 	bl	8002da2 <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	f280 80ba 	bge.w	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a2c      	ldr	r2, [pc, #176]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d101      	bne.n	8004982 <HAL_ADC_ConfigChannel+0xc2e>
 800497e:	4b2c      	ldr	r3, [pc, #176]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 8004980:	e000      	b.n	8004984 <HAL_ADC_ConfigChannel+0xc30>
 8004982:	4b2c      	ldr	r3, [pc, #176]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe f857 	bl	8002a38 <LL_ADC_GetCommonPathInternalCh>
 800498a:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a32      	ldr	r2, [pc, #200]	@ (8004a5c <HAL_ADC_ConfigChannel+0xd08>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d110      	bne.n	80049ba <HAL_ADC_ConfigChannel+0xc66>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a23      	ldr	r2, [pc, #140]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d101      	bne.n	80049a6 <HAL_ADC_ConfigChannel+0xc52>
 80049a2:	4a23      	ldr	r2, [pc, #140]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 80049a4:	e000      	b.n	80049a8 <HAL_ADC_ConfigChannel+0xc54>
 80049a6:	4a23      	ldr	r2, [pc, #140]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 80049a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80049b0:	4619      	mov	r1, r3
 80049b2:	4610      	mov	r0, r2
 80049b4:	f7fe f82d 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
 80049b8:	e06d      	b.n	8004a96 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a28      	ldr	r2, [pc, #160]	@ (8004a60 <HAL_ADC_ConfigChannel+0xd0c>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d110      	bne.n	80049e6 <HAL_ADC_ConfigChannel+0xc92>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a18      	ldr	r2, [pc, #96]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d101      	bne.n	80049d2 <HAL_ADC_ConfigChannel+0xc7e>
 80049ce:	4a18      	ldr	r2, [pc, #96]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 80049d0:	e000      	b.n	80049d4 <HAL_ADC_ConfigChannel+0xc80>
 80049d2:	4a18      	ldr	r2, [pc, #96]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 80049d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049dc:	4619      	mov	r1, r3
 80049de:	4610      	mov	r0, r2
 80049e0:	f7fe f817 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
 80049e4:	e057      	b.n	8004a96 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a17      	ldr	r2, [pc, #92]	@ (8004a48 <HAL_ADC_ConfigChannel+0xcf4>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d110      	bne.n	8004a12 <HAL_ADC_ConfigChannel+0xcbe>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a0d      	ldr	r2, [pc, #52]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d101      	bne.n	80049fe <HAL_ADC_ConfigChannel+0xcaa>
 80049fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 80049fc:	e000      	b.n	8004a00 <HAL_ADC_ConfigChannel+0xcac>
 80049fe:	4a0d      	ldr	r2, [pc, #52]	@ (8004a34 <HAL_ADC_ConfigChannel+0xce0>)
 8004a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a04:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	f7fe f801 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
 8004a10:	e041      	b.n	8004a96 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a0d      	ldr	r2, [pc, #52]	@ (8004a4c <HAL_ADC_ConfigChannel+0xcf8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d13c      	bne.n	8004a96 <HAL_ADC_ConfigChannel+0xd42>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a02      	ldr	r2, [pc, #8]	@ (8004a2c <HAL_ADC_ConfigChannel+0xcd8>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d11e      	bne.n	8004a64 <HAL_ADC_ConfigChannel+0xd10>
 8004a26:	4a02      	ldr	r2, [pc, #8]	@ (8004a30 <HAL_ADC_ConfigChannel+0xcdc>)
 8004a28:	e01d      	b.n	8004a66 <HAL_ADC_ConfigChannel+0xd12>
 8004a2a:	bf00      	nop
 8004a2c:	42028000 	.word	0x42028000
 8004a30:	42028308 	.word	0x42028308
 8004a34:	46021308 	.word	0x46021308
 8004a38:	b6002000 	.word	0xb6002000
 8004a3c:	2000035c 	.word	0x2000035c
 8004a40:	053e2d63 	.word	0x053e2d63
 8004a44:	ba004000 	.word	0xba004000
 8004a48:	80000001 	.word	0x80000001
 8004a4c:	b2001000 	.word	0xb2001000
 8004a50:	46021000 	.word	0x46021000
 8004a54:	d7200000 	.word	0xd7200000
 8004a58:	80000010 	.word	0x80000010
 8004a5c:	ce080000 	.word	0xce080000
 8004a60:	ca040000 	.word	0xca040000
 8004a64:	4a25      	ldr	r2, [pc, #148]	@ (8004afc <HAL_ADC_ConfigChannel+0xda8>)
 8004a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a6a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f7fd ffce 	bl	8002a12 <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8004a76:	f7fd ffab 	bl	80029d0 <HAL_GetREVID>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a80:	d809      	bhi.n	8004a96 <HAL_ADC_ConfigChannel+0xd42>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8004a96:	f7fd ff9b 	bl	80029d0 <HAL_GetREVID>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004aa0:	d122      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a16      	ldr	r2, [pc, #88]	@ (8004b00 <HAL_ADC_ConfigChannel+0xdac>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d11d      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ab0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d117      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f042 0201 	orr.w	r2, r2, #1
 8004ac8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8004acc:	e00c      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ad2:	f043 0220 	orr.w	r2, r3, #32
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8004ae0:	e002      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ae2:	bf00      	nop
 8004ae4:	e000      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ae6:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8004af0:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	37f0      	adds	r7, #240	@ 0xf0
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	46021308 	.word	0x46021308
 8004b00:	d7200000 	.word	0xd7200000

08004b04 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7fe fa7d 	bl	8003010 <LL_ADC_IsEnabled>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d15a      	bne.n	8004bd2 <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689a      	ldr	r2, [r3, #8]
 8004b22:	4b2e      	ldr	r3, [pc, #184]	@ (8004bdc <ADC_Enable+0xd8>)
 8004b24:	4013      	ands	r3, r2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00d      	beq.n	8004b46 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b2e:	f043 0210 	orr.w	r2, r3, #16
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b3a:	f043 0201 	orr.w	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e046      	b.n	8004bd4 <ADC_Enable+0xd0>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe fa34 	bl	8002fc0 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a1b      	ldr	r3, [r3, #32]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d004      	beq.n	8004b6a <ADC_Enable+0x66>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1e      	ldr	r2, [pc, #120]	@ (8004be0 <ADC_Enable+0xdc>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d033      	beq.n	8004bd2 <ADC_Enable+0xce>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004b6a:	f7fd ff01 	bl	8002970 <HAL_GetTick>
 8004b6e:	60f8      	str	r0, [r7, #12]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b70:	e028      	b.n	8004bc4 <ADC_Enable+0xc0>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f7fe fa4a 	bl	8003010 <LL_ADC_IsEnabled>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d104      	bne.n	8004b8c <ADC_Enable+0x88>
          {
            LL_ADC_Enable(hadc->Instance);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe fa1a 	bl	8002fc0 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b8c:	f7fd fef0 	bl	8002970 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d914      	bls.n	8004bc4 <ADC_Enable+0xc0>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d00d      	beq.n	8004bc4 <ADC_Enable+0xc0>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bac:	f043 0210 	orr.w	r2, r3, #16
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bb8:	f043 0201 	orr.w	r2, r3, #1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e007      	b.n	8004bd4 <ADC_Enable+0xd0>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d1cf      	bne.n	8004b72 <ADC_Enable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	8000003f 	.word	0x8000003f
 8004be0:	46021000 	.word	0x46021000

08004be4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7fe fa20 	bl	8003036 <LL_ADC_IsDisableOngoing>
 8004bf6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7fe fa07 	bl	8003010 <LL_ADC_IsEnabled>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d047      	beq.n	8004c98 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d144      	bne.n	8004c98 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 030d 	and.w	r3, r3, #13
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d10c      	bne.n	8004c36 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7fe f9e1 	bl	8002fe8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2203      	movs	r2, #3
 8004c2c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004c2e:	f7fd fe9f 	bl	8002970 <HAL_GetTick>
 8004c32:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c34:	e029      	b.n	8004c8a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c3a:	f043 0210 	orr.w	r2, r3, #16
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c46:	f043 0201 	orr.w	r2, r3, #1
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e023      	b.n	8004c9a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004c52:	f7fd fe8d 	bl	8002970 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d914      	bls.n	8004c8a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00d      	beq.n	8004c8a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c72:	f043 0210 	orr.w	r2, r3, #16
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c7e:	f043 0201 	orr.w	r2, r3, #1
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e007      	b.n	8004c9a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f003 0301 	and.w	r3, r3, #1
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1dc      	bne.n	8004c52 <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b084      	sub	sp, #16
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cb4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d14b      	bne.n	8004d54 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cc0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d021      	beq.n	8004d1a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fd ffba 	bl	8002c54 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d032      	beq.n	8004d4c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_CONT) == 0UL)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d12b      	bne.n	8004d4c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	679a      	str	r2, [r3, #120]	@ 0x78
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d11f      	bne.n	8004d4c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d10:	f043 0201 	orr.w	r2, r3, #1
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	679a      	str	r2, [r3, #120]	@ 0x78
 8004d18:	e018      	b.n	8004d4c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT) == 0UL)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	f003 0303 	and.w	r3, r3, #3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d111      	bne.n	8004d4c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	679a      	str	r2, [r3, #120]	@ 0x78
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d105      	bne.n	8004d4c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d44:	f043 0201 	orr.w	r2, r3, #1
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f7fd f9a3 	bl	8002098 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004d52:	e00e      	b.n	8004d72 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7fe ffcf 	bl	8003d04 <HAL_ADC_ErrorCallback>
}
 8004d66:	e004      	b.n	8004d72 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	4798      	blx	r3
}
 8004d72:	bf00      	nop
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f7fe ffa7 	bl	8003cdc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d8e:	bf00      	nop
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b084      	sub	sp, #16
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004da8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db4:	f043 0204 	orr.w	r2, r3, #4
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f7fe ffa1 	bl	8003d04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004dc2:	bf00      	nop
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
	...

08004dcc <LL_ADC_StartCalibration>:
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a0f      	ldr	r2, [pc, #60]	@ (8004e18 <LL_ADC_StartCalibration+0x4c>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d00c      	beq.n	8004df8 <LL_ADC_StartCalibration+0x2c>
    MODIFY_REG(ADCx->CR,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689a      	ldr	r2, [r3, #8]
 8004de2:	4b0e      	ldr	r3, [pc, #56]	@ (8004e1c <LL_ADC_StartCalibration+0x50>)
 8004de4:	4013      	ands	r3, r2
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8004dec:	4313      	orrs	r3, r2
 8004dee:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	609a      	str	r2, [r3, #8]
}
 8004df6:	e009      	b.n	8004e0c <LL_ADC_StartCalibration+0x40>
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e04:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	609a      	str	r2, [r3, #8]
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr
 8004e18:	46021000 	.word	0x46021000
 8004e1c:	7ffeffc0 	.word	0x7ffeffc0

08004e20 <LL_ADC_IsCalibrationOnGoing>:
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e34:	d101      	bne.n	8004e3a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e000      	b.n	8004e3c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b08a      	sub	sp, #40	@ 0x28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004e54:	2300      	movs	r3, #0
 8004e56:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d101      	bne.n	8004e66 <HAL_ADCEx_Calibration_Start+0x1e>
 8004e62:	2302      	movs	r3, #2
 8004e64:	e138      	b.n	80050d8 <HAL_ADCEx_Calibration_Start+0x290>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	f7ff feb8 	bl	8004be4 <ADC_Disable>
 8004e74:	4603      	mov	r3, r0
 8004e76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004e7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f040 811e 	bne.w	80050c0 <HAL_ADCEx_Calibration_Start+0x278>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e88:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004e8c:	f023 0302 	bic.w	r3, r3, #2
 8004e90:	f043 0202 	orr.w	r2, r3, #2
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hadc->Instance == ADC4)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a90      	ldr	r2, [pc, #576]	@ (80050e0 <HAL_ADCEx_Calibration_Start+0x298>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d150      	bne.n	8004f44 <HAL_ADCEx_Calibration_Start+0xfc>
      /* Note: Specificity of this STM32 series: Calibration factor is          */
      /*       available in data register and also transferred by DMA.          */
      /*       To not insert ADC calibration factor among ADC conversion data   */
      /*       in array variable, DMA transfer must be disabled during          */
      /*       calibration.                                                     */
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	61bb      	str	r3, [r7, #24]
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f003 0303 	and.w	r3, r3, #3
 8004eb8:	617b      	str	r3, [r7, #20]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68da      	ldr	r2, [r3, #12]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f022 0203 	bic.w	r2, r2, #3
 8004ec8:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f022 0201 	bic.w	r2, r2, #1
 8004ed8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Start ADC calibration in mode single-ended */
      LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2100      	movs	r1, #0
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7ff ff73 	bl	8004dcc <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ee6:	e014      	b.n	8004f12 <HAL_ADCEx_Calibration_Start+0xca>
      {
        wait_loop_index++;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	3301      	adds	r3, #1
 8004eec:	613b      	str	r3, [r7, #16]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	4a7c      	ldr	r2, [pc, #496]	@ (80050e4 <HAL_ADCEx_Calibration_Start+0x29c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d90d      	bls.n	8004f12 <HAL_ADCEx_Calibration_Start+0xca>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004efa:	f023 0312 	bic.w	r3, r3, #18
 8004efe:	f043 0210 	orr.w	r2, r3, #16
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	679a      	str	r2, [r3, #120]	@ 0x78

          __HAL_UNLOCK(hadc);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e0e2      	b.n	80050d8 <HAL_ADCEx_Calibration_Start+0x290>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff ff82 	bl	8004e20 <LL_ADC_IsCalibrationOnGoing>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1e2      	bne.n	8004ee8 <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }

      /* Restore configuration after calibration */
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68d9      	ldr	r1, [r3, #12]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	60da      	str	r2, [r3, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	645a      	str	r2, [r3, #68]	@ 0x44
 8004f42:	e0b4      	b.n	80050ae <HAL_ADCEx_Calibration_Start+0x266>
    }
    else /* ADC instance ADC1 or ADC2 */
    {
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 8004f44:	4b68      	ldr	r3, [pc, #416]	@ (80050e8 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f4c:	623b      	str	r3, [r7, #32]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 8004f4e:	4b66      	ldr	r3, [pc, #408]	@ (80050e8 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	0c1b      	lsrs	r3, r3, #16
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	61fb      	str	r3, [r7, #28]

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	f240 4255 	movw	r2, #1109	@ 0x455
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d012      	beq.n	8004f88 <HAL_ADCEx_Calibration_Start+0x140>
 8004f62:	6a3b      	ldr	r3, [r7, #32]
 8004f64:	f240 4276 	movw	r2, #1142	@ 0x476
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d00d      	beq.n	8004f88 <HAL_ADCEx_Calibration_Start+0x140>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	f240 4281 	movw	r2, #1153	@ 0x481
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d004      	beq.n	8004f80 <HAL_ADCEx_Calibration_Start+0x138>
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	f240 4282 	movw	r2, #1154	@ 0x482
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d172      	bne.n	8005066 <HAL_ADCEx_Calibration_Start+0x21e>
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f86:	d36e      	bcc.n	8005066 <HAL_ADCEx_Calibration_Start+0x21e>
      {
        /* Perform extended calibration */
        /* Refer to ref manual for extended calibration procedure details */
        tmp_hal_status = ADC_Enable(hadc);
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f7ff fdbb 	bl	8004b04 <ADC_Enable>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (tmp_hal_status == HAL_OK)
 8004f94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f040 8088 	bne.w	80050ae <HAL_ADCEx_Calibration_Start+0x266>
        {
          /* Use a Data Memory Barrier instruction to avoid synchronization issues when accessing ADC registers */
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 6210 	orr.w	r2, r2, #150994944	@ 0x9000000
 8004fb0:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8004fb2:	f3bf 8f5f 	dmb	sy
}
 8004fb6:	bf00      	nop
          __DMB();
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004fc0:	b2d9      	uxtb	r1, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	4b49      	ldr	r3, [pc, #292]	@ (80050ec <HAL_ADCEx_Calibration_Start+0x2a4>)
 8004fc8:	430b      	orrs	r3, r1
 8004fca:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("dmb 0xF":::"memory");
 8004fce:	f3bf 8f5f 	dmb	sy
}
 8004fd2:	bf00      	nop
          __DMB();
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004fe4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

          tmp_hal_status = ADC_Disable(hadc);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f7ff fdfb 	bl	8004be4 <ADC_Disable>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8004ffa:	d109      	bne.n	8005010 <HAL_ADCEx_Calibration_Start+0x1c8>
          {
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689a      	ldr	r2, [r3, #8]
 8005002:	4b3b      	ldr	r3, [pc, #236]	@ (80050f0 <HAL_ADCEx_Calibration_Start+0x2a8>)
 8005004:	4013      	ands	r3, r2
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	6812      	ldr	r2, [r2, #0]
 800500a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800500e:	6093      	str	r3, [r2, #8]
          }

          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800501a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	6812      	ldr	r2, [r2, #0]
 8005022:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005026:	6093      	str	r3, [r2, #8]

          /* Wait for calibration completion */
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005028:	e014      	b.n	8005054 <HAL_ADCEx_Calibration_Start+0x20c>
          {
            wait_loop_index++;
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	3301      	adds	r3, #1
 800502e:	613b      	str	r3, [r7, #16]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	4a2c      	ldr	r2, [pc, #176]	@ (80050e4 <HAL_ADCEx_Calibration_Start+0x29c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d90d      	bls.n	8005054 <HAL_ADCEx_Calibration_Start+0x20c>
            {
              /* Update ADC state machine to error */
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800503c:	f023 0312 	bic.w	r3, r3, #18
 8005040:	f043 0210 	orr.w	r2, r3, #16
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	679a      	str	r2, [r3, #120]	@ 0x78

              __HAL_UNLOCK(hadc);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

              return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e041      	b.n	80050d8 <HAL_ADCEx_Calibration_Start+0x290>
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff fee1 	bl	8004e20 <LL_ADC_IsCalibrationOnGoing>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e2      	bne.n	800502a <HAL_ADCEx_Calibration_Start+0x1e2>
        if (tmp_hal_status == HAL_OK)
 8005064:	e023      	b.n	80050ae <HAL_ADCEx_Calibration_Start+0x266>
        }
      }
      else
      {
        /* Start ADC calibration in mode single-ended or differential */
        LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68b9      	ldr	r1, [r7, #8]
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff fead 	bl	8004dcc <LL_ADC_StartCalibration>

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005072:	e014      	b.n	800509e <HAL_ADCEx_Calibration_Start+0x256>
        {
          wait_loop_index++;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	3301      	adds	r3, #1
 8005078:	613b      	str	r3, [r7, #16]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	4a19      	ldr	r2, [pc, #100]	@ (80050e4 <HAL_ADCEx_Calibration_Start+0x29c>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d90d      	bls.n	800509e <HAL_ADCEx_Calibration_Start+0x256>
          {
            /* Update ADC state machine to error */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005086:	f023 0312 	bic.w	r3, r3, #18
 800508a:	f043 0210 	orr.w	r2, r3, #16
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	679a      	str	r2, [r3, #120]	@ 0x78

            __HAL_UNLOCK(hadc);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

            return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e01c      	b.n	80050d8 <HAL_ADCEx_Calibration_Start+0x290>
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff febc 	bl	8004e20 <LL_ADC_IsCalibrationOnGoing>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1e2      	bne.n	8005074 <HAL_ADCEx_Calibration_Start+0x22c>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050b2:	f023 0303 	bic.w	r3, r3, #3
 80050b6:	f043 0201 	orr.w	r2, r3, #1
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	679a      	str	r2, [r3, #120]	@ 0x78
 80050be:	e005      	b.n	80050cc <HAL_ADCEx_Calibration_Start+0x284>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050c4:	f043 0210 	orr.w	r2, r3, #16
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 80050d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3728      	adds	r7, #40	@ 0x28
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	46021000 	.word	0x46021000
 80050e4:	022b6b7f 	.word	0x022b6b7f
 80050e8:	e0044000 	.word	0xe0044000
 80050ec:	03021100 	.word	0x03021100
 80050f0:	7ffeffc0 	.word	0x7ffeffc0

080050f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80050fc:	bf00      	nop
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005154:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <__NVIC_SetPriorityGrouping+0x44>)
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005160:	4013      	ands	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800516c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005176:	4a04      	ldr	r2, [pc, #16]	@ (8005188 <__NVIC_SetPriorityGrouping+0x44>)
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	60d3      	str	r3, [r2, #12]
}
 800517c:	bf00      	nop
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	e000ed00 	.word	0xe000ed00

0800518c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005190:	4b04      	ldr	r3, [pc, #16]	@ (80051a4 <__NVIC_GetPriorityGrouping+0x18>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	0a1b      	lsrs	r3, r3, #8
 8005196:	f003 0307 	and.w	r3, r3, #7
}
 800519a:	4618      	mov	r0, r3
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	e000ed00 	.word	0xe000ed00

080051a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	4603      	mov	r3, r0
 80051b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	db0b      	blt.n	80051d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ba:	79fb      	ldrb	r3, [r7, #7]
 80051bc:	f003 021f 	and.w	r2, r3, #31
 80051c0:	4907      	ldr	r1, [pc, #28]	@ (80051e0 <__NVIC_EnableIRQ+0x38>)
 80051c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	2001      	movs	r0, #1
 80051ca:	fa00 f202 	lsl.w	r2, r0, r2
 80051ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	e000e100 	.word	0xe000e100

080051e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	db12      	blt.n	800521c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	f003 021f 	and.w	r2, r3, #31
 80051fc:	490a      	ldr	r1, [pc, #40]	@ (8005228 <__NVIC_DisableIRQ+0x44>)
 80051fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	2001      	movs	r0, #1
 8005206:	fa00 f202 	lsl.w	r2, r0, r2
 800520a:	3320      	adds	r3, #32
 800520c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005210:	f3bf 8f4f 	dsb	sy
}
 8005214:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005216:	f3bf 8f6f 	isb	sy
}
 800521a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800521c:	bf00      	nop
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr
 8005228:	e000e100 	.word	0xe000e100

0800522c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	4603      	mov	r3, r0
 8005234:	6039      	str	r1, [r7, #0]
 8005236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800523c:	2b00      	cmp	r3, #0
 800523e:	db0a      	blt.n	8005256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	b2da      	uxtb	r2, r3
 8005244:	490c      	ldr	r1, [pc, #48]	@ (8005278 <__NVIC_SetPriority+0x4c>)
 8005246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800524a:	0112      	lsls	r2, r2, #4
 800524c:	b2d2      	uxtb	r2, r2
 800524e:	440b      	add	r3, r1
 8005250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005254:	e00a      	b.n	800526c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	b2da      	uxtb	r2, r3
 800525a:	4908      	ldr	r1, [pc, #32]	@ (800527c <__NVIC_SetPriority+0x50>)
 800525c:	79fb      	ldrb	r3, [r7, #7]
 800525e:	f003 030f 	and.w	r3, r3, #15
 8005262:	3b04      	subs	r3, #4
 8005264:	0112      	lsls	r2, r2, #4
 8005266:	b2d2      	uxtb	r2, r2
 8005268:	440b      	add	r3, r1
 800526a:	761a      	strb	r2, [r3, #24]
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	e000e100 	.word	0xe000e100
 800527c:	e000ed00 	.word	0xe000ed00

08005280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005280:	b480      	push	{r7}
 8005282:	b089      	sub	sp, #36	@ 0x24
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f1c3 0307 	rsb	r3, r3, #7
 800529a:	2b04      	cmp	r3, #4
 800529c:	bf28      	it	cs
 800529e:	2304      	movcs	r3, #4
 80052a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	3304      	adds	r3, #4
 80052a6:	2b06      	cmp	r3, #6
 80052a8:	d902      	bls.n	80052b0 <NVIC_EncodePriority+0x30>
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	3b03      	subs	r3, #3
 80052ae:	e000      	b.n	80052b2 <NVIC_EncodePriority+0x32>
 80052b0:	2300      	movs	r3, #0
 80052b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052b4:	f04f 32ff 	mov.w	r2, #4294967295
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	fa02 f303 	lsl.w	r3, r2, r3
 80052be:	43da      	mvns	r2, r3
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	401a      	ands	r2, r3
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052c8:	f04f 31ff 	mov.w	r1, #4294967295
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	fa01 f303 	lsl.w	r3, r1, r3
 80052d2:	43d9      	mvns	r1, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052d8:	4313      	orrs	r3, r2
         );
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3724      	adds	r7, #36	@ 0x24
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b082      	sub	sp, #8
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7ff ff28 	bl	8005144 <__NVIC_SetPriorityGrouping>
}
 80052f4:	bf00      	nop
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b086      	sub	sp, #24
 8005300:	af00      	add	r7, sp, #0
 8005302:	4603      	mov	r3, r0
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
 8005308:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800530a:	f7ff ff3f 	bl	800518c <__NVIC_GetPriorityGrouping>
 800530e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	68b9      	ldr	r1, [r7, #8]
 8005314:	6978      	ldr	r0, [r7, #20]
 8005316:	f7ff ffb3 	bl	8005280 <NVIC_EncodePriority>
 800531a:	4602      	mov	r2, r0
 800531c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005320:	4611      	mov	r1, r2
 8005322:	4618      	mov	r0, r3
 8005324:	f7ff ff82 	bl	800522c <__NVIC_SetPriority>
}
 8005328:	bf00      	nop
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
 8005336:	4603      	mov	r3, r0
 8005338:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800533a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff ff32 	bl	80051a8 <__NVIC_EnableIRQ>
}
 8005344:	bf00      	nop
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	4603      	mov	r3, r0
 8005354:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff ff42 	bl	80051e4 <__NVIC_DisableIRQ>
}
 8005360:	bf00      	nop
 8005362:	3708      	adds	r7, #8
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	3b01      	subs	r3, #1
 8005374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005378:	d301      	bcc.n	800537e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800537a:	2301      	movs	r3, #1
 800537c:	e00d      	b.n	800539a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800537e:	4a0a      	ldr	r2, [pc, #40]	@ (80053a8 <HAL_SYSTICK_Config+0x40>)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3b01      	subs	r3, #1
 8005384:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8005386:	4b08      	ldr	r3, [pc, #32]	@ (80053a8 <HAL_SYSTICK_Config+0x40>)
 8005388:	2200      	movs	r2, #0
 800538a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800538c:	4b06      	ldr	r3, [pc, #24]	@ (80053a8 <HAL_SYSTICK_Config+0x40>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a05      	ldr	r2, [pc, #20]	@ (80053a8 <HAL_SYSTICK_Config+0x40>)
 8005392:	f043 0303 	orr.w	r3, r3, #3
 8005396:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	e000e010 	.word	0xe000e010

080053ac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	d844      	bhi.n	8005444 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80053ba:	a201      	add	r2, pc, #4	@ (adr r2, 80053c0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80053bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c0:	080053e3 	.word	0x080053e3
 80053c4:	08005401 	.word	0x08005401
 80053c8:	08005423 	.word	0x08005423
 80053cc:	08005445 	.word	0x08005445
 80053d0:	080053d5 	.word	0x080053d5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80053d4:	4b1f      	ldr	r3, [pc, #124]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a1e      	ldr	r2, [pc, #120]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053da:	f043 0304 	orr.w	r3, r3, #4
 80053de:	6013      	str	r3, [r2, #0]
      break;
 80053e0:	e031      	b.n	8005446 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80053e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a1b      	ldr	r2, [pc, #108]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053e8:	f023 0304 	bic.w	r3, r3, #4
 80053ec:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80053ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005458 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053f4:	4a18      	ldr	r2, [pc, #96]	@ (8005458 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053f6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80053fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80053fe:	e022      	b.n	8005446 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005400:	4b14      	ldr	r3, [pc, #80]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a13      	ldr	r2, [pc, #76]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005406:	f023 0304 	bic.w	r3, r3, #4
 800540a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 800540c:	4b12      	ldr	r3, [pc, #72]	@ (8005458 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800540e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005412:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005416:	4a10      	ldr	r2, [pc, #64]	@ (8005458 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005418:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800541c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8005420:	e011      	b.n	8005446 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005422:	4b0c      	ldr	r3, [pc, #48]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a0b      	ldr	r2, [pc, #44]	@ (8005454 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005428:	f023 0304 	bic.w	r3, r3, #4
 800542c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800542e:	4b0a      	ldr	r3, [pc, #40]	@ (8005458 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005434:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005438:	4a07      	ldr	r2, [pc, #28]	@ (8005458 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800543a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800543e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8005442:	e000      	b.n	8005446 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8005444:	bf00      	nop
  }
}
 8005446:	bf00      	nop
 8005448:	370c      	adds	r7, #12
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	e000e010 	.word	0xe000e010
 8005458:	46020c00 	.word	0x46020c00

0800545c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8005462:	4b19      	ldr	r3, [pc, #100]	@ (80054c8 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0304 	and.w	r3, r3, #4
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800546e:	2304      	movs	r3, #4
 8005470:	607b      	str	r3, [r7, #4]
 8005472:	e021      	b.n	80054b8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8005474:	4b15      	ldr	r3, [pc, #84]	@ (80054cc <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8005476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800547a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800547e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005486:	d011      	beq.n	80054ac <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800548e:	d810      	bhi.n	80054b2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d004      	beq.n	80054a0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800549c:	d003      	beq.n	80054a6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800549e:	e008      	b.n	80054b2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80054a0:	2300      	movs	r3, #0
 80054a2:	607b      	str	r3, [r7, #4]
        break;
 80054a4:	e008      	b.n	80054b8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80054a6:	2301      	movs	r3, #1
 80054a8:	607b      	str	r3, [r7, #4]
        break;
 80054aa:	e005      	b.n	80054b8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80054ac:	2302      	movs	r3, #2
 80054ae:	607b      	str	r3, [r7, #4]
        break;
 80054b0:	e002      	b.n	80054b8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80054b2:	2300      	movs	r3, #0
 80054b4:	607b      	str	r3, [r7, #4]
        break;
 80054b6:	bf00      	nop
    }
  }
  return systick_source;
 80054b8:	687b      	ldr	r3, [r7, #4]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	e000e010 	.word	0xe000e010
 80054cc:	46020c00 	.word	0x46020c00

080054d0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e014      	b.n	800550c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	791b      	ldrb	r3, [r3, #4]
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d105      	bne.n	80054f8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7fc ff0c 	bl	8002310 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2202      	movs	r2, #2
 80054fc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e056      	b.n	80055d6 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	795b      	ldrb	r3, [r3, #5]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_DAC_Start+0x20>
 8005530:	2302      	movs	r3, #2
 8005532:	e050      	b.n	80055d6 <HAL_DAC_Start+0xc2>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2202      	movs	r2, #2
 800553e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6819      	ldr	r1, [r3, #0]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	f003 0310 	and.w	r3, r3, #16
 800554c:	2201      	movs	r2, #1
 800554e:	409a      	lsls	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005558:	4b22      	ldr	r3, [pc, #136]	@ (80055e4 <HAL_DAC_Start+0xd0>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	099b      	lsrs	r3, r3, #6
 800555e:	4a22      	ldr	r2, [pc, #136]	@ (80055e8 <HAL_DAC_Start+0xd4>)
 8005560:	fba2 2303 	umull	r2, r3, r2, r3
 8005564:	099b      	lsrs	r3, r3, #6
 8005566:	3301      	adds	r3, #1
 8005568:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800556a:	e002      	b.n	8005572 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	3b01      	subs	r3, #1
 8005570:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1f9      	bne.n	800556c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10f      	bne.n	800559e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005588:	2b02      	cmp	r3, #2
 800558a:	d11d      	bne.n	80055c8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f042 0201 	orr.w	r2, r2, #1
 800559a:	605a      	str	r2, [r3, #4]
 800559c:	e014      	b.n	80055c8 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	f003 0310 	and.w	r3, r3, #16
 80055ae:	2102      	movs	r1, #2
 80055b0:	fa01 f303 	lsl.w	r3, r1, r3
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d107      	bne.n	80055c8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0202 	orr.w	r2, r2, #2
 80055c6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3714      	adds	r7, #20
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	2000035c 	.word	0x2000035c
 80055e8:	053e2d63 	.word	0x053e2d63

080055ec <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
 80055f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80055fa:	2300      	movs	r3, #0
 80055fc:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e018      	b.n	800563a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d105      	bne.n	8005626 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4413      	add	r3, r2
 8005620:	3308      	adds	r3, #8
 8005622:	617b      	str	r3, [r7, #20]
 8005624:	e004      	b.n	8005630 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4413      	add	r3, r2
 800562c:	3314      	adds	r3, #20
 800562e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	461a      	mov	r2, r3
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	371c      	adds	r7, #28
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
	...

08005648 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08a      	sub	sp, #40	@ 0x28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_DAC_ConfigChannel+0x1c>
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d101      	bne.n	8005668 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e187      	b.n	8005978 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	795b      	ldrb	r3, [r3, #5]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d101      	bne.n	800567a <HAL_DAC_ConfigChannel+0x32>
 8005676:	2302      	movs	r3, #2
 8005678:	e17e      	b.n	8005978 <HAL_DAC_ConfigChannel+0x330>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2202      	movs	r2, #2
 8005684:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	2b04      	cmp	r3, #4
 800568c:	d17a      	bne.n	8005784 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800568e:	f7fd f96f 	bl	8002970 <HAL_GetTick>
 8005692:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d13d      	bne.n	8005716 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800569a:	e018      	b.n	80056ce <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800569c:	f7fd f968 	bl	8002970 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d911      	bls.n	80056ce <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	f043 0208 	orr.w	r2, r3, #8
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2203      	movs	r2, #3
 80056c8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e154      	b.n	8005978 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1df      	bne.n	800569c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80056e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80056e6:	e020      	b.n	800572a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80056e8:	f7fd f942 	bl	8002970 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d90f      	bls.n	8005716 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	da0a      	bge.n	8005716 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	f043 0208 	orr.w	r2, r3, #8
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2203      	movs	r2, #3
 8005710:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e130      	b.n	8005978 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571c:	2b00      	cmp	r3, #0
 800571e:	dbe3      	blt.n	80056e8 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005728:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f003 0310 	and.w	r3, r3, #16
 8005736:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800573a:	fa01 f303 	lsl.w	r3, r1, r3
 800573e:	43db      	mvns	r3, r3
 8005740:	ea02 0103 	and.w	r1, r2, r3
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f003 0310 	and.w	r3, r3, #16
 800574e:	409a      	lsls	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	430a      	orrs	r2, r1
 8005756:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f003 0310 	and.w	r3, r3, #16
 8005764:	21ff      	movs	r1, #255	@ 0xff
 8005766:	fa01 f303 	lsl.w	r3, r1, r3
 800576a:	43db      	mvns	r3, r3
 800576c:	ea02 0103 	and.w	r1, r2, r3
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f003 0310 	and.w	r3, r3, #16
 800577a:	409a      	lsls	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	430a      	orrs	r2, r1
 8005782:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800578a:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	69db      	ldr	r3, [r3, #28]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d11d      	bne.n	80057de <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f003 0310 	and.w	r3, r3, #16
 80057b0:	221f      	movs	r2, #31
 80057b2:	fa02 f303 	lsl.w	r3, r2, r3
 80057b6:	43db      	mvns	r3, r3
 80057b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ba:	4013      	ands	r3, r2
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f003 0310 	and.w	r3, r3, #16
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d2:	4313      	orrs	r3, r2
 80057d4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057dc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057e4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f003 0310 	and.w	r3, r3, #16
 80057ec:	2207      	movs	r2, #7
 80057ee:	fa02 f303 	lsl.w	r3, r2, r3
 80057f2:	43db      	mvns	r3, r3
 80057f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057f6:	4013      	ands	r3, r2
 80057f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d102      	bne.n	8005808 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 8005802:	2300      	movs	r3, #0
 8005804:	623b      	str	r3, [r7, #32]
 8005806:	e00f      	b.n	8005828 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	2b02      	cmp	r3, #2
 800580e:	d102      	bne.n	8005816 <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005810:	2301      	movs	r3, #1
 8005812:	623b      	str	r3, [r7, #32]
 8005814:	e008      	b.n	8005828 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d102      	bne.n	8005824 <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800581e:	2301      	movs	r3, #1
 8005820:	623b      	str	r3, [r7, #32]
 8005822:	e001      	b.n	8005828 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005824:	2300      	movs	r3, #0
 8005826:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	4313      	orrs	r3, r2
 8005832:	6a3a      	ldr	r2, [r7, #32]
 8005834:	4313      	orrs	r3, r2
 8005836:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f003 0310 	and.w	r3, r3, #16
 800583e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005842:	fa02 f303 	lsl.w	r3, r2, r3
 8005846:	43db      	mvns	r3, r3
 8005848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800584a:	4013      	ands	r3, r2
 800584c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	7a1b      	ldrb	r3, [r3, #8]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d102      	bne.n	800585c <HAL_DAC_ConfigChannel+0x214>
 8005856:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800585a:	e000      	b.n	800585e <HAL_DAC_ConfigChannel+0x216>
 800585c:	2300      	movs	r3, #0
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	4313      	orrs	r3, r2
 8005862:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f003 0310 	and.w	r3, r3, #16
 800586a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	43db      	mvns	r3, r3
 8005874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005876:	4013      	ands	r3, r2
 8005878:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	7a5b      	ldrb	r3, [r3, #9]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d102      	bne.n	8005888 <HAL_DAC_ConfigChannel+0x240>
 8005882:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005886:	e000      	b.n	800588a <HAL_DAC_ConfigChannel+0x242>
 8005888:	2300      	movs	r3, #0
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005896:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b02      	cmp	r3, #2
 800589e:	d114      	bne.n	80058ca <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80058a0:	f003 fa38 	bl	8008d14 <HAL_RCC_GetHCLKFreq>
 80058a4:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	4a35      	ldr	r2, [pc, #212]	@ (8005980 <HAL_DAC_ConfigChannel+0x338>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d904      	bls.n	80058b8 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80058ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80058b6:	e00f      	b.n	80058d8 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	4a32      	ldr	r2, [pc, #200]	@ (8005984 <HAL_DAC_ConfigChannel+0x33c>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d90a      	bls.n	80058d6 <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80058c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058c8:	e006      	b.n	80058d8 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058d0:	4313      	orrs	r3, r2
 80058d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80058d4:	e000      	b.n	80058d8 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80058d6:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f003 0310 	and.w	r3, r3, #16
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e6:	4313      	orrs	r3, r2
 80058e8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	6819      	ldr	r1, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f003 0310 	and.w	r3, r3, #16
 80058fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005902:	fa02 f303 	lsl.w	r3, r2, r3
 8005906:	43da      	mvns	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	400a      	ands	r2, r1
 800590e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f003 0310 	and.w	r3, r3, #16
 800591e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005922:	fa02 f303 	lsl.w	r3, r2, r3
 8005926:	43db      	mvns	r3, r3
 8005928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800592a:	4013      	ands	r3, r2
 800592c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f003 0310 	and.w	r3, r3, #16
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	fa02 f303 	lsl.w	r3, r2, r3
 8005940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005942:	4313      	orrs	r3, r2
 8005944:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800594c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	6819      	ldr	r1, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f003 0310 	and.w	r3, r3, #16
 800595a:	22c0      	movs	r2, #192	@ 0xc0
 800595c:	fa02 f303 	lsl.w	r3, r2, r3
 8005960:	43da      	mvns	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	400a      	ands	r2, r1
 8005968:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2201      	movs	r2, #1
 800596e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005976:	7ffb      	ldrb	r3, [r7, #31]
}
 8005978:	4618      	mov	r0, r3
 800597a:	3728      	adds	r7, #40	@ 0x28
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	09896800 	.word	0x09896800
 8005984:	04c4b400 	.word	0x04c4b400

08005988 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e024      	b.n	80059ec <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	791b      	ldrb	r3, [r3, #4]
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d11e      	bne.n	80059ea <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	795b      	ldrb	r3, [r3, #5]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d101      	bne.n	80059b8 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 80059b4:	2302      	movs	r3, #2
 80059b6:	e019      	b.n	80059ec <HAL_DACEx_SetConfigAutonomousMode+0x64>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2202      	movs	r2, #2
 80059c2:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ca:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 80059e6:	2300      	movs	r3, #0
 80059e8:	e000      	b.n	80059ec <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 80059ea:	2302      	movs	r3, #2
  }
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8005a00:	f7fc ffb6 	bl	8002970 <HAL_GetTick>
 8005a04:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e0f0      	b.n	8005bf2 <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a79      	ldr	r2, [pc, #484]	@ (8005bfc <HAL_DMA_Init+0x204>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	f000 809f 	beq.w	8005b5a <HAL_DMA_Init+0x162>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a77      	ldr	r2, [pc, #476]	@ (8005c00 <HAL_DMA_Init+0x208>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	f000 8099 	beq.w	8005b5a <HAL_DMA_Init+0x162>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a75      	ldr	r2, [pc, #468]	@ (8005c04 <HAL_DMA_Init+0x20c>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	f000 8093 	beq.w	8005b5a <HAL_DMA_Init+0x162>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a73      	ldr	r2, [pc, #460]	@ (8005c08 <HAL_DMA_Init+0x210>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	f000 808d 	beq.w	8005b5a <HAL_DMA_Init+0x162>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a71      	ldr	r2, [pc, #452]	@ (8005c0c <HAL_DMA_Init+0x214>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	f000 8087 	beq.w	8005b5a <HAL_DMA_Init+0x162>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a6f      	ldr	r2, [pc, #444]	@ (8005c10 <HAL_DMA_Init+0x218>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	f000 8081 	beq.w	8005b5a <HAL_DMA_Init+0x162>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a6d      	ldr	r2, [pc, #436]	@ (8005c14 <HAL_DMA_Init+0x21c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d07b      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a6c      	ldr	r2, [pc, #432]	@ (8005c18 <HAL_DMA_Init+0x220>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d076      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a6a      	ldr	r2, [pc, #424]	@ (8005c1c <HAL_DMA_Init+0x224>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d071      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a69      	ldr	r2, [pc, #420]	@ (8005c20 <HAL_DMA_Init+0x228>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d06c      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a67      	ldr	r2, [pc, #412]	@ (8005c24 <HAL_DMA_Init+0x22c>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d067      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a66      	ldr	r2, [pc, #408]	@ (8005c28 <HAL_DMA_Init+0x230>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d062      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a64      	ldr	r2, [pc, #400]	@ (8005c2c <HAL_DMA_Init+0x234>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d05d      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a63      	ldr	r2, [pc, #396]	@ (8005c30 <HAL_DMA_Init+0x238>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d058      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a61      	ldr	r2, [pc, #388]	@ (8005c34 <HAL_DMA_Init+0x23c>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d053      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a60      	ldr	r2, [pc, #384]	@ (8005c38 <HAL_DMA_Init+0x240>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d04e      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a5e      	ldr	r2, [pc, #376]	@ (8005c3c <HAL_DMA_Init+0x244>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d049      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a5d      	ldr	r2, [pc, #372]	@ (8005c40 <HAL_DMA_Init+0x248>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d044      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a5b      	ldr	r2, [pc, #364]	@ (8005c44 <HAL_DMA_Init+0x24c>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d03f      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a5a      	ldr	r2, [pc, #360]	@ (8005c48 <HAL_DMA_Init+0x250>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d03a      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a58      	ldr	r2, [pc, #352]	@ (8005c4c <HAL_DMA_Init+0x254>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d035      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a57      	ldr	r2, [pc, #348]	@ (8005c50 <HAL_DMA_Init+0x258>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d030      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a55      	ldr	r2, [pc, #340]	@ (8005c54 <HAL_DMA_Init+0x25c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d02b      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a54      	ldr	r2, [pc, #336]	@ (8005c58 <HAL_DMA_Init+0x260>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d026      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a52      	ldr	r2, [pc, #328]	@ (8005c5c <HAL_DMA_Init+0x264>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d021      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a51      	ldr	r2, [pc, #324]	@ (8005c60 <HAL_DMA_Init+0x268>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d01c      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a4f      	ldr	r2, [pc, #316]	@ (8005c64 <HAL_DMA_Init+0x26c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d017      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a4e      	ldr	r2, [pc, #312]	@ (8005c68 <HAL_DMA_Init+0x270>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d012      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a4c      	ldr	r2, [pc, #304]	@ (8005c6c <HAL_DMA_Init+0x274>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d00d      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a4b      	ldr	r2, [pc, #300]	@ (8005c70 <HAL_DMA_Init+0x278>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d008      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a49      	ldr	r2, [pc, #292]	@ (8005c74 <HAL_DMA_Init+0x27c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d003      	beq.n	8005b5a <HAL_DMA_Init+0x162>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a48      	ldr	r2, [pc, #288]	@ (8005c78 <HAL_DMA_Init+0x280>)
 8005b58:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10e      	bne.n	8005b8c <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	695a      	ldr	r2, [r3, #20]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 0206 	orr.w	r2, r2, #6
 8005ba2:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005ba4:	e00f      	b.n	8005bc6 <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005ba6:	f7fc fee3 	bl	8002970 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b05      	cmp	r3, #5
 8005bb2:	d908      	bls.n	8005bc6 <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2210      	movs	r2, #16
 8005bb8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e015      	b.n	8005bf2 <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	f003 0301 	and.w	r3, r3, #1
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1e8      	bne.n	8005ba6 <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 fa9d 	bl	8006114 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	40020050 	.word	0x40020050
 8005c00:	50020050 	.word	0x50020050
 8005c04:	400200d0 	.word	0x400200d0
 8005c08:	500200d0 	.word	0x500200d0
 8005c0c:	40020150 	.word	0x40020150
 8005c10:	50020150 	.word	0x50020150
 8005c14:	400201d0 	.word	0x400201d0
 8005c18:	500201d0 	.word	0x500201d0
 8005c1c:	40020250 	.word	0x40020250
 8005c20:	50020250 	.word	0x50020250
 8005c24:	400202d0 	.word	0x400202d0
 8005c28:	500202d0 	.word	0x500202d0
 8005c2c:	40020350 	.word	0x40020350
 8005c30:	50020350 	.word	0x50020350
 8005c34:	400203d0 	.word	0x400203d0
 8005c38:	500203d0 	.word	0x500203d0
 8005c3c:	40020450 	.word	0x40020450
 8005c40:	50020450 	.word	0x50020450
 8005c44:	400204d0 	.word	0x400204d0
 8005c48:	500204d0 	.word	0x500204d0
 8005c4c:	40020550 	.word	0x40020550
 8005c50:	50020550 	.word	0x50020550
 8005c54:	400205d0 	.word	0x400205d0
 8005c58:	500205d0 	.word	0x500205d0
 8005c5c:	40020650 	.word	0x40020650
 8005c60:	50020650 	.word	0x50020650
 8005c64:	400206d0 	.word	0x400206d0
 8005c68:	500206d0 	.word	0x500206d0
 8005c6c:	40020750 	.word	0x40020750
 8005c70:	50020750 	.word	0x50020750
 8005c74:	400207d0 	.word	0x400207d0
 8005c78:	500207d0 	.word	0x500207d0

08005c7c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
 8005c88:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d101      	bne.n	8005c94 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e04f      	b.n	8005d34 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d101      	bne.n	8005ca2 <HAL_DMA_Start_IT+0x26>
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	e048      	b.n	8005d34 <HAL_DMA_Start_IT+0xb8>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d136      	bne.n	8005d24 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2202      	movs	r2, #2
 8005cba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	68b9      	ldr	r1, [r7, #8]
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 f9fc 	bl	80060c8 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	695a      	ldr	r2, [r3, #20]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8005cde:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d007      	beq.n	8005cf8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	695a      	ldr	r2, [r3, #20]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cf6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d007      	beq.n	8005d10 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	695a      	ldr	r2, [r3, #20]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d0e:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695a      	ldr	r2, [r3, #20]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 0201 	orr.w	r2, r2, #1
 8005d1e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	e007      	b.n	8005d34 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2240      	movs	r2, #64	@ 0x40
 8005d28:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3710      	adds	r7, #16
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e019      	b.n	8005d82 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d004      	beq.n	8005d64 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e00e      	b.n	8005d82 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2204      	movs	r2, #4
 8005d68:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	6812      	ldr	r2, [r2, #0]
 8005d76:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005d7a:	f043 0304 	orr.w	r3, r3, #4
 8005d7e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	370c      	adds	r7, #12
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr

08005d8e <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b086      	sub	sp, #24
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005d9e:	f023 030f 	bic.w	r3, r3, #15
 8005da2:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dac:	3b50      	subs	r3, #80	@ 0x50
 8005dae:	09db      	lsrs	r3, r3, #7
 8005db0:	f003 031f 	and.w	r3, r3, #31
 8005db4:	2201      	movs	r2, #1
 8005db6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dba:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 813b 	beq.w	8006044 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d011      	beq.n	8005e00 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00a      	beq.n	8005e00 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005df2:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df8:	f043 0201 	orr.w	r2, r3, #1
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d011      	beq.n	8005e32 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00a      	beq.n	8005e32 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e24:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e2a:	f043 0202 	orr.w	r2, r3, #2
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d011      	beq.n	8005e64 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00a      	beq.n	8005e64 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005e56:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e5c:	f043 0204 	orr.w	r2, r3, #4
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d011      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695b      	ldr	r3, [r3, #20]
 8005e78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00a      	beq.n	8005e96 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005e88:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e8e:	f043 0208 	orr.w	r2, r3, #8
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d013      	beq.n	8005ecc <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00c      	beq.n	8005ecc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005eba:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d003      	beq.n	8005ecc <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d04c      	beq.n	8005f74 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d045      	beq.n	8005f74 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005ef0:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	d12e      	bne.n	8005f5c <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	695a      	ldr	r2, [r3, #20]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f0c:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	695a      	ldr	r2, [r3, #20]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f042 0202 	orr.w	r2, r2, #2
 8005f1c:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d007      	beq.n	8005f42 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f36:	2201      	movs	r2, #1
 8005f38:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d07a      	beq.n	8006048 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	4798      	blx	r3
        }

        return;
 8005f5a:	e075      	b.n	8006048 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2205      	movs	r2, #5
 8005f60:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d003      	beq.n	8005f74 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d039      	beq.n	8005ff6 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d032      	beq.n	8005ff6 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d012      	beq.n	8005fc2 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d116      	bne.n	8005fd4 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d111      	bne.n	8005fd4 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	731a      	strb	r2, [r3, #12]
 8005fc0:	e008      	b.n	8005fd4 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d103      	bne.n	8005fd4 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8005fdc:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d003      	beq.n	8005ff6 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d025      	beq.n	800604a <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	695a      	ldr	r2, [r3, #20]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f042 0202 	orr.w	r2, r2, #2
 800600c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800601a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006026:	2201      	movs	r2, #1
 8006028:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006036:	2b00      	cmp	r3, #0
 8006038:	d007      	beq.n	800604a <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	4798      	blx	r3
 8006042:	e002      	b.n	800604a <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8006044:	bf00      	nop
 8006046:	e000      	b.n	800604a <HAL_DMA_IRQHandler+0x2bc>
        return;
 8006048:	bf00      	nop
    }
  }
}
 800604a:	3718      	adds	r7, #24
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e02b      	b.n	80060bc <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800606c:	f023 030f 	bic.w	r3, r3, #15
 8006070:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800607a:	3b50      	subs	r3, #80	@ 0x50
 800607c:	09db      	lsrs	r3, r3, #7
 800607e:	f003 031f 	and.w	r3, r3, #31
 8006082:	2201      	movs	r2, #1
 8006084:	fa02 f303 	lsl.w	r3, r2, r3
 8006088:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	f003 0310 	and.w	r3, r3, #16
 8006090:	2b00      	cmp	r3, #0
 8006092:	d012      	beq.n	80060ba <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	f003 0311 	and.w	r3, r3, #17
 800609a:	2b11      	cmp	r3, #17
 800609c:	d106      	bne.n	80060ac <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	431a      	orrs	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	605a      	str	r2, [r3, #4]
 80060aa:	e006      	b.n	80060ba <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	43db      	mvns	r3, r3
 80060b4:	401a      	ands	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3714      	adds	r7, #20
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
 80060d4:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060dc:	0c1b      	lsrs	r3, r3, #16
 80060de:	041b      	lsls	r3, r3, #16
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	b291      	uxth	r1, r2
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	6812      	ldr	r2, [r2, #0]
 80060e8:	430b      	orrs	r3, r1
 80060ea:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80060f4:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006106:	bf00      	nop
 8006108:	3714      	adds	r7, #20
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
	...

08006114 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	430a      	orrs	r2, r1
 8006134:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	695a      	ldr	r2, [r3, #20]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	431a      	orrs	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a53      	ldr	r2, [pc, #332]	@ (80062a0 <DMA_Init+0x18c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	f000 80a0 	beq.w	800629a <DMA_Init+0x186>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a51      	ldr	r2, [pc, #324]	@ (80062a4 <DMA_Init+0x190>)
 8006160:	4293      	cmp	r3, r2
 8006162:	f000 809a 	beq.w	800629a <DMA_Init+0x186>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a4f      	ldr	r2, [pc, #316]	@ (80062a8 <DMA_Init+0x194>)
 800616c:	4293      	cmp	r3, r2
 800616e:	f000 8094 	beq.w	800629a <DMA_Init+0x186>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a4d      	ldr	r2, [pc, #308]	@ (80062ac <DMA_Init+0x198>)
 8006178:	4293      	cmp	r3, r2
 800617a:	f000 808e 	beq.w	800629a <DMA_Init+0x186>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a4b      	ldr	r2, [pc, #300]	@ (80062b0 <DMA_Init+0x19c>)
 8006184:	4293      	cmp	r3, r2
 8006186:	f000 8088 	beq.w	800629a <DMA_Init+0x186>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a49      	ldr	r2, [pc, #292]	@ (80062b4 <DMA_Init+0x1a0>)
 8006190:	4293      	cmp	r3, r2
 8006192:	f000 8082 	beq.w	800629a <DMA_Init+0x186>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a47      	ldr	r2, [pc, #284]	@ (80062b8 <DMA_Init+0x1a4>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d07c      	beq.n	800629a <DMA_Init+0x186>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a45      	ldr	r2, [pc, #276]	@ (80062bc <DMA_Init+0x1a8>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d077      	beq.n	800629a <DMA_Init+0x186>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a44      	ldr	r2, [pc, #272]	@ (80062c0 <DMA_Init+0x1ac>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d072      	beq.n	800629a <DMA_Init+0x186>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a42      	ldr	r2, [pc, #264]	@ (80062c4 <DMA_Init+0x1b0>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d06d      	beq.n	800629a <DMA_Init+0x186>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a41      	ldr	r2, [pc, #260]	@ (80062c8 <DMA_Init+0x1b4>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d068      	beq.n	800629a <DMA_Init+0x186>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a3f      	ldr	r2, [pc, #252]	@ (80062cc <DMA_Init+0x1b8>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d063      	beq.n	800629a <DMA_Init+0x186>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a3e      	ldr	r2, [pc, #248]	@ (80062d0 <DMA_Init+0x1bc>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d05e      	beq.n	800629a <DMA_Init+0x186>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a3c      	ldr	r2, [pc, #240]	@ (80062d4 <DMA_Init+0x1c0>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d059      	beq.n	800629a <DMA_Init+0x186>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a3b      	ldr	r2, [pc, #236]	@ (80062d8 <DMA_Init+0x1c4>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d054      	beq.n	800629a <DMA_Init+0x186>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a39      	ldr	r2, [pc, #228]	@ (80062dc <DMA_Init+0x1c8>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d04f      	beq.n	800629a <DMA_Init+0x186>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a38      	ldr	r2, [pc, #224]	@ (80062e0 <DMA_Init+0x1cc>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d04a      	beq.n	800629a <DMA_Init+0x186>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a36      	ldr	r2, [pc, #216]	@ (80062e4 <DMA_Init+0x1d0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d045      	beq.n	800629a <DMA_Init+0x186>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a35      	ldr	r2, [pc, #212]	@ (80062e8 <DMA_Init+0x1d4>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d040      	beq.n	800629a <DMA_Init+0x186>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a33      	ldr	r2, [pc, #204]	@ (80062ec <DMA_Init+0x1d8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d03b      	beq.n	800629a <DMA_Init+0x186>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a32      	ldr	r2, [pc, #200]	@ (80062f0 <DMA_Init+0x1dc>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d036      	beq.n	800629a <DMA_Init+0x186>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a30      	ldr	r2, [pc, #192]	@ (80062f4 <DMA_Init+0x1e0>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d031      	beq.n	800629a <DMA_Init+0x186>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a2f      	ldr	r2, [pc, #188]	@ (80062f8 <DMA_Init+0x1e4>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d02c      	beq.n	800629a <DMA_Init+0x186>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a2d      	ldr	r2, [pc, #180]	@ (80062fc <DMA_Init+0x1e8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d027      	beq.n	800629a <DMA_Init+0x186>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a2c      	ldr	r2, [pc, #176]	@ (8006300 <DMA_Init+0x1ec>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d022      	beq.n	800629a <DMA_Init+0x186>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a2a      	ldr	r2, [pc, #168]	@ (8006304 <DMA_Init+0x1f0>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d01d      	beq.n	800629a <DMA_Init+0x186>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a29      	ldr	r2, [pc, #164]	@ (8006308 <DMA_Init+0x1f4>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d018      	beq.n	800629a <DMA_Init+0x186>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a27      	ldr	r2, [pc, #156]	@ (800630c <DMA_Init+0x1f8>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d013      	beq.n	800629a <DMA_Init+0x186>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a26      	ldr	r2, [pc, #152]	@ (8006310 <DMA_Init+0x1fc>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00e      	beq.n	800629a <DMA_Init+0x186>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a24      	ldr	r2, [pc, #144]	@ (8006314 <DMA_Init+0x200>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d009      	beq.n	800629a <DMA_Init+0x186>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a23      	ldr	r2, [pc, #140]	@ (8006318 <DMA_Init+0x204>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d004      	beq.n	800629a <DMA_Init+0x186>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a21      	ldr	r2, [pc, #132]	@ (800631c <DMA_Init+0x208>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d142      	bne.n	8006320 <DMA_Init+0x20c>
 800629a:	2301      	movs	r3, #1
 800629c:	e041      	b.n	8006322 <DMA_Init+0x20e>
 800629e:	bf00      	nop
 80062a0:	40020050 	.word	0x40020050
 80062a4:	50020050 	.word	0x50020050
 80062a8:	400200d0 	.word	0x400200d0
 80062ac:	500200d0 	.word	0x500200d0
 80062b0:	40020150 	.word	0x40020150
 80062b4:	50020150 	.word	0x50020150
 80062b8:	400201d0 	.word	0x400201d0
 80062bc:	500201d0 	.word	0x500201d0
 80062c0:	40020250 	.word	0x40020250
 80062c4:	50020250 	.word	0x50020250
 80062c8:	400202d0 	.word	0x400202d0
 80062cc:	500202d0 	.word	0x500202d0
 80062d0:	40020350 	.word	0x40020350
 80062d4:	50020350 	.word	0x50020350
 80062d8:	400203d0 	.word	0x400203d0
 80062dc:	500203d0 	.word	0x500203d0
 80062e0:	40020450 	.word	0x40020450
 80062e4:	50020450 	.word	0x50020450
 80062e8:	400204d0 	.word	0x400204d0
 80062ec:	500204d0 	.word	0x500204d0
 80062f0:	40020550 	.word	0x40020550
 80062f4:	50020550 	.word	0x50020550
 80062f8:	400205d0 	.word	0x400205d0
 80062fc:	500205d0 	.word	0x500205d0
 8006300:	40020650 	.word	0x40020650
 8006304:	50020650 	.word	0x50020650
 8006308:	400206d0 	.word	0x400206d0
 800630c:	500206d0 	.word	0x500206d0
 8006310:	40020750 	.word	0x40020750
 8006314:	50020750 	.word	0x50020750
 8006318:	400207d0 	.word	0x400207d0
 800631c:	500207d0 	.word	0x500207d0
 8006320:	2300      	movs	r3, #0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d012      	beq.n	800634c <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632e:	3b01      	subs	r3, #1
 8006330:	051b      	lsls	r3, r3, #20
 8006332:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8006336:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633c:	3b01      	subs	r3, #1
 800633e:	011b      	lsls	r3, r3, #4
 8006340:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8006344:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006352:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	430a      	orrs	r2, r1
 800635e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800636c:	431a      	orrs	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800637e:	f040 80b0 	bne.w	80064e2 <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a82      	ldr	r2, [pc, #520]	@ (8006590 <DMA_Init+0x47c>)
 8006388:	4293      	cmp	r3, r2
 800638a:	f000 80a0 	beq.w	80064ce <DMA_Init+0x3ba>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a80      	ldr	r2, [pc, #512]	@ (8006594 <DMA_Init+0x480>)
 8006394:	4293      	cmp	r3, r2
 8006396:	f000 809a 	beq.w	80064ce <DMA_Init+0x3ba>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a7e      	ldr	r2, [pc, #504]	@ (8006598 <DMA_Init+0x484>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	f000 8094 	beq.w	80064ce <DMA_Init+0x3ba>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a7c      	ldr	r2, [pc, #496]	@ (800659c <DMA_Init+0x488>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	f000 808e 	beq.w	80064ce <DMA_Init+0x3ba>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a7a      	ldr	r2, [pc, #488]	@ (80065a0 <DMA_Init+0x48c>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	f000 8088 	beq.w	80064ce <DMA_Init+0x3ba>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a78      	ldr	r2, [pc, #480]	@ (80065a4 <DMA_Init+0x490>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	f000 8082 	beq.w	80064ce <DMA_Init+0x3ba>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a76      	ldr	r2, [pc, #472]	@ (80065a8 <DMA_Init+0x494>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d07c      	beq.n	80064ce <DMA_Init+0x3ba>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a74      	ldr	r2, [pc, #464]	@ (80065ac <DMA_Init+0x498>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d077      	beq.n	80064ce <DMA_Init+0x3ba>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a73      	ldr	r2, [pc, #460]	@ (80065b0 <DMA_Init+0x49c>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d072      	beq.n	80064ce <DMA_Init+0x3ba>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a71      	ldr	r2, [pc, #452]	@ (80065b4 <DMA_Init+0x4a0>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d06d      	beq.n	80064ce <DMA_Init+0x3ba>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a70      	ldr	r2, [pc, #448]	@ (80065b8 <DMA_Init+0x4a4>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d068      	beq.n	80064ce <DMA_Init+0x3ba>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a6e      	ldr	r2, [pc, #440]	@ (80065bc <DMA_Init+0x4a8>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d063      	beq.n	80064ce <DMA_Init+0x3ba>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a6d      	ldr	r2, [pc, #436]	@ (80065c0 <DMA_Init+0x4ac>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d05e      	beq.n	80064ce <DMA_Init+0x3ba>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a6b      	ldr	r2, [pc, #428]	@ (80065c4 <DMA_Init+0x4b0>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d059      	beq.n	80064ce <DMA_Init+0x3ba>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a6a      	ldr	r2, [pc, #424]	@ (80065c8 <DMA_Init+0x4b4>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d054      	beq.n	80064ce <DMA_Init+0x3ba>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a68      	ldr	r2, [pc, #416]	@ (80065cc <DMA_Init+0x4b8>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d04f      	beq.n	80064ce <DMA_Init+0x3ba>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a67      	ldr	r2, [pc, #412]	@ (80065d0 <DMA_Init+0x4bc>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d04a      	beq.n	80064ce <DMA_Init+0x3ba>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a65      	ldr	r2, [pc, #404]	@ (80065d4 <DMA_Init+0x4c0>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d045      	beq.n	80064ce <DMA_Init+0x3ba>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a64      	ldr	r2, [pc, #400]	@ (80065d8 <DMA_Init+0x4c4>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d040      	beq.n	80064ce <DMA_Init+0x3ba>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a62      	ldr	r2, [pc, #392]	@ (80065dc <DMA_Init+0x4c8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d03b      	beq.n	80064ce <DMA_Init+0x3ba>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a61      	ldr	r2, [pc, #388]	@ (80065e0 <DMA_Init+0x4cc>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d036      	beq.n	80064ce <DMA_Init+0x3ba>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a5f      	ldr	r2, [pc, #380]	@ (80065e4 <DMA_Init+0x4d0>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d031      	beq.n	80064ce <DMA_Init+0x3ba>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a5e      	ldr	r2, [pc, #376]	@ (80065e8 <DMA_Init+0x4d4>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d02c      	beq.n	80064ce <DMA_Init+0x3ba>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a5c      	ldr	r2, [pc, #368]	@ (80065ec <DMA_Init+0x4d8>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d027      	beq.n	80064ce <DMA_Init+0x3ba>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a5b      	ldr	r2, [pc, #364]	@ (80065f0 <DMA_Init+0x4dc>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d022      	beq.n	80064ce <DMA_Init+0x3ba>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a59      	ldr	r2, [pc, #356]	@ (80065f4 <DMA_Init+0x4e0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d01d      	beq.n	80064ce <DMA_Init+0x3ba>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a58      	ldr	r2, [pc, #352]	@ (80065f8 <DMA_Init+0x4e4>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d018      	beq.n	80064ce <DMA_Init+0x3ba>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a56      	ldr	r2, [pc, #344]	@ (80065fc <DMA_Init+0x4e8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d013      	beq.n	80064ce <DMA_Init+0x3ba>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a55      	ldr	r2, [pc, #340]	@ (8006600 <DMA_Init+0x4ec>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d00e      	beq.n	80064ce <DMA_Init+0x3ba>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a53      	ldr	r2, [pc, #332]	@ (8006604 <DMA_Init+0x4f0>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d009      	beq.n	80064ce <DMA_Init+0x3ba>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a52      	ldr	r2, [pc, #328]	@ (8006608 <DMA_Init+0x4f4>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d004      	beq.n	80064ce <DMA_Init+0x3ba>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a50      	ldr	r2, [pc, #320]	@ (800660c <DMA_Init+0x4f8>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d101      	bne.n	80064d2 <DMA_Init+0x3be>
 80064ce:	2301      	movs	r3, #1
 80064d0:	e000      	b.n	80064d4 <DMA_Init+0x3c0>
 80064d2:	2300      	movs	r3, #0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d00d      	beq.n	80064f4 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80064de:	60fb      	str	r3, [r7, #12]
 80064e0:	e008      	b.n	80064f4 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064ea:	d103      	bne.n	80064f4 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064f2:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064fa:	4b45      	ldr	r3, [pc, #276]	@ (8006610 <DMA_Init+0x4fc>)
 80064fc:	4013      	ands	r3, r2
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	6812      	ldr	r2, [r2, #0]
 8006502:	68f9      	ldr	r1, [r7, #12]
 8006504:	430b      	orrs	r3, r1
 8006506:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2200      	movs	r2, #0
 800650e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a36      	ldr	r2, [pc, #216]	@ (80065f0 <DMA_Init+0x4dc>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d022      	beq.n	8006560 <DMA_Init+0x44c>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a35      	ldr	r2, [pc, #212]	@ (80065f4 <DMA_Init+0x4e0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d01d      	beq.n	8006560 <DMA_Init+0x44c>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a33      	ldr	r2, [pc, #204]	@ (80065f8 <DMA_Init+0x4e4>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d018      	beq.n	8006560 <DMA_Init+0x44c>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a32      	ldr	r2, [pc, #200]	@ (80065fc <DMA_Init+0x4e8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d013      	beq.n	8006560 <DMA_Init+0x44c>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a30      	ldr	r2, [pc, #192]	@ (8006600 <DMA_Init+0x4ec>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d00e      	beq.n	8006560 <DMA_Init+0x44c>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a2f      	ldr	r2, [pc, #188]	@ (8006604 <DMA_Init+0x4f0>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d009      	beq.n	8006560 <DMA_Init+0x44c>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a2d      	ldr	r2, [pc, #180]	@ (8006608 <DMA_Init+0x4f4>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d004      	beq.n	8006560 <DMA_Init+0x44c>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a2c      	ldr	r2, [pc, #176]	@ (800660c <DMA_Init+0x4f8>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d101      	bne.n	8006564 <DMA_Init+0x450>
 8006560:	2301      	movs	r3, #1
 8006562:	e000      	b.n	8006566 <DMA_Init+0x452>
 8006564:	2300      	movs	r3, #0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d007      	beq.n	800657a <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2200      	movs	r2, #0
 8006570:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2200      	movs	r2, #0
 8006578:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2200      	movs	r2, #0
 8006580:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40020050 	.word	0x40020050
 8006594:	50020050 	.word	0x50020050
 8006598:	400200d0 	.word	0x400200d0
 800659c:	500200d0 	.word	0x500200d0
 80065a0:	40020150 	.word	0x40020150
 80065a4:	50020150 	.word	0x50020150
 80065a8:	400201d0 	.word	0x400201d0
 80065ac:	500201d0 	.word	0x500201d0
 80065b0:	40020250 	.word	0x40020250
 80065b4:	50020250 	.word	0x50020250
 80065b8:	400202d0 	.word	0x400202d0
 80065bc:	500202d0 	.word	0x500202d0
 80065c0:	40020350 	.word	0x40020350
 80065c4:	50020350 	.word	0x50020350
 80065c8:	400203d0 	.word	0x400203d0
 80065cc:	500203d0 	.word	0x500203d0
 80065d0:	40020450 	.word	0x40020450
 80065d4:	50020450 	.word	0x50020450
 80065d8:	400204d0 	.word	0x400204d0
 80065dc:	500204d0 	.word	0x500204d0
 80065e0:	40020550 	.word	0x40020550
 80065e4:	50020550 	.word	0x50020550
 80065e8:	400205d0 	.word	0x400205d0
 80065ec:	500205d0 	.word	0x500205d0
 80065f0:	40020650 	.word	0x40020650
 80065f4:	50020650 	.word	0x50020650
 80065f8:	400206d0 	.word	0x400206d0
 80065fc:	500206d0 	.word	0x500206d0
 8006600:	40020750 	.word	0x40020750
 8006604:	50020750 	.word	0x50020750
 8006608:	400207d0 	.word	0x400207d0
 800660c:	500207d0 	.word	0x500207d0
 8006610:	3cc03180 	.word	0x3cc03180

08006614 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d003      	beq.n	800662a <HAL_DMAEx_List_Start_IT+0x16>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e082      	b.n	8006734 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006634:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	695b      	ldr	r3, [r3, #20]
 800663c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006640:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8006642:	7dfb      	ldrb	r3, [r7, #23]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d005      	beq.n	8006654 <HAL_DMAEx_List_Start_IT+0x40>
 8006648:	7dfb      	ldrb	r3, [r7, #23]
 800664a:	2b02      	cmp	r3, #2
 800664c:	d16a      	bne.n	8006724 <HAL_DMAEx_List_Start_IT+0x110>
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d067      	beq.n	8006724 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b01      	cmp	r3, #1
 800665e:	d157      	bne.n	8006710 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006666:	2b01      	cmp	r3, #1
 8006668:	d101      	bne.n	800666e <HAL_DMAEx_List_Start_IT+0x5a>
 800666a:	2302      	movs	r3, #2
 800666c:	e062      	b.n	8006734 <HAL_DMAEx_List_Start_IT+0x120>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2202      	movs	r2, #2
 800667a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006682:	2202      	movs	r2, #2
 8006684:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006690:	2200      	movs	r2, #0
 8006692:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	695a      	ldr	r2, [r3, #20]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80066a2:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d007      	beq.n	80066bc <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	695a      	ldr	r2, [r3, #20]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066ba:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d007      	beq.n	80066d4 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	695a      	ldr	r2, [r3, #20]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066d2:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f107 010c 	add.w	r1, r7, #12
 80066de:	2200      	movs	r2, #0
 80066e0:	4618      	mov	r0, r3
 80066e2:	f000 f94b 	bl	800697c <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4619      	mov	r1, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	0c0b      	lsrs	r3, r1, #16
 80066f4:	041b      	lsls	r3, r3, #16
 80066f6:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	461a      	mov	r2, r3
 8006700:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8006704:	4013      	ands	r3, r2
 8006706:	68f9      	ldr	r1, [r7, #12]
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	6812      	ldr	r2, [r2, #0]
 800670c:	430b      	orrs	r3, r1
 800670e:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695a      	ldr	r2, [r3, #20]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0201 	orr.w	r2, r2, #1
 800671e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
 8006722:	e007      	b.n	8006734 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2240      	movs	r2, #64	@ 0x40
 8006728:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
}
 8006734:	4618      	mov	r0, r3
 8006736:	3718      	adds	r7, #24
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_DMAEx_List_GetNodeConfig+0x16>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e004      	b.n	8006760 <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8006756:	6839      	ldr	r1, [r7, #0]
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f805 	bl	8006768 <DMA_List_GetNodeConfig>

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	b2da      	uxtb	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0208 	and.w	r2, r3, #8
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 0203 	and.w	r2, r3, #3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 80067b0:	091b      	lsrs	r3, r3, #4
 80067b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067b6:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 80067c0:	0d1b      	lsrs	r3, r3, #20
 80067c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067c6:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	4b66      	ldr	r3, [pc, #408]	@ (8006978 <DMA_List_GetNodeConfig+0x210>)
 80067de:	4013      	ands	r3, r2
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d008      	beq.n	800680e <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006802:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800680a:	60da      	str	r2, [r3, #12]
 800680c:	e013      	b.n	8006836 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006822:	2b00      	cmp	r3, #0
 8006824:	d004      	beq.n	8006830 <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800682c:	60da      	str	r2, [r3, #12]
 800682e:	e002      	b.n	8006836 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 800685e:	0c1b      	lsrs	r3, r3, #16
 8006860:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	b29a      	uxth	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d008      	beq.n	800689c <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	0c1b      	lsrs	r3, r3, #16
 8006890:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006894:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	64da      	str	r2, [r3, #76]	@ 0x4c
 800689a:	e002      	b.n	80068a2 <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	691a      	ldr	r2, [r3, #16]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d04a      	beq.n	8006954 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068c8:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 80068ca:	89fa      	ldrh	r2, [r7, #14]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	0c1b      	lsrs	r3, r3, #16
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068dc:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 80068de:	89fa      	ldrh	r2, [r7, #14]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d004      	beq.n	80068fa <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068f4:	425a      	negs	r2, r3
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d004      	beq.n	8006910 <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800690a:	425a      	negs	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	699b      	ldr	r3, [r3, #24]
 8006914:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8006916:	89fa      	ldrh	r2, [r7, #14]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	0c1b      	lsrs	r3, r3, #16
 8006922:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8006924:	89fa      	ldrh	r2, [r7, #14]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d004      	beq.n	8006940 <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693a:	425a      	negs	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	da11      	bge.n	800696c <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800694c:	425a      	negs	r2, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 8006952:	e00b      	b.n	800696c <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800696c:	bf00      	nop
 800696e:	3714      	adds	r7, #20
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr
 8006978:	0c002000 	.word	0x0c002000

0800697c <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00c      	beq.n	80069ae <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d002      	beq.n	80069a0 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	4a0d      	ldr	r2, [pc, #52]	@ (80069d4 <DMA_List_GetCLLRNodeInfo+0x58>)
 800699e:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00f      	beq.n	80069c6 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2207      	movs	r2, #7
 80069aa:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80069ac:	e00b      	b.n	80069c6 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d002      	beq.n	80069ba <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	4a08      	ldr	r2, [pc, #32]	@ (80069d8 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80069b8:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d002      	beq.n	80069c6 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2205      	movs	r2, #5
 80069c4:	601a      	str	r2, [r3, #0]
}
 80069c6:	bf00      	nop
 80069c8:	3714      	adds	r7, #20
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	fe010000 	.word	0xfe010000
 80069d8:	f8010000 	.word	0xf8010000

080069dc <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 80069dc:	b480      	push	{r7}
 80069de:	b087      	sub	sp, #28
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	460b      	mov	r3, r1
 80069e6:	607a      	str	r2, [r7, #4]
 80069e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80069ea:	2300      	movs	r3, #0
 80069ec:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80069ee:	7afb      	ldrb	r3, [r7, #11]
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d011      	beq.n	8006a18 <HAL_EXTI_RegisterCallback+0x3c>
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	dc13      	bgt.n	8006a20 <HAL_EXTI_RegisterCallback+0x44>
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d002      	beq.n	8006a02 <HAL_EXTI_RegisterCallback+0x26>
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d007      	beq.n	8006a10 <HAL_EXTI_RegisterCallback+0x34>
 8006a00:	e00e      	b.n	8006a20 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	609a      	str	r2, [r3, #8]
      break;
 8006a0e:	e00a      	b.n	8006a26 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	605a      	str	r2, [r3, #4]
      break;
 8006a16:	e006      	b.n	8006a26 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	609a      	str	r2, [r3, #8]
      break;
 8006a1e:	e002      	b.n	8006a26 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	75fb      	strb	r3, [r7, #23]
      break;
 8006a24:	bf00      	nop
  }

  return status;
 8006a26:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	371c      	adds	r7, #28
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d101      	bne.n	8006a48 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e003      	b.n	8006a50 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006a4e:	2300      	movs	r3, #0
  }
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr

08006a5c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b086      	sub	sp, #24
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	0c1b      	lsrs	r3, r3, #16
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 031f 	and.w	r3, r3, #31
 8006a78:	2201      	movs	r2, #1
 8006a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	015a      	lsls	r2, r3, #5
 8006a84:	4b17      	ldr	r3, [pc, #92]	@ (8006ae4 <HAL_EXTI_IRQHandler+0x88>)
 8006a86:	4413      	add	r3, r2
 8006a88:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	4013      	ands	r3, r2
 8006a92:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d009      	beq.n	8006aae <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae8 <HAL_EXTI_IRQHandler+0x8c>)
 8006ab4:	4413      	add	r3, r2
 8006ab6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	4013      	ands	r3, r2
 8006ac0:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d009      	beq.n	8006adc <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d002      	beq.n	8006adc <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	4798      	blx	r3
    }
  }
}
 8006adc:	bf00      	nop
 8006ade:	3718      	adds	r7, #24
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	4602200c 	.word	0x4602200c
 8006ae8:	46022010 	.word	0x46022010

08006aec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e142      	b.n	8006d84 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d106      	bne.n	8006b18 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7fb fc64 	bl	80023e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699a      	ldr	r2, [r3, #24]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f022 0210 	bic.w	r2, r2, #16
 8006b26:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b28:	f7fb ff22 	bl	8002970 <HAL_GetTick>
 8006b2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006b2e:	e012      	b.n	8006b56 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006b30:	f7fb ff1e 	bl	8002970 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b0a      	cmp	r3, #10
 8006b3c:	d90b      	bls.n	8006b56 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b42:	f043 0201 	orr.w	r2, r3, #1
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2203      	movs	r2, #3
 8006b4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e116      	b.n	8006d84 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
 8006b60:	2b08      	cmp	r3, #8
 8006b62:	d0e5      	beq.n	8006b30 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0201 	orr.w	r2, r2, #1
 8006b72:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b74:	f7fb fefc 	bl	8002970 <HAL_GetTick>
 8006b78:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006b7a:	e012      	b.n	8006ba2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006b7c:	f7fb fef8 	bl	8002970 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b0a      	cmp	r3, #10
 8006b88:	d90b      	bls.n	8006ba2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b8e:	f043 0201 	orr.w	r2, r3, #1
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e0f0      	b.n	8006d84 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d0e5      	beq.n	8006b7c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699a      	ldr	r2, [r3, #24]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f042 0202 	orr.w	r2, r2, #2
 8006bbe:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006bc0:	4a72      	ldr	r2, [pc, #456]	@ (8006d8c <HAL_FDCAN_Init+0x2a0>)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	7c1b      	ldrb	r3, [r3, #16]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d108      	bne.n	8006be2 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bde:	619a      	str	r2, [r3, #24]
 8006be0:	e007      	b.n	8006bf2 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	699a      	ldr	r2, [r3, #24]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bf0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	7c5b      	ldrb	r3, [r3, #17]
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d108      	bne.n	8006c0c <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	699a      	ldr	r2, [r3, #24]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c08:	619a      	str	r2, [r3, #24]
 8006c0a:	e007      	b.n	8006c1c <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699a      	ldr	r2, [r3, #24]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006c1a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	7c9b      	ldrb	r3, [r3, #18]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d108      	bne.n	8006c36 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	699a      	ldr	r2, [r3, #24]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c32:	619a      	str	r2, [r3, #24]
 8006c34:	e007      	b.n	8006c46 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	699a      	ldr	r2, [r3, #24]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006c44:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689a      	ldr	r2, [r3, #8]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	699a      	ldr	r2, [r3, #24]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006c6a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	691a      	ldr	r2, [r3, #16]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f022 0210 	bic.w	r2, r2, #16
 8006c7a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d108      	bne.n	8006c96 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	699a      	ldr	r2, [r3, #24]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f042 0204 	orr.w	r2, r2, #4
 8006c92:	619a      	str	r2, [r3, #24]
 8006c94:	e02c      	b.n	8006cf0 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d028      	beq.n	8006cf0 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d01c      	beq.n	8006ce0 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	699a      	ldr	r2, [r3, #24]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006cb4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	691a      	ldr	r2, [r3, #16]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f042 0210 	orr.w	r2, r2, #16
 8006cc4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	2b03      	cmp	r3, #3
 8006ccc:	d110      	bne.n	8006cf0 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	699a      	ldr	r2, [r3, #24]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f042 0220 	orr.w	r2, r2, #32
 8006cdc:	619a      	str	r2, [r3, #24]
 8006cde:	e007      	b.n	8006cf0 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	699a      	ldr	r2, [r3, #24]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0220 	orr.w	r2, r2, #32
 8006cee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	699b      	ldr	r3, [r3, #24]
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d00:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006d08:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006d18:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006d1a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d24:	d115      	bne.n	8006d52 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d30:	3b01      	subs	r3, #1
 8006d32:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d34:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006d3e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d46:	3b01      	subs	r3, #1
 8006d48:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006d4e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006d50:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	430a      	orrs	r2, r1
 8006d64:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 f9b9 	bl	80070e0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2200      	movs	r2, #0
 8006d72:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	4000a500 	.word	0x4000a500

08006d90 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b08c      	sub	sp, #48	@ 0x30
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d9e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006daa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dac:	4013      	ands	r3, r2
 8006dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006db6:	f003 0307 	and.w	r3, r3, #7
 8006dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ddc:	4013      	ands	r3, r2
 8006dde:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006de6:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8006dea:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006df2:	6a3a      	ldr	r2, [r7, #32]
 8006df4:	4013      	ands	r3, r2
 8006df6:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dfe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006e02:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0a:	69fa      	ldr	r2, [r7, #28]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e16:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e1e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	099b      	lsrs	r3, r3, #6
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00c      	beq.n	8006e46 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	099b      	lsrs	r3, r3, #6
 8006e30:	f003 0301 	and.w	r3, r3, #1
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d006      	beq.n	8006e46 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2240      	movs	r2, #64	@ 0x40
 8006e3e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 f92d 	bl	80070a0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	0a1b      	lsrs	r3, r3, #8
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d01a      	beq.n	8006e88 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	0a1b      	lsrs	r3, r3, #8
 8006e56:	f003 0301 	and.w	r3, r3, #1
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d014      	beq.n	8006e88 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006e66:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	4013      	ands	r3, r2
 8006e74:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e7e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006e80:	6939      	ldr	r1, [r7, #16]
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f8ed 	bl	8007062 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d007      	beq.n	8006e9e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e94:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006e96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f8ac 	bl	8006ff6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d007      	beq.n	8006eb4 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eaa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 f8ac 	bl	800700c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d007      	beq.n	8006eca <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ec0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006ec2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 f8ac 	bl	8007022 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	0a5b      	lsrs	r3, r3, #9
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00d      	beq.n	8006ef2 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	0a5b      	lsrs	r3, r3, #9
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d007      	beq.n	8006ef2 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006eea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f8a3 	bl	8007038 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	09db      	lsrs	r3, r3, #7
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d019      	beq.n	8006f32 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	09db      	lsrs	r3, r3, #7
 8006f02:	f003 0301 	and.w	r3, r3, #1
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d013      	beq.n	8006f32 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006f12:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	4013      	ands	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2280      	movs	r2, #128	@ 0x80
 8006f28:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006f2a:	68f9      	ldr	r1, [r7, #12]
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 f88d 	bl	800704c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	0b5b      	lsrs	r3, r3, #13
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00d      	beq.n	8006f5a <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	0b5b      	lsrs	r3, r3, #13
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d007      	beq.n	8006f5a <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006f52:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 f88f 	bl	8007078 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	0bdb      	lsrs	r3, r3, #15
 8006f5e:	f003 0301 	and.w	r3, r3, #1
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00d      	beq.n	8006f82 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	0bdb      	lsrs	r3, r3, #15
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d007      	beq.n	8006f82 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006f7a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f885 	bl	800708c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	0b9b      	lsrs	r3, r3, #14
 8006f86:	f003 0301 	and.w	r3, r3, #1
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d010      	beq.n	8006fb0 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	0b9b      	lsrs	r3, r3, #14
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d00a      	beq.n	8006fb0 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006fa2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fa8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d007      	beq.n	8006fc6 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69fa      	ldr	r2, [r7, #28]
 8006fbc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006fbe:	69f9      	ldr	r1, [r7, #28]
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 f881 	bl	80070c8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d009      	beq.n	8006fe0 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6a3a      	ldr	r2, [r7, #32]
 8006fd2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 f863 	bl	80070b4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006fee:	bf00      	nop
 8006ff0:	3730      	adds	r7, #48	@ 0x30
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
 8006ffe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8007016:	bf00      	nop
 8007018:	370c      	adds	r7, #12
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr

08007022 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007022:	b480      	push	{r7}
 8007024:	b083      	sub	sp, #12
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
 800702a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800702c:	bf00      	nop
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr

08007038 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007056:	bf00      	nop
 8007058:	370c      	adds	r7, #12
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8007062:	b480      	push	{r7}
 8007064:	b083      	sub	sp, #12
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
 800706a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80070a8:	bf00      	nop
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80070d2:	bf00      	nop
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
	...

080070e0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b085      	sub	sp, #20
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80070e8:	4b27      	ldr	r3, [pc, #156]	@ (8007188 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80070ea:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	68ba      	ldr	r2, [r7, #8]
 80070f0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070fa:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007102:	041a      	lsls	r2, r3, #16
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	430a      	orrs	r2, r1
 800710a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007120:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007128:	061a      	lsls	r2, r3, #24
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	60fb      	str	r3, [r7, #12]
 8007160:	e005      	b.n	800716e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	3304      	adds	r3, #4
 800716c:	60fb      	str	r3, [r7, #12]
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	429a      	cmp	r2, r3
 8007178:	d3f3      	bcc.n	8007162 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800717a:	bf00      	nop
 800717c:	bf00      	nop
 800717e:	3714      	adds	r7, #20
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr
 8007188:	4000ac00 	.word	0x4000ac00

0800718c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800718c:	b480      	push	{r7}
 800718e:	b089      	sub	sp, #36	@ 0x24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8007196:	2300      	movs	r3, #0
 8007198:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800719e:	e1c2      	b.n	8007526 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	2101      	movs	r1, #1
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	fa01 f303 	lsl.w	r3, r1, r3
 80071ac:	4013      	ands	r3, r2
 80071ae:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	f000 81b2 	beq.w	8007520 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a55      	ldr	r2, [pc, #340]	@ (8007314 <HAL_GPIO_Init+0x188>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d15d      	bne.n	8007280 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80071ca:	2201      	movs	r2, #1
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	fa02 f303 	lsl.w	r3, r2, r3
 80071d2:	43db      	mvns	r3, r3
 80071d4:	69fa      	ldr	r2, [r7, #28]
 80071d6:	4013      	ands	r3, r2
 80071d8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	f003 0201 	and.w	r2, r3, #1
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	fa02 f303 	lsl.w	r3, r2, r3
 80071e8:	69fa      	ldr	r2, [r7, #28]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	69fa      	ldr	r2, [r7, #28]
 80071f2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80071f4:	4a48      	ldr	r2, [pc, #288]	@ (8007318 <HAL_GPIO_Init+0x18c>)
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80071fc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80071fe:	4a46      	ldr	r2, [pc, #280]	@ (8007318 <HAL_GPIO_Init+0x18c>)
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	00db      	lsls	r3, r3, #3
 8007204:	4413      	add	r3, r2
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	08da      	lsrs	r2, r3, #3
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	3208      	adds	r2, #8
 8007212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007216:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	f003 0307 	and.w	r3, r3, #7
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	220f      	movs	r2, #15
 8007222:	fa02 f303 	lsl.w	r3, r2, r3
 8007226:	43db      	mvns	r3, r3
 8007228:	69fa      	ldr	r2, [r7, #28]
 800722a:	4013      	ands	r3, r2
 800722c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	f003 0307 	and.w	r3, r3, #7
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	220b      	movs	r2, #11
 8007238:	fa02 f303 	lsl.w	r3, r2, r3
 800723c:	69fa      	ldr	r2, [r7, #28]
 800723e:	4313      	orrs	r3, r2
 8007240:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	08da      	lsrs	r2, r3, #3
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	3208      	adds	r2, #8
 800724a:	69f9      	ldr	r1, [r7, #28]
 800724c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	2203      	movs	r2, #3
 800725c:	fa02 f303 	lsl.w	r3, r2, r3
 8007260:	43db      	mvns	r3, r3
 8007262:	69fa      	ldr	r2, [r7, #28]
 8007264:	4013      	ands	r3, r2
 8007266:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	005b      	lsls	r3, r3, #1
 800726c:	2202      	movs	r2, #2
 800726e:	fa02 f303 	lsl.w	r3, r2, r3
 8007272:	69fa      	ldr	r2, [r7, #28]
 8007274:	4313      	orrs	r3, r2
 8007276:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	69fa      	ldr	r2, [r7, #28]
 800727c:	601a      	str	r2, [r3, #0]
 800727e:	e067      	b.n	8007350 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	2b02      	cmp	r3, #2
 8007286:	d003      	beq.n	8007290 <HAL_GPIO_Init+0x104>
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2b12      	cmp	r3, #18
 800728e:	d145      	bne.n	800731c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	08da      	lsrs	r2, r3, #3
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	3208      	adds	r2, #8
 8007298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800729c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f003 0307 	and.w	r3, r3, #7
 80072a4:	009b      	lsls	r3, r3, #2
 80072a6:	220f      	movs	r2, #15
 80072a8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ac:	43db      	mvns	r3, r3
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	4013      	ands	r3, r2
 80072b2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	f003 020f 	and.w	r2, r3, #15
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	fa02 f303 	lsl.w	r3, r2, r3
 80072c8:	69fa      	ldr	r2, [r7, #28]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	08da      	lsrs	r2, r3, #3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	3208      	adds	r2, #8
 80072d6:	69f9      	ldr	r1, [r7, #28]
 80072d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	005b      	lsls	r3, r3, #1
 80072e6:	2203      	movs	r2, #3
 80072e8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ec:	43db      	mvns	r3, r3
 80072ee:	69fa      	ldr	r2, [r7, #28]
 80072f0:	4013      	ands	r3, r2
 80072f2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f003 0203 	and.w	r2, r3, #3
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	fa02 f303 	lsl.w	r3, r2, r3
 8007304:	69fa      	ldr	r2, [r7, #28]
 8007306:	4313      	orrs	r3, r2
 8007308:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	69fa      	ldr	r2, [r7, #28]
 800730e:	601a      	str	r2, [r3, #0]
 8007310:	e01e      	b.n	8007350 <HAL_GPIO_Init+0x1c4>
 8007312:	bf00      	nop
 8007314:	46020000 	.word	0x46020000
 8007318:	0800f03c 	.word	0x0800f03c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	005b      	lsls	r3, r3, #1
 8007326:	2203      	movs	r2, #3
 8007328:	fa02 f303 	lsl.w	r3, r2, r3
 800732c:	43db      	mvns	r3, r3
 800732e:	69fa      	ldr	r2, [r7, #28]
 8007330:	4013      	ands	r3, r2
 8007332:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	f003 0203 	and.w	r2, r3, #3
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	005b      	lsls	r3, r3, #1
 8007340:	fa02 f303 	lsl.w	r3, r2, r3
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	4313      	orrs	r3, r2
 8007348:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	69fa      	ldr	r2, [r7, #28]
 800734e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d00b      	beq.n	8007370 <HAL_GPIO_Init+0x1e4>
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2b02      	cmp	r3, #2
 800735e:	d007      	beq.n	8007370 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007364:	2b11      	cmp	r3, #17
 8007366:	d003      	beq.n	8007370 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	2b12      	cmp	r3, #18
 800736e:	d130      	bne.n	80073d2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	005b      	lsls	r3, r3, #1
 800737a:	2203      	movs	r2, #3
 800737c:	fa02 f303 	lsl.w	r3, r2, r3
 8007380:	43db      	mvns	r3, r3
 8007382:	69fa      	ldr	r2, [r7, #28]
 8007384:	4013      	ands	r3, r2
 8007386:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	005b      	lsls	r3, r3, #1
 8007390:	fa02 f303 	lsl.w	r3, r2, r3
 8007394:	69fa      	ldr	r2, [r7, #28]
 8007396:	4313      	orrs	r3, r2
 8007398:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	69fa      	ldr	r2, [r7, #28]
 800739e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80073a6:	2201      	movs	r2, #1
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	fa02 f303 	lsl.w	r3, r2, r3
 80073ae:	43db      	mvns	r3, r3
 80073b0:	69fa      	ldr	r2, [r7, #28]
 80073b2:	4013      	ands	r3, r2
 80073b4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	091b      	lsrs	r3, r3, #4
 80073bc:	f003 0201 	and.w	r2, r3, #1
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	fa02 f303 	lsl.w	r3, r2, r3
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	69fa      	ldr	r2, [r7, #28]
 80073d0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	2b03      	cmp	r3, #3
 80073d8:	d107      	bne.n	80073ea <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80073de:	2b03      	cmp	r3, #3
 80073e0:	d11b      	bne.n	800741a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d017      	beq.n	800741a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	005b      	lsls	r3, r3, #1
 80073f4:	2203      	movs	r2, #3
 80073f6:	fa02 f303 	lsl.w	r3, r2, r3
 80073fa:	43db      	mvns	r3, r3
 80073fc:	69fa      	ldr	r2, [r7, #28]
 80073fe:	4013      	ands	r3, r2
 8007400:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	689a      	ldr	r2, [r3, #8]
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	005b      	lsls	r3, r3, #1
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	69fa      	ldr	r2, [r7, #28]
 8007410:	4313      	orrs	r3, r2
 8007412:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	69fa      	ldr	r2, [r7, #28]
 8007418:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d07c      	beq.n	8007520 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8007426:	4a47      	ldr	r2, [pc, #284]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	089b      	lsrs	r3, r3, #2
 800742c:	3318      	adds	r3, #24
 800742e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007432:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	f003 0303 	and.w	r3, r3, #3
 800743a:	00db      	lsls	r3, r3, #3
 800743c:	220f      	movs	r2, #15
 800743e:	fa02 f303 	lsl.w	r3, r2, r3
 8007442:	43db      	mvns	r3, r3
 8007444:	69fa      	ldr	r2, [r7, #28]
 8007446:	4013      	ands	r3, r2
 8007448:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	0a9a      	lsrs	r2, r3, #10
 800744e:	4b3e      	ldr	r3, [pc, #248]	@ (8007548 <HAL_GPIO_Init+0x3bc>)
 8007450:	4013      	ands	r3, r2
 8007452:	697a      	ldr	r2, [r7, #20]
 8007454:	f002 0203 	and.w	r2, r2, #3
 8007458:	00d2      	lsls	r2, r2, #3
 800745a:	4093      	lsls	r3, r2
 800745c:	69fa      	ldr	r2, [r7, #28]
 800745e:	4313      	orrs	r3, r2
 8007460:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8007462:	4938      	ldr	r1, [pc, #224]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	089b      	lsrs	r3, r3, #2
 8007468:	3318      	adds	r3, #24
 800746a:	69fa      	ldr	r2, [r7, #28]
 800746c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8007470:	4b34      	ldr	r3, [pc, #208]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	43db      	mvns	r3, r3
 800747a:	69fa      	ldr	r2, [r7, #28]
 800747c:	4013      	ands	r3, r2
 800747e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d003      	beq.n	8007494 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800748c:	69fa      	ldr	r2, [r7, #28]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4313      	orrs	r3, r2
 8007492:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8007494:	4a2b      	ldr	r2, [pc, #172]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800749a:	4b2a      	ldr	r3, [pc, #168]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	43db      	mvns	r3, r3
 80074a4:	69fa      	ldr	r2, [r7, #28]
 80074a6:	4013      	ands	r3, r2
 80074a8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80074b6:	69fa      	ldr	r2, [r7, #28]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80074be:	4a21      	ldr	r2, [pc, #132]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80074c4:	4b1f      	ldr	r3, [pc, #124]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 80074c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074ca:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	43db      	mvns	r3, r3
 80074d0:	69fa      	ldr	r2, [r7, #28]
 80074d2:	4013      	ands	r3, r2
 80074d4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80074e2:	69fa      	ldr	r2, [r7, #28]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80074ea:	4a16      	ldr	r2, [pc, #88]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80074f2:	4b14      	ldr	r3, [pc, #80]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 80074f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	43db      	mvns	r3, r3
 80074fe:	69fa      	ldr	r2, [r7, #28]
 8007500:	4013      	ands	r3, r2
 8007502:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800750c:	2b00      	cmp	r3, #0
 800750e:	d003      	beq.n	8007518 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8007510:	69fa      	ldr	r2, [r7, #28]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	4313      	orrs	r3, r2
 8007516:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8007518:	4a0a      	ldr	r2, [pc, #40]	@ (8007544 <HAL_GPIO_Init+0x3b8>)
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	3301      	adds	r3, #1
 8007524:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	fa22 f303 	lsr.w	r3, r2, r3
 8007530:	2b00      	cmp	r3, #0
 8007532:	f47f ae35 	bne.w	80071a0 <HAL_GPIO_Init+0x14>
  }
}
 8007536:	bf00      	nop
 8007538:	bf00      	nop
 800753a:	3724      	adds	r7, #36	@ 0x24
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr
 8007544:	46022000 	.word	0x46022000
 8007548:	002f7f7f 	.word	0x002f7f7f

0800754c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800754c:	b480      	push	{r7}
 800754e:	b089      	sub	sp, #36	@ 0x24
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800755e:	e0bc      	b.n	80076da <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8007560:	2201      	movs	r2, #1
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	fa02 f303 	lsl.w	r3, r2, r3
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	4013      	ands	r3, r2
 800756c:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	2b00      	cmp	r3, #0
 8007576:	f000 80ad 	beq.w	80076d4 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a5e      	ldr	r2, [pc, #376]	@ (80076f8 <HAL_GPIO_DeInit+0x1ac>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d115      	bne.n	80075ae <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8007582:	4a5e      	ldr	r2, [pc, #376]	@ (80076fc <HAL_GPIO_DeInit+0x1b0>)
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800758a:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800758c:	4a5b      	ldr	r2, [pc, #364]	@ (80076fc <HAL_GPIO_DeInit+0x1b0>)
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	00db      	lsls	r3, r3, #3
 8007592:	4413      	add	r3, r2
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8007598:	4b57      	ldr	r3, [pc, #348]	@ (80076f8 <HAL_GPIO_DeInit+0x1ac>)
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	2101      	movs	r1, #1
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	fa01 f303 	lsl.w	r3, r1, r3
 80075a4:	43db      	mvns	r3, r3
 80075a6:	4954      	ldr	r1, [pc, #336]	@ (80076f8 <HAL_GPIO_DeInit+0x1ac>)
 80075a8:	4013      	ands	r3, r2
 80075aa:	600b      	str	r3, [r1, #0]
 80075ac:	e053      	b.n	8007656 <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 80075ae:	4a54      	ldr	r2, [pc, #336]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	089b      	lsrs	r3, r3, #2
 80075b4:	3318      	adds	r3, #24
 80075b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ba:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	f003 0303 	and.w	r3, r3, #3
 80075c2:	00db      	lsls	r3, r3, #3
 80075c4:	220f      	movs	r2, #15
 80075c6:	fa02 f303 	lsl.w	r3, r2, r3
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	4013      	ands	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	0a9a      	lsrs	r2, r3, #10
 80075d4:	4b4b      	ldr	r3, [pc, #300]	@ (8007704 <HAL_GPIO_DeInit+0x1b8>)
 80075d6:	4013      	ands	r3, r2
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	f002 0203 	and.w	r2, r2, #3
 80075de:	00d2      	lsls	r2, r2, #3
 80075e0:	4093      	lsls	r3, r2
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d136      	bne.n	8007656 <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 80075e8:	4b45      	ldr	r3, [pc, #276]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 80075ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	43db      	mvns	r3, r3
 80075f2:	4943      	ldr	r1, [pc, #268]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 80075f4:	4013      	ands	r3, r2
 80075f6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 80075fa:	4b41      	ldr	r3, [pc, #260]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 80075fc:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	43db      	mvns	r3, r3
 8007604:	493e      	ldr	r1, [pc, #248]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 8007606:	4013      	ands	r3, r2
 8007608:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 800760c:	4b3c      	ldr	r3, [pc, #240]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	43db      	mvns	r3, r3
 8007614:	493a      	ldr	r1, [pc, #232]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 8007616:	4013      	ands	r3, r2
 8007618:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 800761a:	4b39      	ldr	r3, [pc, #228]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	43db      	mvns	r3, r3
 8007622:	4937      	ldr	r1, [pc, #220]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 8007624:	4013      	ands	r3, r2
 8007626:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8007628:	69bb      	ldr	r3, [r7, #24]
 800762a:	f003 0303 	and.w	r3, r3, #3
 800762e:	00db      	lsls	r3, r3, #3
 8007630:	220f      	movs	r2, #15
 8007632:	fa02 f303 	lsl.w	r3, r2, r3
 8007636:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8007638:	4a31      	ldr	r2, [pc, #196]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	089b      	lsrs	r3, r3, #2
 800763e:	3318      	adds	r3, #24
 8007640:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	43da      	mvns	r2, r3
 8007648:	482d      	ldr	r0, [pc, #180]	@ (8007700 <HAL_GPIO_DeInit+0x1b4>)
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	089b      	lsrs	r3, r3, #2
 800764e:	400a      	ands	r2, r1
 8007650:	3318      	adds	r3, #24
 8007652:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	005b      	lsls	r3, r3, #1
 800765e:	2103      	movs	r1, #3
 8007660:	fa01 f303 	lsl.w	r3, r1, r3
 8007664:	431a      	orrs	r2, r3
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	08da      	lsrs	r2, r3, #3
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	3208      	adds	r2, #8
 8007672:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	f003 0307 	and.w	r3, r3, #7
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	220f      	movs	r2, #15
 8007680:	fa02 f303 	lsl.w	r3, r2, r3
 8007684:	43db      	mvns	r3, r3
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	08d2      	lsrs	r2, r2, #3
 800768a:	4019      	ands	r1, r3
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	3208      	adds	r2, #8
 8007690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	689a      	ldr	r2, [r3, #8]
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	005b      	lsls	r3, r3, #1
 800769c:	2103      	movs	r1, #3
 800769e:	fa01 f303 	lsl.w	r3, r1, r3
 80076a2:	43db      	mvns	r3, r3
 80076a4:	401a      	ands	r2, r3
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	685a      	ldr	r2, [r3, #4]
 80076ae:	2101      	movs	r1, #1
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	fa01 f303 	lsl.w	r3, r1, r3
 80076b6:	43db      	mvns	r3, r3
 80076b8:	401a      	ands	r2, r3
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	68da      	ldr	r2, [r3, #12]
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	005b      	lsls	r3, r3, #1
 80076c6:	2103      	movs	r1, #3
 80076c8:	fa01 f303 	lsl.w	r3, r1, r3
 80076cc:	43db      	mvns	r3, r3
 80076ce:	401a      	ands	r2, r3
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	3301      	adds	r3, #1
 80076d8:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 80076da:	683a      	ldr	r2, [r7, #0]
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	fa22 f303 	lsr.w	r3, r2, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f47f af3c 	bne.w	8007560 <HAL_GPIO_DeInit+0x14>
  }
}
 80076e8:	bf00      	nop
 80076ea:	bf00      	nop
 80076ec:	3724      	adds	r7, #36	@ 0x24
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	46020000 	.word	0x46020000
 80076fc:	0800f03c 	.word	0x0800f03c
 8007700:	46022000 	.word	0x46022000
 8007704:	002f7f7f 	.word	0x002f7f7f

08007708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007708:	b480      	push	{r7}
 800770a:	b085      	sub	sp, #20
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	460b      	mov	r3, r1
 8007712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	691a      	ldr	r2, [r3, #16]
 8007718:	887b      	ldrh	r3, [r7, #2]
 800771a:	4013      	ands	r3, r2
 800771c:	2b00      	cmp	r3, #0
 800771e:	d002      	beq.n	8007726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007720:	2301      	movs	r3, #1
 8007722:	73fb      	strb	r3, [r7, #15]
 8007724:	e001      	b.n	800772a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007726:	2300      	movs	r3, #0
 8007728:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 800772a:	7bfb      	ldrb	r3, [r7, #15]
}
 800772c:	4618      	mov	r0, r3
 800772e:	3714      	adds	r7, #20
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
 8007740:	460b      	mov	r3, r1
 8007742:	807b      	strh	r3, [r7, #2]
 8007744:	4613      	mov	r3, r2
 8007746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007748:	787b      	ldrb	r3, [r7, #1]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d003      	beq.n	8007756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800774e:	887a      	ldrh	r2, [r7, #2]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8007754:	e002      	b.n	800775c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8007756:	887a      	ldrh	r2, [r7, #2]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007768:	b480      	push	{r7}
 800776a:	b085      	sub	sp, #20
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	460b      	mov	r3, r1
 8007772:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	695b      	ldr	r3, [r3, #20]
 8007778:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800777a:	887a      	ldrh	r2, [r7, #2]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	4013      	ands	r3, r2
 8007780:	041a      	lsls	r2, r3, #16
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	43d9      	mvns	r1, r3
 8007786:	887b      	ldrh	r3, [r7, #2]
 8007788:	400b      	ands	r3, r1
 800778a:	431a      	orrs	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	619a      	str	r2, [r3, #24]
}
 8007790:	bf00      	nop
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	4603      	mov	r3, r0
 80077a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80077a6:	4b0f      	ldr	r3, [pc, #60]	@ (80077e4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80077a8:	68da      	ldr	r2, [r3, #12]
 80077aa:	88fb      	ldrh	r3, [r7, #6]
 80077ac:	4013      	ands	r3, r2
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d006      	beq.n	80077c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80077b2:	4a0c      	ldr	r2, [pc, #48]	@ (80077e4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80077b4:	88fb      	ldrh	r3, [r7, #6]
 80077b6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80077b8:	88fb      	ldrh	r3, [r7, #6]
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 f814 	bl	80077e8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80077c0:	4b08      	ldr	r3, [pc, #32]	@ (80077e4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	88fb      	ldrh	r3, [r7, #6]
 80077c6:	4013      	ands	r3, r2
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d006      	beq.n	80077da <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80077cc:	4a05      	ldr	r2, [pc, #20]	@ (80077e4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80077ce:	88fb      	ldrh	r3, [r7, #6]
 80077d0:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80077d2:	88fb      	ldrh	r3, [r7, #6]
 80077d4:	4618      	mov	r0, r3
 80077d6:	f000 f812 	bl	80077fe <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80077da:	bf00      	nop
 80077dc:	3708      	adds	r7, #8
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	46022000 	.word	0x46022000

080077e8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	4603      	mov	r3, r0
 80077f0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80077f2:	bf00      	nop
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr

080077fe <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80077fe:	b480      	push	{r7}
 8007800:	b083      	sub	sp, #12
 8007802:	af00      	add	r7, sp, #0
 8007804:	4603      	mov	r3, r0
 8007806:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8007818:	4b05      	ldr	r3, [pc, #20]	@ (8007830 <HAL_ICACHE_Enable+0x1c>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a04      	ldr	r2, [pc, #16]	@ (8007830 <HAL_ICACHE_Enable+0x1c>)
 800781e:	f043 0301 	orr.w	r3, r3, #1
 8007822:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	40030400 	.word	0x40030400

08007834 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007834:	b480      	push	{r7}
 8007836:	b085      	sub	sp, #20
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800783c:	4b39      	ldr	r3, [pc, #228]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800783e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007840:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007844:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	429a      	cmp	r2, r3
 800784c:	d10b      	bne.n	8007866 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007854:	d905      	bls.n	8007862 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007856:	4b33      	ldr	r3, [pc, #204]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	4a32      	ldr	r2, [pc, #200]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800785c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007860:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8007862:	2300      	movs	r3, #0
 8007864:	e057      	b.n	8007916 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800786c:	d90a      	bls.n	8007884 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800786e:	4b2d      	ldr	r3, [pc, #180]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4313      	orrs	r3, r2
 800787a:	4a2a      	ldr	r2, [pc, #168]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800787c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007880:	60d3      	str	r3, [r2, #12]
 8007882:	e007      	b.n	8007894 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8007884:	4b27      	ldr	r3, [pc, #156]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800788c:	4925      	ldr	r1, [pc, #148]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4313      	orrs	r3, r2
 8007892:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8007894:	4b24      	ldr	r3, [pc, #144]	@ (8007928 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a24      	ldr	r2, [pc, #144]	@ (800792c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800789a:	fba2 2303 	umull	r2, r3, r2, r3
 800789e:	099b      	lsrs	r3, r3, #6
 80078a0:	2232      	movs	r2, #50	@ 0x32
 80078a2:	fb02 f303 	mul.w	r3, r2, r3
 80078a6:	4a21      	ldr	r2, [pc, #132]	@ (800792c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80078a8:	fba2 2303 	umull	r2, r3, r2, r3
 80078ac:	099b      	lsrs	r3, r3, #6
 80078ae:	3301      	adds	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80078b2:	e002      	b.n	80078ba <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3b01      	subs	r3, #1
 80078b8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80078ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d102      	bne.n	80078cc <HAL_PWREx_ControlVoltageScaling+0x98>
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1f3      	bne.n	80078b4 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d01b      	beq.n	800790a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80078d2:	4b15      	ldr	r3, [pc, #84]	@ (8007928 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a15      	ldr	r2, [pc, #84]	@ (800792c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80078d8:	fba2 2303 	umull	r2, r3, r2, r3
 80078dc:	099b      	lsrs	r3, r3, #6
 80078de:	2232      	movs	r2, #50	@ 0x32
 80078e0:	fb02 f303 	mul.w	r3, r2, r3
 80078e4:	4a11      	ldr	r2, [pc, #68]	@ (800792c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80078e6:	fba2 2303 	umull	r2, r3, r2, r3
 80078ea:	099b      	lsrs	r3, r3, #6
 80078ec:	3301      	adds	r3, #1
 80078ee:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80078f0:	e002      	b.n	80078f8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	3b01      	subs	r3, #1
 80078f6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80078f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007924 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80078fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d102      	bne.n	800790a <HAL_PWREx_ControlVoltageScaling+0xd6>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1f3      	bne.n	80078f2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d101      	bne.n	8007914 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e000      	b.n	8007916 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	46020800 	.word	0x46020800
 8007928:	2000035c 	.word	0x2000035c
 800792c:	10624dd3 	.word	0x10624dd3

08007930 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007930:	b480      	push	{r7}
 8007932:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8007934:	4b04      	ldr	r3, [pc, #16]	@ (8007948 <HAL_PWREx_GetVoltageRange+0x18>)
 8007936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007938:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800793c:	4618      	mov	r0, r3
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	46020800 	.word	0x46020800

0800794c <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 800794c:	b480      	push	{r7}
 800794e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8007950:	4b05      	ldr	r3, [pc, #20]	@ (8007968 <HAL_PWREx_EnableVddA+0x1c>)
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	4a04      	ldr	r2, [pc, #16]	@ (8007968 <HAL_PWREx_EnableVddA+0x1c>)
 8007956:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800795a:	6113      	str	r3, [r2, #16]
}
 800795c:	bf00      	nop
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	46020800 	.word	0x46020800

0800796c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b08e      	sub	sp, #56	@ 0x38
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8007974:	2300      	movs	r3, #0
 8007976:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d102      	bne.n	8007986 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	f000 bec8 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007986:	4b99      	ldr	r3, [pc, #612]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	f003 030c 	and.w	r3, r3, #12
 800798e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007990:	4b96      	ldr	r3, [pc, #600]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007994:	f003 0303 	and.w	r3, r3, #3
 8007998:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f003 0310 	and.w	r3, r3, #16
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f000 816c 	beq.w	8007c80 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d007      	beq.n	80079be <HAL_RCC_OscConfig+0x52>
 80079ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b0:	2b0c      	cmp	r3, #12
 80079b2:	f040 80de 	bne.w	8007b72 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80079b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	f040 80da 	bne.w	8007b72 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	69db      	ldr	r3, [r3, #28]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d102      	bne.n	80079cc <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	f000 bea5 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079d0:	4b86      	ldr	r3, [pc, #536]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d004      	beq.n	80079e6 <HAL_RCC_OscConfig+0x7a>
 80079dc:	4b83      	ldr	r3, [pc, #524]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80079e4:	e005      	b.n	80079f2 <HAL_RCC_OscConfig+0x86>
 80079e6:	4b81      	ldr	r3, [pc, #516]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 80079e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079ec:	041b      	lsls	r3, r3, #16
 80079ee:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d255      	bcs.n	8007aa2 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80079f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d10a      	bne.n	8007a12 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 f9a1 	bl	8008d48 <RCC_SetFlashLatencyFromMSIRange>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d002      	beq.n	8007a12 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	f000 be82 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007a12:	4b76      	ldr	r3, [pc, #472]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	4a75      	ldr	r2, [pc, #468]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007a1c:	6093      	str	r3, [r2, #8]
 8007a1e:	4b73      	ldr	r3, [pc, #460]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a2a:	4970      	ldr	r1, [pc, #448]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a34:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007a38:	d309      	bcc.n	8007a4e <HAL_RCC_OscConfig+0xe2>
 8007a3a:	4b6c      	ldr	r3, [pc, #432]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f023 021f 	bic.w	r2, r3, #31
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	4969      	ldr	r1, [pc, #420]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	60cb      	str	r3, [r1, #12]
 8007a4c:	e07e      	b.n	8007b4c <HAL_RCC_OscConfig+0x1e0>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	da0a      	bge.n	8007a6c <HAL_RCC_OscConfig+0x100>
 8007a56:	4b65      	ldr	r3, [pc, #404]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a1b      	ldr	r3, [r3, #32]
 8007a62:	015b      	lsls	r3, r3, #5
 8007a64:	4961      	ldr	r1, [pc, #388]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	60cb      	str	r3, [r1, #12]
 8007a6a:	e06f      	b.n	8007b4c <HAL_RCC_OscConfig+0x1e0>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a74:	d30a      	bcc.n	8007a8c <HAL_RCC_OscConfig+0x120>
 8007a76:	4b5d      	ldr	r3, [pc, #372]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	029b      	lsls	r3, r3, #10
 8007a84:	4959      	ldr	r1, [pc, #356]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	60cb      	str	r3, [r1, #12]
 8007a8a:	e05f      	b.n	8007b4c <HAL_RCC_OscConfig+0x1e0>
 8007a8c:	4b57      	ldr	r3, [pc, #348]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	03db      	lsls	r3, r3, #15
 8007a9a:	4954      	ldr	r1, [pc, #336]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	60cb      	str	r3, [r1, #12]
 8007aa0:	e054      	b.n	8007b4c <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007aa2:	4b52      	ldr	r3, [pc, #328]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	4a51      	ldr	r2, [pc, #324]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007aa8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007aac:	6093      	str	r3, [r2, #8]
 8007aae:	4b4f      	ldr	r3, [pc, #316]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aba:	494c      	ldr	r1, [pc, #304]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007ac8:	d309      	bcc.n	8007ade <HAL_RCC_OscConfig+0x172>
 8007aca:	4b48      	ldr	r3, [pc, #288]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	f023 021f 	bic.w	r2, r3, #31
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	4945      	ldr	r1, [pc, #276]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	60cb      	str	r3, [r1, #12]
 8007adc:	e028      	b.n	8007b30 <HAL_RCC_OscConfig+0x1c4>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	da0a      	bge.n	8007afc <HAL_RCC_OscConfig+0x190>
 8007ae6:	4b41      	ldr	r3, [pc, #260]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6a1b      	ldr	r3, [r3, #32]
 8007af2:	015b      	lsls	r3, r3, #5
 8007af4:	493d      	ldr	r1, [pc, #244]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60cb      	str	r3, [r1, #12]
 8007afa:	e019      	b.n	8007b30 <HAL_RCC_OscConfig+0x1c4>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b04:	d30a      	bcc.n	8007b1c <HAL_RCC_OscConfig+0x1b0>
 8007b06:	4b39      	ldr	r3, [pc, #228]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a1b      	ldr	r3, [r3, #32]
 8007b12:	029b      	lsls	r3, r3, #10
 8007b14:	4935      	ldr	r1, [pc, #212]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	60cb      	str	r3, [r1, #12]
 8007b1a:	e009      	b.n	8007b30 <HAL_RCC_OscConfig+0x1c4>
 8007b1c:	4b33      	ldr	r3, [pc, #204]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a1b      	ldr	r3, [r3, #32]
 8007b28:	03db      	lsls	r3, r3, #15
 8007b2a:	4930      	ldr	r1, [pc, #192]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10a      	bne.n	8007b4c <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f001 f904 	bl	8008d48 <RCC_SetFlashLatencyFromMSIRange>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d002      	beq.n	8007b4c <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	f000 bde5 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007b4c:	f001 f8e2 	bl	8008d14 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007b50:	4b27      	ldr	r3, [pc, #156]	@ (8007bf0 <HAL_RCC_OscConfig+0x284>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7fa fe81 	bl	800285c <HAL_InitTick>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8007b60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f000 808a 	beq.w	8007c7e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8007b6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b6e:	f000 bdd2 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	69db      	ldr	r3, [r3, #28]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d066      	beq.n	8007c48 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8007b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007b80:	f043 0301 	orr.w	r3, r3, #1
 8007b84:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007b86:	f7fa fef3 	bl	8002970 <HAL_GetTick>
 8007b8a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007b8c:	e009      	b.n	8007ba2 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007b8e:	f7fa feef 	bl	8002970 <HAL_GetTick>
 8007b92:	4602      	mov	r2, r0
 8007b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	2b02      	cmp	r3, #2
 8007b9a:	d902      	bls.n	8007ba2 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	f000 bdba 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007ba2:	4b12      	ldr	r3, [pc, #72]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0304 	and.w	r3, r3, #4
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d0ef      	beq.n	8007b8e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007bae:	4b0f      	ldr	r3, [pc, #60]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	4a0e      	ldr	r2, [pc, #56]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007bb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bb8:	6093      	str	r3, [r2, #8]
 8007bba:	4b0c      	ldr	r3, [pc, #48]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc6:	4909      	ldr	r1, [pc, #36]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007bd4:	d30e      	bcc.n	8007bf4 <HAL_RCC_OscConfig+0x288>
 8007bd6:	4b05      	ldr	r3, [pc, #20]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	f023 021f 	bic.w	r2, r3, #31
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a1b      	ldr	r3, [r3, #32]
 8007be2:	4902      	ldr	r1, [pc, #8]	@ (8007bec <HAL_RCC_OscConfig+0x280>)
 8007be4:	4313      	orrs	r3, r2
 8007be6:	60cb      	str	r3, [r1, #12]
 8007be8:	e04a      	b.n	8007c80 <HAL_RCC_OscConfig+0x314>
 8007bea:	bf00      	nop
 8007bec:	46020c00 	.word	0x46020c00
 8007bf0:	20000360 	.word	0x20000360
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	da0a      	bge.n	8007c12 <HAL_RCC_OscConfig+0x2a6>
 8007bfc:	4b98      	ldr	r3, [pc, #608]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a1b      	ldr	r3, [r3, #32]
 8007c08:	015b      	lsls	r3, r3, #5
 8007c0a:	4995      	ldr	r1, [pc, #596]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	60cb      	str	r3, [r1, #12]
 8007c10:	e036      	b.n	8007c80 <HAL_RCC_OscConfig+0x314>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c1a:	d30a      	bcc.n	8007c32 <HAL_RCC_OscConfig+0x2c6>
 8007c1c:	4b90      	ldr	r3, [pc, #576]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	029b      	lsls	r3, r3, #10
 8007c2a:	498d      	ldr	r1, [pc, #564]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	60cb      	str	r3, [r1, #12]
 8007c30:	e026      	b.n	8007c80 <HAL_RCC_OscConfig+0x314>
 8007c32:	4b8b      	ldr	r3, [pc, #556]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	03db      	lsls	r3, r3, #15
 8007c40:	4987      	ldr	r1, [pc, #540]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c42:	4313      	orrs	r3, r2
 8007c44:	60cb      	str	r3, [r1, #12]
 8007c46:	e01b      	b.n	8007c80 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8007c48:	4b85      	ldr	r3, [pc, #532]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a84      	ldr	r2, [pc, #528]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c4e:	f023 0301 	bic.w	r3, r3, #1
 8007c52:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007c54:	f7fa fe8c 	bl	8002970 <HAL_GetTick>
 8007c58:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007c5a:	e009      	b.n	8007c70 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007c5c:	f7fa fe88 	bl	8002970 <HAL_GetTick>
 8007c60:	4602      	mov	r2, r0
 8007c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c64:	1ad3      	subs	r3, r2, r3
 8007c66:	2b02      	cmp	r3, #2
 8007c68:	d902      	bls.n	8007c70 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	f000 bd53 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007c70:	4b7b      	ldr	r3, [pc, #492]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1ef      	bne.n	8007c5c <HAL_RCC_OscConfig+0x2f0>
 8007c7c:	e000      	b.n	8007c80 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007c7e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 808b 	beq.w	8007da4 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	2b08      	cmp	r3, #8
 8007c92:	d005      	beq.n	8007ca0 <HAL_RCC_OscConfig+0x334>
 8007c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c96:	2b0c      	cmp	r3, #12
 8007c98:	d109      	bne.n	8007cae <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c9c:	2b03      	cmp	r3, #3
 8007c9e:	d106      	bne.n	8007cae <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d17d      	bne.n	8007da4 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	f000 bd34 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cb6:	d106      	bne.n	8007cc6 <HAL_RCC_OscConfig+0x35a>
 8007cb8:	4b69      	ldr	r3, [pc, #420]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a68      	ldr	r2, [pc, #416]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cc2:	6013      	str	r3, [r2, #0]
 8007cc4:	e041      	b.n	8007d4a <HAL_RCC_OscConfig+0x3de>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007cce:	d112      	bne.n	8007cf6 <HAL_RCC_OscConfig+0x38a>
 8007cd0:	4b63      	ldr	r3, [pc, #396]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a62      	ldr	r2, [pc, #392]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007cda:	6013      	str	r3, [r2, #0]
 8007cdc:	4b60      	ldr	r3, [pc, #384]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a5f      	ldr	r2, [pc, #380]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007ce2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	4b5d      	ldr	r3, [pc, #372]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a5c      	ldr	r2, [pc, #368]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cf2:	6013      	str	r3, [r2, #0]
 8007cf4:	e029      	b.n	8007d4a <HAL_RCC_OscConfig+0x3de>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007cfe:	d112      	bne.n	8007d26 <HAL_RCC_OscConfig+0x3ba>
 8007d00:	4b57      	ldr	r3, [pc, #348]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a56      	ldr	r2, [pc, #344]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d0a:	6013      	str	r3, [r2, #0]
 8007d0c:	4b54      	ldr	r3, [pc, #336]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a53      	ldr	r2, [pc, #332]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d16:	6013      	str	r3, [r2, #0]
 8007d18:	4b51      	ldr	r3, [pc, #324]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a50      	ldr	r2, [pc, #320]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d22:	6013      	str	r3, [r2, #0]
 8007d24:	e011      	b.n	8007d4a <HAL_RCC_OscConfig+0x3de>
 8007d26:	4b4e      	ldr	r3, [pc, #312]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a4d      	ldr	r2, [pc, #308]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d30:	6013      	str	r3, [r2, #0]
 8007d32:	4b4b      	ldr	r3, [pc, #300]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a4a      	ldr	r2, [pc, #296]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d3c:	6013      	str	r3, [r2, #0]
 8007d3e:	4b48      	ldr	r3, [pc, #288]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a47      	ldr	r2, [pc, #284]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d44:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007d48:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d014      	beq.n	8007d7c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8007d52:	f7fa fe0d 	bl	8002970 <HAL_GetTick>
 8007d56:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d58:	e009      	b.n	8007d6e <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d5a:	f7fa fe09 	bl	8002970 <HAL_GetTick>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d62:	1ad3      	subs	r3, r2, r3
 8007d64:	2b64      	cmp	r3, #100	@ 0x64
 8007d66:	d902      	bls.n	8007d6e <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	f000 bcd4 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d6e:	4b3c      	ldr	r3, [pc, #240]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d0ef      	beq.n	8007d5a <HAL_RCC_OscConfig+0x3ee>
 8007d7a:	e013      	b.n	8007da4 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8007d7c:	f7fa fdf8 	bl	8002970 <HAL_GetTick>
 8007d80:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d82:	e009      	b.n	8007d98 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d84:	f7fa fdf4 	bl	8002970 <HAL_GetTick>
 8007d88:	4602      	mov	r2, r0
 8007d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	2b64      	cmp	r3, #100	@ 0x64
 8007d90:	d902      	bls.n	8007d98 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007d92:	2303      	movs	r3, #3
 8007d94:	f000 bcbf 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007d98:	4b31      	ldr	r3, [pc, #196]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1ef      	bne.n	8007d84 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f003 0302 	and.w	r3, r3, #2
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d05f      	beq.n	8007e70 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	d005      	beq.n	8007dc2 <HAL_RCC_OscConfig+0x456>
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	2b0c      	cmp	r3, #12
 8007dba:	d114      	bne.n	8007de6 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d111      	bne.n	8007de6 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d102      	bne.n	8007dd0 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	f000 bca3 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007dd0:	4b23      	ldr	r3, [pc, #140]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007dd2:	691b      	ldr	r3, [r3, #16]
 8007dd4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	041b      	lsls	r3, r3, #16
 8007dde:	4920      	ldr	r1, [pc, #128]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007de0:	4313      	orrs	r3, r2
 8007de2:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007de4:	e044      	b.n	8007e70 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	68db      	ldr	r3, [r3, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d024      	beq.n	8007e38 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8007dee:	4b1c      	ldr	r3, [pc, #112]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a1b      	ldr	r2, [pc, #108]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007df8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007dfa:	f7fa fdb9 	bl	8002970 <HAL_GetTick>
 8007dfe:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e00:	e009      	b.n	8007e16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e02:	f7fa fdb5 	bl	8002970 <HAL_GetTick>
 8007e06:	4602      	mov	r2, r0
 8007e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d902      	bls.n	8007e16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	f000 bc80 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e16:	4b12      	ldr	r3, [pc, #72]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d0ef      	beq.n	8007e02 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8007e22:	4b0f      	ldr	r3, [pc, #60]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	041b      	lsls	r3, r3, #16
 8007e30:	490b      	ldr	r1, [pc, #44]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007e32:	4313      	orrs	r3, r2
 8007e34:	610b      	str	r3, [r1, #16]
 8007e36:	e01b      	b.n	8007e70 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8007e38:	4b09      	ldr	r3, [pc, #36]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a08      	ldr	r2, [pc, #32]	@ (8007e60 <HAL_RCC_OscConfig+0x4f4>)
 8007e3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e42:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007e44:	f7fa fd94 	bl	8002970 <HAL_GetTick>
 8007e48:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007e4a:	e00b      	b.n	8007e64 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e4c:	f7fa fd90 	bl	8002970 <HAL_GetTick>
 8007e50:	4602      	mov	r2, r0
 8007e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e54:	1ad3      	subs	r3, r2, r3
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d904      	bls.n	8007e64 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	f000 bc5b 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
 8007e60:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007e64:	4baf      	ldr	r3, [pc, #700]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d1ed      	bne.n	8007e4c <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0308 	and.w	r3, r3, #8
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 80c8 	beq.w	800800e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e84:	4ba7      	ldr	r3, [pc, #668]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e8a:	f003 0304 	and.w	r3, r3, #4
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d111      	bne.n	8007eb6 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e92:	4ba4      	ldr	r3, [pc, #656]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e98:	4aa2      	ldr	r2, [pc, #648]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007e9a:	f043 0304 	orr.w	r3, r3, #4
 8007e9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007ea2:	4ba0      	ldr	r3, [pc, #640]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ea8:	f003 0304 	and.w	r3, r3, #4
 8007eac:	617b      	str	r3, [r7, #20]
 8007eae:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007eb6:	4b9c      	ldr	r3, [pc, #624]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8007eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d119      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007ec2:	4b99      	ldr	r3, [pc, #612]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8007ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ec6:	4a98      	ldr	r2, [pc, #608]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8007ec8:	f043 0301 	orr.w	r3, r3, #1
 8007ecc:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ece:	f7fa fd4f 	bl	8002970 <HAL_GetTick>
 8007ed2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007ed4:	e009      	b.n	8007eea <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ed6:	f7fa fd4b 	bl	8002970 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d902      	bls.n	8007eea <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	f000 bc16 	b.w	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007eea:	4b8f      	ldr	r3, [pc, #572]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8007eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d0ef      	beq.n	8007ed6 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	695b      	ldr	r3, [r3, #20]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d05f      	beq.n	8007fbe <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8007efe:	4b89      	ldr	r3, [pc, #548]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f04:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	699a      	ldr	r2, [r3, #24]
 8007f0a:	6a3b      	ldr	r3, [r7, #32]
 8007f0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d037      	beq.n	8007f84 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007f14:	6a3b      	ldr	r3, [r7, #32]
 8007f16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d006      	beq.n	8007f2c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007f1e:	6a3b      	ldr	r3, [r7, #32]
 8007f20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e3f4      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007f2c:	6a3b      	ldr	r3, [r7, #32]
 8007f2e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d01b      	beq.n	8007f6e <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8007f36:	4b7b      	ldr	r3, [pc, #492]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f3c:	4a79      	ldr	r2, [pc, #484]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f3e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007f42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8007f46:	f7fa fd13 	bl	8002970 <HAL_GetTick>
 8007f4a:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007f4c:	e008      	b.n	8007f60 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f4e:	f7fa fd0f 	bl	8002970 <HAL_GetTick>
 8007f52:	4602      	mov	r2, r0
 8007f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	2b05      	cmp	r3, #5
 8007f5a:	d901      	bls.n	8007f60 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e3da      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007f60:	4b70      	ldr	r3, [pc, #448]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1ef      	bne.n	8007f4e <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007f6e:	4b6d      	ldr	r3, [pc, #436]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f74:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	699b      	ldr	r3, [r3, #24]
 8007f7c:	4969      	ldr	r1, [pc, #420]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8007f84:	4b67      	ldr	r3, [pc, #412]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f8a:	4a66      	ldr	r2, [pc, #408]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007f8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007f94:	f7fa fcec 	bl	8002970 <HAL_GetTick>
 8007f98:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007f9a:	e008      	b.n	8007fae <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f9c:	f7fa fce8 	bl	8002970 <HAL_GetTick>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa4:	1ad3      	subs	r3, r2, r3
 8007fa6:	2b05      	cmp	r3, #5
 8007fa8:	d901      	bls.n	8007fae <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e3b3      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007fae:	4b5d      	ldr	r3, [pc, #372]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007fb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d0ef      	beq.n	8007f9c <HAL_RCC_OscConfig+0x630>
 8007fbc:	e01b      	b.n	8007ff6 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8007fbe:	4b59      	ldr	r3, [pc, #356]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fc4:	4a57      	ldr	r2, [pc, #348]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007fc6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8007fca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8007fce:	f7fa fccf 	bl	8002970 <HAL_GetTick>
 8007fd2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007fd4:	e008      	b.n	8007fe8 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fd6:	f7fa fccb 	bl	8002970 <HAL_GetTick>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fde:	1ad3      	subs	r3, r2, r3
 8007fe0:	2b05      	cmp	r3, #5
 8007fe2:	d901      	bls.n	8007fe8 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	e396      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007fe8:	4b4e      	ldr	r3, [pc, #312]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8007fea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1ef      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ff6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d107      	bne.n	800800e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ffe:	4b49      	ldr	r3, [pc, #292]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8008000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008004:	4a47      	ldr	r2, [pc, #284]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8008006:	f023 0304 	bic.w	r3, r3, #4
 800800a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f003 0304 	and.w	r3, r3, #4
 8008016:	2b00      	cmp	r3, #0
 8008018:	f000 8111 	beq.w	800823e <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 800801c:	2300      	movs	r3, #0
 800801e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008022:	4b40      	ldr	r3, [pc, #256]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8008024:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008028:	f003 0304 	and.w	r3, r3, #4
 800802c:	2b00      	cmp	r3, #0
 800802e:	d111      	bne.n	8008054 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008030:	4b3c      	ldr	r3, [pc, #240]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8008032:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008036:	4a3b      	ldr	r2, [pc, #236]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8008038:	f043 0304 	orr.w	r3, r3, #4
 800803c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008040:	4b38      	ldr	r3, [pc, #224]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 8008042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008046:	f003 0304 	and.w	r3, r3, #4
 800804a:	613b      	str	r3, [r7, #16]
 800804c:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800804e:	2301      	movs	r3, #1
 8008050:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008054:	4b34      	ldr	r3, [pc, #208]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8008056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008058:	f003 0301 	and.w	r3, r3, #1
 800805c:	2b00      	cmp	r3, #0
 800805e:	d118      	bne.n	8008092 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008060:	4b31      	ldr	r3, [pc, #196]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8008062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008064:	4a30      	ldr	r2, [pc, #192]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8008066:	f043 0301 	orr.w	r3, r3, #1
 800806a:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800806c:	f7fa fc80 	bl	8002970 <HAL_GetTick>
 8008070:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008072:	e008      	b.n	8008086 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008074:	f7fa fc7c 	bl	8002970 <HAL_GetTick>
 8008078:	4602      	mov	r2, r0
 800807a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	2b02      	cmp	r3, #2
 8008080:	d901      	bls.n	8008086 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	e347      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008086:	4b28      	ldr	r3, [pc, #160]	@ (8008128 <HAL_RCC_OscConfig+0x7bc>)
 8008088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	2b00      	cmp	r3, #0
 8008090:	d0f0      	beq.n	8008074 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	f003 0301 	and.w	r3, r3, #1
 800809a:	2b00      	cmp	r3, #0
 800809c:	d01f      	beq.n	80080de <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f003 0304 	and.w	r3, r3, #4
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d010      	beq.n	80080cc <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80080aa:	4b1e      	ldr	r3, [pc, #120]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080b2:	f043 0304 	orr.w	r3, r3, #4
 80080b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80080ba:	4b1a      	ldr	r3, [pc, #104]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080c0:	4a18      	ldr	r2, [pc, #96]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080c2:	f043 0301 	orr.w	r3, r3, #1
 80080c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080ca:	e018      	b.n	80080fe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80080cc:	4b15      	ldr	r3, [pc, #84]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080d2:	4a14      	ldr	r2, [pc, #80]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080d4:	f043 0301 	orr.w	r3, r3, #1
 80080d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80080dc:	e00f      	b.n	80080fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80080de:	4b11      	ldr	r3, [pc, #68]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080e4:	4a0f      	ldr	r2, [pc, #60]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080e6:	f023 0301 	bic.w	r3, r3, #1
 80080ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80080ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080f4:	4a0b      	ldr	r2, [pc, #44]	@ (8008124 <HAL_RCC_OscConfig+0x7b8>)
 80080f6:	f023 0304 	bic.w	r3, r3, #4
 80080fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d057      	beq.n	80081b6 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8008106:	f7fa fc33 	bl	8002970 <HAL_GetTick>
 800810a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800810c:	e00e      	b.n	800812c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800810e:	f7fa fc2f 	bl	8002970 <HAL_GetTick>
 8008112:	4602      	mov	r2, r0
 8008114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008116:	1ad3      	subs	r3, r2, r3
 8008118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800811c:	4293      	cmp	r3, r2
 800811e:	d905      	bls.n	800812c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e2f8      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
 8008124:	46020c00 	.word	0x46020c00
 8008128:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800812c:	4b9c      	ldr	r3, [pc, #624]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800812e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008132:	f003 0302 	and.w	r3, r3, #2
 8008136:	2b00      	cmp	r3, #0
 8008138:	d0e9      	beq.n	800810e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	689b      	ldr	r3, [r3, #8]
 800813e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008142:	2b00      	cmp	r3, #0
 8008144:	d01b      	beq.n	800817e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008146:	4b96      	ldr	r3, [pc, #600]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008148:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800814c:	4a94      	ldr	r2, [pc, #592]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800814e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008152:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8008156:	e00a      	b.n	800816e <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008158:	f7fa fc0a 	bl	8002970 <HAL_GetTick>
 800815c:	4602      	mov	r2, r0
 800815e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008166:	4293      	cmp	r3, r2
 8008168:	d901      	bls.n	800816e <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e2d3      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800816e:	4b8c      	ldr	r3, [pc, #560]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008174:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008178:	2b00      	cmp	r3, #0
 800817a:	d0ed      	beq.n	8008158 <HAL_RCC_OscConfig+0x7ec>
 800817c:	e053      	b.n	8008226 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800817e:	4b88      	ldr	r3, [pc, #544]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008184:	4a86      	ldr	r2, [pc, #536]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008186:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800818a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800818e:	e00a      	b.n	80081a6 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008190:	f7fa fbee 	bl	8002970 <HAL_GetTick>
 8008194:	4602      	mov	r2, r0
 8008196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008198:	1ad3      	subs	r3, r2, r3
 800819a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800819e:	4293      	cmp	r3, r2
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e2b7      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80081a6:	4b7e      	ldr	r3, [pc, #504]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80081a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1ed      	bne.n	8008190 <HAL_RCC_OscConfig+0x824>
 80081b4:	e037      	b.n	8008226 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80081b6:	f7fa fbdb 	bl	8002970 <HAL_GetTick>
 80081ba:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80081bc:	e00a      	b.n	80081d4 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80081be:	f7fa fbd7 	bl	8002970 <HAL_GetTick>
 80081c2:	4602      	mov	r2, r0
 80081c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d901      	bls.n	80081d4 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80081d0:	2303      	movs	r3, #3
 80081d2:	e2a0      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80081d4:	4b72      	ldr	r3, [pc, #456]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80081d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081da:	f003 0302 	and.w	r3, r3, #2
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1ed      	bne.n	80081be <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80081e2:	4b6f      	ldr	r3, [pc, #444]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80081e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d01a      	beq.n	8008226 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80081f0:	4b6b      	ldr	r3, [pc, #428]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80081f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081f6:	4a6a      	ldr	r2, [pc, #424]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80081f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008200:	e00a      	b.n	8008218 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008202:	f7fa fbb5 	bl	8002970 <HAL_GetTick>
 8008206:	4602      	mov	r2, r0
 8008208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820a:	1ad3      	subs	r3, r2, r3
 800820c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008210:	4293      	cmp	r3, r2
 8008212:	d901      	bls.n	8008218 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8008214:	2303      	movs	r3, #3
 8008216:	e27e      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008218:	4b61      	ldr	r3, [pc, #388]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800821a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800821e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1ed      	bne.n	8008202 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008226:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800822a:	2b01      	cmp	r3, #1
 800822c:	d107      	bne.n	800823e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800822e:	4b5c      	ldr	r3, [pc, #368]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008230:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008234:	4a5a      	ldr	r2, [pc, #360]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008236:	f023 0304 	bic.w	r3, r3, #4
 800823a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0320 	and.w	r3, r3, #32
 8008246:	2b00      	cmp	r3, #0
 8008248:	d036      	beq.n	80082b8 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824e:	2b00      	cmp	r3, #0
 8008250:	d019      	beq.n	8008286 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8008252:	4b53      	ldr	r3, [pc, #332]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a52      	ldr	r2, [pc, #328]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008258:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800825c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800825e:	f7fa fb87 	bl	8002970 <HAL_GetTick>
 8008262:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008264:	e008      	b.n	8008278 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008266:	f7fa fb83 	bl	8002970 <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	2b02      	cmp	r3, #2
 8008272:	d901      	bls.n	8008278 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e24e      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008278:	4b49      	ldr	r3, [pc, #292]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d0f0      	beq.n	8008266 <HAL_RCC_OscConfig+0x8fa>
 8008284:	e018      	b.n	80082b8 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8008286:	4b46      	ldr	r3, [pc, #280]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a45      	ldr	r2, [pc, #276]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800828c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008290:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008292:	f7fa fb6d 	bl	8002970 <HAL_GetTick>
 8008296:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008298:	e008      	b.n	80082ac <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800829a:	f7fa fb69 	bl	8002970 <HAL_GetTick>
 800829e:	4602      	mov	r2, r0
 80082a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a2:	1ad3      	subs	r3, r2, r3
 80082a4:	2b02      	cmp	r3, #2
 80082a6:	d901      	bls.n	80082ac <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	e234      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80082ac:	4b3c      	ldr	r3, [pc, #240]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1f0      	bne.n	800829a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d036      	beq.n	8008332 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d019      	beq.n	8008300 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80082cc:	4b34      	ldr	r3, [pc, #208]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a33      	ldr	r2, [pc, #204]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80082d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80082d6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80082d8:	f7fa fb4a 	bl	8002970 <HAL_GetTick>
 80082dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80082de:	e008      	b.n	80082f2 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80082e0:	f7fa fb46 	bl	8002970 <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d901      	bls.n	80082f2 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80082ee:	2303      	movs	r3, #3
 80082f0:	e211      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80082f2:	4b2b      	ldr	r3, [pc, #172]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d0f0      	beq.n	80082e0 <HAL_RCC_OscConfig+0x974>
 80082fe:	e018      	b.n	8008332 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8008300:	4b27      	ldr	r3, [pc, #156]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a26      	ldr	r2, [pc, #152]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008306:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800830a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800830c:	f7fa fb30 	bl	8002970 <HAL_GetTick>
 8008310:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008312:	e008      	b.n	8008326 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8008314:	f7fa fb2c 	bl	8002970 <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	2b02      	cmp	r3, #2
 8008320:	d901      	bls.n	8008326 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e1f7      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008326:	4b1e      	ldr	r3, [pc, #120]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1f0      	bne.n	8008314 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800833a:	2b00      	cmp	r3, #0
 800833c:	d07f      	beq.n	800843e <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008342:	2b00      	cmp	r3, #0
 8008344:	d062      	beq.n	800840c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8008346:	4b16      	ldr	r3, [pc, #88]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	4a15      	ldr	r2, [pc, #84]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800834c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008350:	6093      	str	r3, [r2, #8]
 8008352:	4b13      	ldr	r3, [pc, #76]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835e:	4910      	ldr	r1, [pc, #64]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008360:	4313      	orrs	r3, r2
 8008362:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008368:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800836c:	d309      	bcc.n	8008382 <HAL_RCC_OscConfig+0xa16>
 800836e:	4b0c      	ldr	r3, [pc, #48]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	f023 021f 	bic.w	r2, r3, #31
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a1b      	ldr	r3, [r3, #32]
 800837a:	4909      	ldr	r1, [pc, #36]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800837c:	4313      	orrs	r3, r2
 800837e:	60cb      	str	r3, [r1, #12]
 8008380:	e02a      	b.n	80083d8 <HAL_RCC_OscConfig+0xa6c>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008386:	2b00      	cmp	r3, #0
 8008388:	da0c      	bge.n	80083a4 <HAL_RCC_OscConfig+0xa38>
 800838a:	4b05      	ldr	r3, [pc, #20]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	015b      	lsls	r3, r3, #5
 8008398:	4901      	ldr	r1, [pc, #4]	@ (80083a0 <HAL_RCC_OscConfig+0xa34>)
 800839a:	4313      	orrs	r3, r2
 800839c:	60cb      	str	r3, [r1, #12]
 800839e:	e01b      	b.n	80083d8 <HAL_RCC_OscConfig+0xa6c>
 80083a0:	46020c00 	.word	0x46020c00
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ac:	d30a      	bcc.n	80083c4 <HAL_RCC_OscConfig+0xa58>
 80083ae:	4ba1      	ldr	r3, [pc, #644]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6a1b      	ldr	r3, [r3, #32]
 80083ba:	029b      	lsls	r3, r3, #10
 80083bc:	499d      	ldr	r1, [pc, #628]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80083be:	4313      	orrs	r3, r2
 80083c0:	60cb      	str	r3, [r1, #12]
 80083c2:	e009      	b.n	80083d8 <HAL_RCC_OscConfig+0xa6c>
 80083c4:	4b9b      	ldr	r3, [pc, #620]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a1b      	ldr	r3, [r3, #32]
 80083d0:	03db      	lsls	r3, r3, #15
 80083d2:	4998      	ldr	r1, [pc, #608]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80083d8:	4b96      	ldr	r3, [pc, #600]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a95      	ldr	r2, [pc, #596]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80083de:	f043 0310 	orr.w	r3, r3, #16
 80083e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80083e4:	f7fa fac4 	bl	8002970 <HAL_GetTick>
 80083e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80083ea:	e008      	b.n	80083fe <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80083ec:	f7fa fac0 	bl	8002970 <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d901      	bls.n	80083fe <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e18b      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80083fe:	4b8d      	ldr	r3, [pc, #564]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f003 0320 	and.w	r3, r3, #32
 8008406:	2b00      	cmp	r3, #0
 8008408:	d0f0      	beq.n	80083ec <HAL_RCC_OscConfig+0xa80>
 800840a:	e018      	b.n	800843e <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 800840c:	4b89      	ldr	r3, [pc, #548]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a88      	ldr	r2, [pc, #544]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008412:	f023 0310 	bic.w	r3, r3, #16
 8008416:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008418:	f7fa faaa 	bl	8002970 <HAL_GetTick>
 800841c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800841e:	e008      	b.n	8008432 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008420:	f7fa faa6 	bl	8002970 <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	2b02      	cmp	r3, #2
 800842c:	d901      	bls.n	8008432 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	e171      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8008432:	4b80      	ldr	r3, [pc, #512]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f003 0320 	and.w	r3, r3, #32
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1f0      	bne.n	8008420 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 8166 	beq.w	8008714 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008448:	2300      	movs	r3, #0
 800844a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800844e:	4b79      	ldr	r3, [pc, #484]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008450:	69db      	ldr	r3, [r3, #28]
 8008452:	f003 030c 	and.w	r3, r3, #12
 8008456:	2b0c      	cmp	r3, #12
 8008458:	f000 80f2 	beq.w	8008640 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008460:	2b02      	cmp	r3, #2
 8008462:	f040 80c5 	bne.w	80085f0 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008466:	4b73      	ldr	r3, [pc, #460]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a72      	ldr	r2, [pc, #456]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800846c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008470:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008472:	f7fa fa7d 	bl	8002970 <HAL_GetTick>
 8008476:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008478:	e008      	b.n	800848c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800847a:	f7fa fa79 	bl	8002970 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b02      	cmp	r3, #2
 8008486:	d901      	bls.n	800848c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e144      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800848c:	4b69      	ldr	r3, [pc, #420]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1f0      	bne.n	800847a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008498:	4b66      	ldr	r3, [pc, #408]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800849a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800849e:	f003 0304 	and.w	r3, r3, #4
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d111      	bne.n	80084ca <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80084a6:	4b63      	ldr	r3, [pc, #396]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80084a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084ac:	4a61      	ldr	r2, [pc, #388]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80084ae:	f043 0304 	orr.w	r3, r3, #4
 80084b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80084b6:	4b5f      	ldr	r3, [pc, #380]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80084b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084bc:	f003 0304 	and.w	r3, r3, #4
 80084c0:	60fb      	str	r3, [r7, #12]
 80084c2:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80084c4:	2301      	movs	r3, #1
 80084c6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80084ca:	4b5b      	ldr	r3, [pc, #364]	@ (8008638 <HAL_RCC_OscConfig+0xccc>)
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80084d6:	d102      	bne.n	80084de <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80084d8:	2301      	movs	r3, #1
 80084da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80084de:	4b56      	ldr	r3, [pc, #344]	@ (8008638 <HAL_RCC_OscConfig+0xccc>)
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	4a55      	ldr	r2, [pc, #340]	@ (8008638 <HAL_RCC_OscConfig+0xccc>)
 80084e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80084e8:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80084ea:	4b52      	ldr	r3, [pc, #328]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80084ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80084f2:	f023 0303 	bic.w	r3, r3, #3
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80084fe:	3a01      	subs	r2, #1
 8008500:	0212      	lsls	r2, r2, #8
 8008502:	4311      	orrs	r1, r2
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008508:	430a      	orrs	r2, r1
 800850a:	494a      	ldr	r1, [pc, #296]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800850c:	4313      	orrs	r3, r2
 800850e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008510:	4b48      	ldr	r3, [pc, #288]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008512:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008514:	4b49      	ldr	r3, [pc, #292]	@ (800863c <HAL_RCC_OscConfig+0xcd0>)
 8008516:	4013      	ands	r3, r2
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800851c:	3a01      	subs	r2, #1
 800851e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008526:	3a01      	subs	r2, #1
 8008528:	0252      	lsls	r2, r2, #9
 800852a:	b292      	uxth	r2, r2
 800852c:	4311      	orrs	r1, r2
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008532:	3a01      	subs	r2, #1
 8008534:	0412      	lsls	r2, r2, #16
 8008536:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800853a:	4311      	orrs	r1, r2
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008540:	3a01      	subs	r2, #1
 8008542:	0612      	lsls	r2, r2, #24
 8008544:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008548:	430a      	orrs	r2, r1
 800854a:	493a      	ldr	r1, [pc, #232]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800854c:	4313      	orrs	r3, r2
 800854e:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008550:	4b38      	ldr	r3, [pc, #224]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008554:	4a37      	ldr	r2, [pc, #220]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008556:	f023 0310 	bic.w	r3, r3, #16
 800855a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008560:	4a34      	ldr	r2, [pc, #208]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008562:	00db      	lsls	r3, r3, #3
 8008564:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008566:	4b33      	ldr	r3, [pc, #204]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800856a:	4a32      	ldr	r2, [pc, #200]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 800856c:	f043 0310 	orr.w	r3, r3, #16
 8008570:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8008572:	4b30      	ldr	r3, [pc, #192]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008576:	f023 020c 	bic.w	r2, r3, #12
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800857e:	492d      	ldr	r1, [pc, #180]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008580:	4313      	orrs	r3, r2
 8008582:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8008584:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008588:	2b01      	cmp	r3, #1
 800858a:	d105      	bne.n	8008598 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800858c:	4b2a      	ldr	r3, [pc, #168]	@ (8008638 <HAL_RCC_OscConfig+0xccc>)
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	4a29      	ldr	r2, [pc, #164]	@ (8008638 <HAL_RCC_OscConfig+0xccc>)
 8008592:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008596:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8008598:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800859c:	2b01      	cmp	r3, #1
 800859e:	d107      	bne.n	80085b0 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80085a0:	4b24      	ldr	r3, [pc, #144]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80085a6:	4a23      	ldr	r2, [pc, #140]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085a8:	f023 0304 	bic.w	r3, r3, #4
 80085ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80085b0:	4b20      	ldr	r3, [pc, #128]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a1f      	ldr	r2, [pc, #124]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80085ba:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80085bc:	f7fa f9d8 	bl	8002970 <HAL_GetTick>
 80085c0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085c4:	f7fa f9d4 	bl	8002970 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e09f      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80085d6:	4b17      	ldr	r3, [pc, #92]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d0f0      	beq.n	80085c4 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80085e2:	4b14      	ldr	r3, [pc, #80]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085e6:	4a13      	ldr	r2, [pc, #76]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80085ec:	6293      	str	r3, [r2, #40]	@ 0x28
 80085ee:	e091      	b.n	8008714 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80085f0:	4b10      	ldr	r3, [pc, #64]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a0f      	ldr	r2, [pc, #60]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 80085f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085fa:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80085fc:	f7fa f9b8 	bl	8002970 <HAL_GetTick>
 8008600:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008602:	e008      	b.n	8008616 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008604:	f7fa f9b4 	bl	8002970 <HAL_GetTick>
 8008608:	4602      	mov	r2, r0
 800860a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	2b02      	cmp	r3, #2
 8008610:	d901      	bls.n	8008616 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e07f      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008616:	4b07      	ldr	r3, [pc, #28]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1f0      	bne.n	8008604 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8008622:	4b04      	ldr	r3, [pc, #16]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008626:	4a03      	ldr	r2, [pc, #12]	@ (8008634 <HAL_RCC_OscConfig+0xcc8>)
 8008628:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800862c:	f023 0303 	bic.w	r3, r3, #3
 8008630:	6293      	str	r3, [r2, #40]	@ 0x28
 8008632:	e06f      	b.n	8008714 <HAL_RCC_OscConfig+0xda8>
 8008634:	46020c00 	.word	0x46020c00
 8008638:	46020800 	.word	0x46020800
 800863c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008640:	4b37      	ldr	r3, [pc, #220]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 8008642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008644:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008646:	4b36      	ldr	r3, [pc, #216]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 8008648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800864a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008650:	2b01      	cmp	r3, #1
 8008652:	d039      	beq.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	f003 0203 	and.w	r2, r3, #3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800865e:	429a      	cmp	r2, r3
 8008660:	d132      	bne.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	0a1b      	lsrs	r3, r3, #8
 8008666:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800866e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008670:	429a      	cmp	r2, r3
 8008672:	d129      	bne.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800867e:	429a      	cmp	r2, r3
 8008680:	d122      	bne.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800868c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800868e:	429a      	cmp	r2, r3
 8008690:	d11a      	bne.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	0a5b      	lsrs	r3, r3, #9
 8008696:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800869e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d111      	bne.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	0c1b      	lsrs	r3, r3, #16
 80086a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086b0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d108      	bne.n	80086c8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	0e1b      	lsrs	r3, r3, #24
 80086ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086c2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80086c4:	429a      	cmp	r2, r3
 80086c6:	d001      	beq.n	80086cc <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	e024      	b.n	8008716 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80086cc:	4b14      	ldr	r3, [pc, #80]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 80086ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d0:	08db      	lsrs	r3, r3, #3
 80086d2:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80086da:	429a      	cmp	r2, r3
 80086dc:	d01a      	beq.n	8008714 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80086de:	4b10      	ldr	r3, [pc, #64]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 80086e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e2:	4a0f      	ldr	r2, [pc, #60]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 80086e4:	f023 0310 	bic.w	r3, r3, #16
 80086e8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086ea:	f7fa f941 	bl	8002970 <HAL_GetTick>
 80086ee:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80086f0:	bf00      	nop
 80086f2:	f7fa f93d 	bl	8002970 <HAL_GetTick>
 80086f6:	4602      	mov	r2, r0
 80086f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d0f9      	beq.n	80086f2 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008702:	4a07      	ldr	r2, [pc, #28]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 8008704:	00db      	lsls	r3, r3, #3
 8008706:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008708:	4b05      	ldr	r3, [pc, #20]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	4a04      	ldr	r2, [pc, #16]	@ (8008720 <HAL_RCC_OscConfig+0xdb4>)
 800870e:	f043 0310 	orr.w	r3, r3, #16
 8008712:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3738      	adds	r7, #56	@ 0x38
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	46020c00 	.word	0x46020c00

08008724 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b086      	sub	sp, #24
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d101      	bne.n	8008738 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e1d9      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008738:	4b9b      	ldr	r3, [pc, #620]	@ (80089a8 <HAL_RCC_ClockConfig+0x284>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f003 030f 	and.w	r3, r3, #15
 8008740:	683a      	ldr	r2, [r7, #0]
 8008742:	429a      	cmp	r2, r3
 8008744:	d910      	bls.n	8008768 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008746:	4b98      	ldr	r3, [pc, #608]	@ (80089a8 <HAL_RCC_ClockConfig+0x284>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f023 020f 	bic.w	r2, r3, #15
 800874e:	4996      	ldr	r1, [pc, #600]	@ (80089a8 <HAL_RCC_ClockConfig+0x284>)
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	4313      	orrs	r3, r2
 8008754:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008756:	4b94      	ldr	r3, [pc, #592]	@ (80089a8 <HAL_RCC_ClockConfig+0x284>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 030f 	and.w	r3, r3, #15
 800875e:	683a      	ldr	r2, [r7, #0]
 8008760:	429a      	cmp	r2, r3
 8008762:	d001      	beq.n	8008768 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e1c1      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0310 	and.w	r3, r3, #16
 8008770:	2b00      	cmp	r3, #0
 8008772:	d010      	beq.n	8008796 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	695a      	ldr	r2, [r3, #20]
 8008778:	4b8c      	ldr	r3, [pc, #560]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 800877a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800877c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008780:	429a      	cmp	r2, r3
 8008782:	d908      	bls.n	8008796 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8008784:	4b89      	ldr	r3, [pc, #548]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008788:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	4986      	ldr	r1, [pc, #536]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008792:	4313      	orrs	r3, r2
 8008794:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 0308 	and.w	r3, r3, #8
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d012      	beq.n	80087c8 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	691a      	ldr	r2, [r3, #16]
 80087a6:	4b81      	ldr	r3, [pc, #516]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80087a8:	6a1b      	ldr	r3, [r3, #32]
 80087aa:	091b      	lsrs	r3, r3, #4
 80087ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d909      	bls.n	80087c8 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80087b4:	4b7d      	ldr	r3, [pc, #500]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80087b6:	6a1b      	ldr	r3, [r3, #32]
 80087b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	011b      	lsls	r3, r3, #4
 80087c2:	497a      	ldr	r1, [pc, #488]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80087c4:	4313      	orrs	r3, r2
 80087c6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d010      	beq.n	80087f6 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	68da      	ldr	r2, [r3, #12]
 80087d8:	4b74      	ldr	r3, [pc, #464]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d908      	bls.n	80087f6 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80087e4:	4b71      	ldr	r3, [pc, #452]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80087e6:	6a1b      	ldr	r3, [r3, #32]
 80087e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	496e      	ldr	r1, [pc, #440]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80087f2:	4313      	orrs	r3, r2
 80087f4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 0302 	and.w	r3, r3, #2
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d010      	beq.n	8008824 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	689a      	ldr	r2, [r3, #8]
 8008806:	4b69      	ldr	r3, [pc, #420]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008808:	6a1b      	ldr	r3, [r3, #32]
 800880a:	f003 030f 	and.w	r3, r3, #15
 800880e:	429a      	cmp	r2, r3
 8008810:	d908      	bls.n	8008824 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008812:	4b66      	ldr	r3, [pc, #408]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008814:	6a1b      	ldr	r3, [r3, #32]
 8008816:	f023 020f 	bic.w	r2, r3, #15
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	4963      	ldr	r1, [pc, #396]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008820:	4313      	orrs	r3, r2
 8008822:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0301 	and.w	r3, r3, #1
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 80d2 	beq.w	80089d6 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8008832:	2300      	movs	r3, #0
 8008834:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	2b03      	cmp	r3, #3
 800883c:	d143      	bne.n	80088c6 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800883e:	4b5b      	ldr	r3, [pc, #364]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008840:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008844:	f003 0304 	and.w	r3, r3, #4
 8008848:	2b00      	cmp	r3, #0
 800884a:	d110      	bne.n	800886e <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800884c:	4b57      	ldr	r3, [pc, #348]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 800884e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008852:	4a56      	ldr	r2, [pc, #344]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008854:	f043 0304 	orr.w	r3, r3, #4
 8008858:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800885c:	4b53      	ldr	r3, [pc, #332]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 800885e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008862:	f003 0304 	and.w	r3, r3, #4
 8008866:	60bb      	str	r3, [r7, #8]
 8008868:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800886a:	2301      	movs	r3, #1
 800886c:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800886e:	f7fa f87f 	bl	8002970 <HAL_GetTick>
 8008872:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8008874:	4b4e      	ldr	r3, [pc, #312]	@ (80089b0 <HAL_RCC_ClockConfig+0x28c>)
 8008876:	68db      	ldr	r3, [r3, #12]
 8008878:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00f      	beq.n	80088a0 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008880:	e008      	b.n	8008894 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8008882:	f7fa f875 	bl	8002970 <HAL_GetTick>
 8008886:	4602      	mov	r2, r0
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	2b02      	cmp	r3, #2
 800888e:	d901      	bls.n	8008894 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8008890:	2303      	movs	r3, #3
 8008892:	e12b      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008894:	4b46      	ldr	r3, [pc, #280]	@ (80089b0 <HAL_RCC_ClockConfig+0x28c>)
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d0f0      	beq.n	8008882 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80088a0:	7dfb      	ldrb	r3, [r7, #23]
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d107      	bne.n	80088b6 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80088a6:	4b41      	ldr	r3, [pc, #260]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80088a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088ac:	4a3f      	ldr	r2, [pc, #252]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80088ae:	f023 0304 	bic.w	r3, r3, #4
 80088b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80088b6:	4b3d      	ldr	r3, [pc, #244]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d121      	bne.n	8008906 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e112      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d107      	bne.n	80088de <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088ce:	4b37      	ldr	r3, [pc, #220]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d115      	bne.n	8008906 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e106      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d107      	bne.n	80088f6 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80088e6:	4b31      	ldr	r3, [pc, #196]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 0304 	and.w	r3, r3, #4
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d109      	bne.n	8008906 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	e0fa      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088f6:	4b2d      	ldr	r3, [pc, #180]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e0f2      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8008906:	4b29      	ldr	r3, [pc, #164]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008908:	69db      	ldr	r3, [r3, #28]
 800890a:	f023 0203 	bic.w	r2, r3, #3
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	4926      	ldr	r1, [pc, #152]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008914:	4313      	orrs	r3, r2
 8008916:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8008918:	f7fa f82a 	bl	8002970 <HAL_GetTick>
 800891c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	2b03      	cmp	r3, #3
 8008924:	d112      	bne.n	800894c <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008926:	e00a      	b.n	800893e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008928:	f7fa f822 	bl	8002970 <HAL_GetTick>
 800892c:	4602      	mov	r2, r0
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008936:	4293      	cmp	r3, r2
 8008938:	d901      	bls.n	800893e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e0d6      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800893e:	4b1b      	ldr	r3, [pc, #108]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	f003 030c 	and.w	r3, r3, #12
 8008946:	2b0c      	cmp	r3, #12
 8008948:	d1ee      	bne.n	8008928 <HAL_RCC_ClockConfig+0x204>
 800894a:	e044      	b.n	80089d6 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	2b02      	cmp	r3, #2
 8008952:	d112      	bne.n	800897a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008954:	e00a      	b.n	800896c <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008956:	f7fa f80b 	bl	8002970 <HAL_GetTick>
 800895a:	4602      	mov	r2, r0
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	1ad3      	subs	r3, r2, r3
 8008960:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008964:	4293      	cmp	r3, r2
 8008966:	d901      	bls.n	800896c <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008968:	2303      	movs	r3, #3
 800896a:	e0bf      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800896c:	4b0f      	ldr	r3, [pc, #60]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 800896e:	69db      	ldr	r3, [r3, #28]
 8008970:	f003 030c 	and.w	r3, r3, #12
 8008974:	2b08      	cmp	r3, #8
 8008976:	d1ee      	bne.n	8008956 <HAL_RCC_ClockConfig+0x232>
 8008978:	e02d      	b.n	80089d6 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d123      	bne.n	80089ca <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008982:	e00a      	b.n	800899a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008984:	f7f9 fff4 	bl	8002970 <HAL_GetTick>
 8008988:	4602      	mov	r2, r0
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	1ad3      	subs	r3, r2, r3
 800898e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008992:	4293      	cmp	r3, r2
 8008994:	d901      	bls.n	800899a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8008996:	2303      	movs	r3, #3
 8008998:	e0a8      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800899a:	4b04      	ldr	r3, [pc, #16]	@ (80089ac <HAL_RCC_ClockConfig+0x288>)
 800899c:	69db      	ldr	r3, [r3, #28]
 800899e:	f003 030c 	and.w	r3, r3, #12
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1ee      	bne.n	8008984 <HAL_RCC_ClockConfig+0x260>
 80089a6:	e016      	b.n	80089d6 <HAL_RCC_ClockConfig+0x2b2>
 80089a8:	40022000 	.word	0x40022000
 80089ac:	46020c00 	.word	0x46020c00
 80089b0:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089b4:	f7f9 ffdc 	bl	8002970 <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d901      	bls.n	80089ca <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80089c6:	2303      	movs	r3, #3
 80089c8:	e090      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80089ca:	4b4a      	ldr	r3, [pc, #296]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	f003 030c 	and.w	r3, r3, #12
 80089d2:	2b04      	cmp	r3, #4
 80089d4:	d1ee      	bne.n	80089b4 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d010      	beq.n	8008a04 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	689a      	ldr	r2, [r3, #8]
 80089e6:	4b43      	ldr	r3, [pc, #268]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 80089e8:	6a1b      	ldr	r3, [r3, #32]
 80089ea:	f003 030f 	and.w	r3, r3, #15
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d208      	bcs.n	8008a04 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80089f2:	4b40      	ldr	r3, [pc, #256]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 80089f4:	6a1b      	ldr	r3, [r3, #32]
 80089f6:	f023 020f 	bic.w	r2, r3, #15
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	493d      	ldr	r1, [pc, #244]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a04:	4b3c      	ldr	r3, [pc, #240]	@ (8008af8 <HAL_RCC_ClockConfig+0x3d4>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 030f 	and.w	r3, r3, #15
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d210      	bcs.n	8008a34 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a12:	4b39      	ldr	r3, [pc, #228]	@ (8008af8 <HAL_RCC_ClockConfig+0x3d4>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f023 020f 	bic.w	r2, r3, #15
 8008a1a:	4937      	ldr	r1, [pc, #220]	@ (8008af8 <HAL_RCC_ClockConfig+0x3d4>)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a22:	4b35      	ldr	r3, [pc, #212]	@ (8008af8 <HAL_RCC_ClockConfig+0x3d4>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 030f 	and.w	r3, r3, #15
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d001      	beq.n	8008a34 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e05b      	b.n	8008aec <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d010      	beq.n	8008a62 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	68da      	ldr	r2, [r3, #12]
 8008a44:	4b2b      	ldr	r3, [pc, #172]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a46:	6a1b      	ldr	r3, [r3, #32]
 8008a48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d208      	bcs.n	8008a62 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008a50:	4b28      	ldr	r3, [pc, #160]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a52:	6a1b      	ldr	r3, [r3, #32]
 8008a54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	68db      	ldr	r3, [r3, #12]
 8008a5c:	4925      	ldr	r1, [pc, #148]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 0308 	and.w	r3, r3, #8
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d012      	beq.n	8008a94 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	691a      	ldr	r2, [r3, #16]
 8008a72:	4b20      	ldr	r3, [pc, #128]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a74:	6a1b      	ldr	r3, [r3, #32]
 8008a76:	091b      	lsrs	r3, r3, #4
 8008a78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d209      	bcs.n	8008a94 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008a80:	4b1c      	ldr	r3, [pc, #112]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a82:	6a1b      	ldr	r3, [r3, #32]
 8008a84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	691b      	ldr	r3, [r3, #16]
 8008a8c:	011b      	lsls	r3, r3, #4
 8008a8e:	4919      	ldr	r1, [pc, #100]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008a90:	4313      	orrs	r3, r2
 8008a92:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 0310 	and.w	r3, r3, #16
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d010      	beq.n	8008ac2 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	695a      	ldr	r2, [r3, #20]
 8008aa4:	4b13      	ldr	r3, [pc, #76]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aa8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d208      	bcs.n	8008ac2 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008ab0:	4b10      	ldr	r3, [pc, #64]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ab4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	490d      	ldr	r1, [pc, #52]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008ac2:	f000 f821 	bl	8008b08 <HAL_RCC_GetSysClockFreq>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8008af4 <HAL_RCC_ClockConfig+0x3d0>)
 8008aca:	6a1b      	ldr	r3, [r3, #32]
 8008acc:	f003 030f 	and.w	r3, r3, #15
 8008ad0:	490a      	ldr	r1, [pc, #40]	@ (8008afc <HAL_RCC_ClockConfig+0x3d8>)
 8008ad2:	5ccb      	ldrb	r3, [r1, r3]
 8008ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ad8:	4a09      	ldr	r2, [pc, #36]	@ (8008b00 <HAL_RCC_ClockConfig+0x3dc>)
 8008ada:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008adc:	4b09      	ldr	r3, [pc, #36]	@ (8008b04 <HAL_RCC_ClockConfig+0x3e0>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f7f9 febb 	bl	800285c <HAL_InitTick>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	73fb      	strb	r3, [r7, #15]

  return status;
 8008aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3718      	adds	r7, #24
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	46020c00 	.word	0x46020c00
 8008af8:	40022000 	.word	0x40022000
 8008afc:	0800efec 	.word	0x0800efec
 8008b00:	2000035c 	.word	0x2000035c
 8008b04:	20000360 	.word	0x20000360

08008b08 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b08b      	sub	sp, #44	@ 0x2c
 8008b0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8008b12:	2300      	movs	r3, #0
 8008b14:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b16:	4b78      	ldr	r3, [pc, #480]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b18:	69db      	ldr	r3, [r3, #28]
 8008b1a:	f003 030c 	and.w	r3, r3, #12
 8008b1e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008b20:	4b75      	ldr	r3, [pc, #468]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b24:	f003 0303 	and.w	r3, r3, #3
 8008b28:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d005      	beq.n	8008b3c <HAL_RCC_GetSysClockFreq+0x34>
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	2b0c      	cmp	r3, #12
 8008b34:	d121      	bne.n	8008b7a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d11e      	bne.n	8008b7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008b3c:	4b6e      	ldr	r3, [pc, #440]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d107      	bne.n	8008b58 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008b48:	4b6b      	ldr	r3, [pc, #428]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b4e:	0b1b      	lsrs	r3, r3, #12
 8008b50:	f003 030f 	and.w	r3, r3, #15
 8008b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b56:	e005      	b.n	8008b64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8008b58:	4b67      	ldr	r3, [pc, #412]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	0f1b      	lsrs	r3, r3, #28
 8008b5e:	f003 030f 	and.w	r3, r3, #15
 8008b62:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008b64:	4a65      	ldr	r2, [pc, #404]	@ (8008cfc <HAL_RCC_GetSysClockFreq+0x1f4>)
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b6c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d110      	bne.n	8008b96 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b76:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008b78:	e00d      	b.n	8008b96 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008b7a:	4b5f      	ldr	r3, [pc, #380]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008b7c:	69db      	ldr	r3, [r3, #28]
 8008b7e:	f003 030c 	and.w	r3, r3, #12
 8008b82:	2b04      	cmp	r3, #4
 8008b84:	d102      	bne.n	8008b8c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008b86:	4b5e      	ldr	r3, [pc, #376]	@ (8008d00 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008b88:	623b      	str	r3, [r7, #32]
 8008b8a:	e004      	b.n	8008b96 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008b8c:	69bb      	ldr	r3, [r7, #24]
 8008b8e:	2b08      	cmp	r3, #8
 8008b90:	d101      	bne.n	8008b96 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008b92:	4b5c      	ldr	r3, [pc, #368]	@ (8008d04 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8008b94:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008b96:	69bb      	ldr	r3, [r7, #24]
 8008b98:	2b0c      	cmp	r3, #12
 8008b9a:	f040 80a5 	bne.w	8008ce8 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008b9e:	4b56      	ldr	r3, [pc, #344]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba2:	f003 0303 	and.w	r3, r3, #3
 8008ba6:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008ba8:	4b53      	ldr	r3, [pc, #332]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bac:	0a1b      	lsrs	r3, r3, #8
 8008bae:	f003 030f 	and.w	r3, r3, #15
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008bb6:	4b50      	ldr	r3, [pc, #320]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bba:	091b      	lsrs	r3, r3, #4
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008bc2:	4b4d      	ldr	r3, [pc, #308]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008bc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc6:	08db      	lsrs	r3, r3, #3
 8008bc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	fb02 f303 	mul.w	r3, r2, r3
 8008bd2:	ee07 3a90 	vmov	s15, r3
 8008bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bda:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d003      	beq.n	8008bec <HAL_RCC_GetSysClockFreq+0xe4>
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d022      	beq.n	8008c30 <HAL_RCC_GetSysClockFreq+0x128>
 8008bea:	e043      	b.n	8008c74 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	ee07 3a90 	vmov	s15, r3
 8008bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bf6:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8008d08 <HAL_RCC_GetSysClockFreq+0x200>
 8008bfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c06:	ee07 3a90 	vmov	s15, r3
 8008c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008c0e:	ed97 6a01 	vldr	s12, [r7, #4]
 8008c12:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8008d0c <HAL_RCC_GetSysClockFreq+0x204>
 8008c16:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008c1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008c1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c2e:	e046      	b.n	8008cbe <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	ee07 3a90 	vmov	s15, r3
 8008c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8008d10 <HAL_RCC_GetSysClockFreq+0x208>
 8008c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c42:	4b2d      	ldr	r3, [pc, #180]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c4a:	ee07 3a90 	vmov	s15, r3
 8008c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008c52:	ed97 6a01 	vldr	s12, [r7, #4]
 8008c56:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8008d0c <HAL_RCC_GetSysClockFreq+0x204>
 8008c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008c62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c72:	e024      	b.n	8008cbe <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c76:	ee07 3a90 	vmov	s15, r3
 8008c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	ee07 3a90 	vmov	s15, r3
 8008c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c94:	ee07 3a90 	vmov	s15, r3
 8008c98:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008c9c:	ed97 6a01 	vldr	s12, [r7, #4]
 8008ca0:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8008d0c <HAL_RCC_GetSysClockFreq+0x204>
 8008ca4:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008ca8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008cac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008cb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cb8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cbc:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8008cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8008cf8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc2:	0e1b      	lsrs	r3, r3, #24
 8008cc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cc8:	3301      	adds	r3, #1
 8008cca:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	ee07 3a90 	vmov	s15, r3
 8008cd2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008cd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ce2:	ee17 3a90 	vmov	r3, s15
 8008ce6:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8008ce8:	6a3b      	ldr	r3, [r7, #32]
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	372c      	adds	r7, #44	@ 0x2c
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr
 8008cf6:	bf00      	nop
 8008cf8:	46020c00 	.word	0x46020c00
 8008cfc:	0800effc 	.word	0x0800effc
 8008d00:	00f42400 	.word	0x00f42400
 8008d04:	00b71b00 	.word	0x00b71b00
 8008d08:	4b742400 	.word	0x4b742400
 8008d0c:	46000000 	.word	0x46000000
 8008d10:	4b371b00 	.word	0x4b371b00

08008d14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008d18:	f7ff fef6 	bl	8008b08 <HAL_RCC_GetSysClockFreq>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	4b07      	ldr	r3, [pc, #28]	@ (8008d3c <HAL_RCC_GetHCLKFreq+0x28>)
 8008d20:	6a1b      	ldr	r3, [r3, #32]
 8008d22:	f003 030f 	and.w	r3, r3, #15
 8008d26:	4906      	ldr	r1, [pc, #24]	@ (8008d40 <HAL_RCC_GetHCLKFreq+0x2c>)
 8008d28:	5ccb      	ldrb	r3, [r1, r3]
 8008d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d2e:	4a05      	ldr	r2, [pc, #20]	@ (8008d44 <HAL_RCC_GetHCLKFreq+0x30>)
 8008d30:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8008d32:	4b04      	ldr	r3, [pc, #16]	@ (8008d44 <HAL_RCC_GetHCLKFreq+0x30>)
 8008d34:	681b      	ldr	r3, [r3, #0]
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	46020c00 	.word	0x46020c00
 8008d40:	0800efec 	.word	0x0800efec
 8008d44:	2000035c 	.word	0x2000035c

08008d48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008d50:	4b3e      	ldr	r3, [pc, #248]	@ (8008e4c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d56:	f003 0304 	and.w	r3, r3, #4
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d003      	beq.n	8008d66 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008d5e:	f7fe fde7 	bl	8007930 <HAL_PWREx_GetVoltageRange>
 8008d62:	6178      	str	r0, [r7, #20]
 8008d64:	e019      	b.n	8008d9a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008d66:	4b39      	ldr	r3, [pc, #228]	@ (8008e4c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008d68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d6c:	4a37      	ldr	r2, [pc, #220]	@ (8008e4c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008d6e:	f043 0304 	orr.w	r3, r3, #4
 8008d72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008d76:	4b35      	ldr	r3, [pc, #212]	@ (8008e4c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008d78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d7c:	f003 0304 	and.w	r3, r3, #4
 8008d80:	60fb      	str	r3, [r7, #12]
 8008d82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008d84:	f7fe fdd4 	bl	8007930 <HAL_PWREx_GetVoltageRange>
 8008d88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008d8a:	4b30      	ldr	r3, [pc, #192]	@ (8008e4c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d90:	4a2e      	ldr	r2, [pc, #184]	@ (8008e4c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008d92:	f023 0304 	bic.w	r3, r3, #4
 8008d96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008da0:	d003      	beq.n	8008daa <RCC_SetFlashLatencyFromMSIRange+0x62>
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008da8:	d109      	bne.n	8008dbe <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008db0:	d202      	bcs.n	8008db8 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8008db2:	2301      	movs	r3, #1
 8008db4:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008db6:	e033      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008db8:	2300      	movs	r3, #0
 8008dba:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008dbc:	e030      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dc4:	d208      	bcs.n	8008dd8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dcc:	d102      	bne.n	8008dd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8008dce:	2303      	movs	r3, #3
 8008dd0:	613b      	str	r3, [r7, #16]
 8008dd2:	e025      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e035      	b.n	8008e44 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dde:	d90f      	bls.n	8008e00 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d109      	bne.n	8008dfa <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008dec:	d902      	bls.n	8008df4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8008dee:	2300      	movs	r3, #0
 8008df0:	613b      	str	r3, [r7, #16]
 8008df2:	e015      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8008df4:	2301      	movs	r3, #1
 8008df6:	613b      	str	r3, [r7, #16]
 8008df8:	e012      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	613b      	str	r3, [r7, #16]
 8008dfe:	e00f      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e06:	d109      	bne.n	8008e1c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e0e:	d102      	bne.n	8008e16 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8008e10:	2301      	movs	r3, #1
 8008e12:	613b      	str	r3, [r7, #16]
 8008e14:	e004      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8008e16:	2302      	movs	r3, #2
 8008e18:	613b      	str	r3, [r7, #16]
 8008e1a:	e001      	b.n	8008e20 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008e20:	4b0b      	ldr	r3, [pc, #44]	@ (8008e50 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f023 020f 	bic.w	r2, r3, #15
 8008e28:	4909      	ldr	r1, [pc, #36]	@ (8008e50 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8008e30:	4b07      	ldr	r3, [pc, #28]	@ (8008e50 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 030f 	and.w	r3, r3, #15
 8008e38:	693a      	ldr	r2, [r7, #16]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d001      	beq.n	8008e42 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e000      	b.n	8008e44 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3718      	adds	r7, #24
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}
 8008e4c:	46020c00 	.word	0x46020c00
 8008e50:	40022000 	.word	0x40022000

08008e54 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e58:	b0b8      	sub	sp, #224	@ 0xe0
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008e60:	2300      	movs	r3, #0
 8008e62:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008e66:	2300      	movs	r3, #0
 8008e68:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008e6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	f002 0401 	and.w	r4, r2, #1
 8008e78:	2500      	movs	r5, #0
 8008e7a:	ea54 0305 	orrs.w	r3, r4, r5
 8008e7e:	d00b      	beq.n	8008e98 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008e80:	4bca      	ldr	r3, [pc, #808]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e86:	f023 0103 	bic.w	r1, r3, #3
 8008e8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e90:	4ac6      	ldr	r2, [pc, #792]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008e92:	430b      	orrs	r3, r1
 8008e94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008e98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea0:	f002 0802 	and.w	r8, r2, #2
 8008ea4:	f04f 0900 	mov.w	r9, #0
 8008ea8:	ea58 0309 	orrs.w	r3, r8, r9
 8008eac:	d00b      	beq.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8008eae:	4bbf      	ldr	r3, [pc, #764]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008eb4:	f023 010c 	bic.w	r1, r3, #12
 8008eb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ebe:	4abb      	ldr	r2, [pc, #748]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008ec0:	430b      	orrs	r3, r1
 8008ec2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008ec6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ece:	f002 0a04 	and.w	sl, r2, #4
 8008ed2:	f04f 0b00 	mov.w	fp, #0
 8008ed6:	ea5a 030b 	orrs.w	r3, sl, fp
 8008eda:	d00b      	beq.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8008edc:	4bb3      	ldr	r3, [pc, #716]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ee2:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008ee6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eec:	4aaf      	ldr	r2, [pc, #700]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008eee:	430b      	orrs	r3, r1
 8008ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008ef4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efc:	f002 0308 	and.w	r3, r2, #8
 8008f00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f04:	2300      	movs	r3, #0
 8008f06:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f0a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008f0e:	460b      	mov	r3, r1
 8008f10:	4313      	orrs	r3, r2
 8008f12:	d00b      	beq.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8008f14:	4ba5      	ldr	r3, [pc, #660]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008f1e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f24:	4aa1      	ldr	r2, [pc, #644]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008f26:	430b      	orrs	r3, r1
 8008f28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008f2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f34:	f002 0310 	and.w	r3, r2, #16
 8008f38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008f42:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008f46:	460b      	mov	r3, r1
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	d00b      	beq.n	8008f64 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8008f4c:	4b97      	ldr	r3, [pc, #604]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008f4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008f52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008f56:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f5c:	4a93      	ldr	r2, [pc, #588]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008f5e:	430b      	orrs	r3, r1
 8008f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008f64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f6c:	f002 0320 	and.w	r3, r2, #32
 8008f70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f74:	2300      	movs	r3, #0
 8008f76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f7a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008f7e:	460b      	mov	r3, r1
 8008f80:	4313      	orrs	r3, r2
 8008f82:	d00b      	beq.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8008f84:	4b89      	ldr	r3, [pc, #548]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008f86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f8a:	f023 0107 	bic.w	r1, r3, #7
 8008f8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008f92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f94:	4a85      	ldr	r2, [pc, #532]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008f96:	430b      	orrs	r3, r1
 8008f98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008f9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008fa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008fac:	2300      	movs	r3, #0
 8008fae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008fb2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	d00b      	beq.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008fbc:	4b7b      	ldr	r3, [pc, #492]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008fc2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008fc6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008fca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fcc:	4a77      	ldr	r2, [pc, #476]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008fce:	430b      	orrs	r3, r1
 8008fd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008fd4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fdc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008fe0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008fea:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008fee:	460b      	mov	r3, r1
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	d00b      	beq.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8008ff4:	4b6d      	ldr	r3, [pc, #436]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ffa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ffe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009004:	4a69      	ldr	r2, [pc, #420]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009006:	430b      	orrs	r3, r1
 8009008:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800900c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009014:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8009018:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800901c:	2300      	movs	r3, #0
 800901e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009022:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009026:	460b      	mov	r3, r1
 8009028:	4313      	orrs	r3, r2
 800902a:	d00b      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800902c:	4b5f      	ldr	r3, [pc, #380]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800902e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009032:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009036:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800903a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800903c:	4a5b      	ldr	r2, [pc, #364]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800903e:	430b      	orrs	r3, r1
 8009040:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009044:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009050:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009054:	2300      	movs	r3, #0
 8009056:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800905a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800905e:	460b      	mov	r3, r1
 8009060:	4313      	orrs	r3, r2
 8009062:	d00b      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8009064:	4b51      	ldr	r3, [pc, #324]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800906a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800906e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009072:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009074:	4a4d      	ldr	r2, [pc, #308]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8009076:	430b      	orrs	r3, r1
 8009078:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800907c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009084:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8009088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800908c:	2300      	movs	r3, #0
 800908e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009092:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009096:	460b      	mov	r3, r1
 8009098:	4313      	orrs	r3, r2
 800909a:	d00b      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800909c:	4b43      	ldr	r3, [pc, #268]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800909e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090a2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80090a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090ac:	4a3f      	ldr	r2, [pc, #252]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80090ae:	430b      	orrs	r3, r1
 80090b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80090b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090bc:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80090c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80090c4:	2300      	movs	r3, #0
 80090c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090ca:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80090ce:	460b      	mov	r3, r1
 80090d0:	4313      	orrs	r3, r2
 80090d2:	d00b      	beq.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80090d4:	4b35      	ldr	r3, [pc, #212]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80090d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80090da:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80090de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090e4:	4a31      	ldr	r2, [pc, #196]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80090e6:	430b      	orrs	r3, r1
 80090e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80090ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80090f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80090f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090fa:	2300      	movs	r3, #0
 80090fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80090fe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009102:	460b      	mov	r3, r1
 8009104:	4313      	orrs	r3, r2
 8009106:	d00c      	beq.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8009108:	4b28      	ldr	r3, [pc, #160]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800910a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800910e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009112:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800911a:	4a24      	ldr	r2, [pc, #144]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800911c:	430b      	orrs	r3, r1
 800911e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009122:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800912e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009130:	2300      	movs	r3, #0
 8009132:	677b      	str	r3, [r7, #116]	@ 0x74
 8009134:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009138:	460b      	mov	r3, r1
 800913a:	4313      	orrs	r3, r2
 800913c:	d04f      	beq.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800913e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009146:	2b80      	cmp	r3, #128	@ 0x80
 8009148:	d02d      	beq.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0x352>
 800914a:	2b80      	cmp	r3, #128	@ 0x80
 800914c:	d827      	bhi.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800914e:	2b60      	cmp	r3, #96	@ 0x60
 8009150:	d02e      	beq.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8009152:	2b60      	cmp	r3, #96	@ 0x60
 8009154:	d823      	bhi.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009156:	2b40      	cmp	r3, #64	@ 0x40
 8009158:	d006      	beq.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x314>
 800915a:	2b40      	cmp	r3, #64	@ 0x40
 800915c:	d81f      	bhi.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800915e:	2b00      	cmp	r3, #0
 8009160:	d009      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8009162:	2b20      	cmp	r3, #32
 8009164:	d011      	beq.n	800918a <HAL_RCCEx_PeriphCLKConfig+0x336>
 8009166:	e01a      	b.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009168:	4b10      	ldr	r3, [pc, #64]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800916a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800916c:	4a0f      	ldr	r2, [pc, #60]	@ (80091ac <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800916e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009172:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009174:	e01d      	b.n	80091b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009176:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800917a:	3308      	adds	r3, #8
 800917c:	4618      	mov	r0, r3
 800917e:	f000 fc0d 	bl	800999c <RCCEx_PLL2_Config>
 8009182:	4603      	mov	r3, r0
 8009184:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009188:	e013      	b.n	80091b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800918a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800918e:	332c      	adds	r3, #44	@ 0x2c
 8009190:	4618      	mov	r0, r3
 8009192:	f000 fc9b 	bl	8009acc <RCCEx_PLL3_Config>
 8009196:	4603      	mov	r3, r0
 8009198:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800919c:	e009      	b.n	80091b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800919e:	2301      	movs	r3, #1
 80091a0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80091a4:	e005      	b.n	80091b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80091a6:	bf00      	nop
 80091a8:	e003      	b.n	80091b2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80091aa:	bf00      	nop
 80091ac:	46020c00 	.word	0x46020c00
        break;
 80091b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091b2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d10d      	bne.n	80091d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80091ba:	4bb6      	ldr	r3, [pc, #728]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80091bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80091c0:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80091c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80091c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091cc:	4ab1      	ldr	r2, [pc, #708]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80091ce:	430b      	orrs	r3, r1
 80091d0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80091d4:	e003      	b.n	80091de <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091d6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80091da:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80091de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80091e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80091ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80091ec:	2300      	movs	r3, #0
 80091ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80091f0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80091f4:	460b      	mov	r3, r1
 80091f6:	4313      	orrs	r3, r2
 80091f8:	d053      	beq.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80091fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80091fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009206:	d033      	beq.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8009208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800920c:	d82c      	bhi.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800920e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009212:	d02f      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8009214:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009218:	d826      	bhi.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800921a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800921e:	d008      	beq.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8009220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009224:	d820      	bhi.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00a      	beq.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800922a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800922e:	d011      	beq.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8009230:	e01a      	b.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009232:	4b98      	ldr	r3, [pc, #608]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009236:	4a97      	ldr	r2, [pc, #604]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800923c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800923e:	e01a      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009240:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009244:	3308      	adds	r3, #8
 8009246:	4618      	mov	r0, r3
 8009248:	f000 fba8 	bl	800999c <RCCEx_PLL2_Config>
 800924c:	4603      	mov	r3, r0
 800924e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009252:	e010      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009254:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009258:	332c      	adds	r3, #44	@ 0x2c
 800925a:	4618      	mov	r0, r3
 800925c:	f000 fc36 	bl	8009acc <RCCEx_PLL3_Config>
 8009260:	4603      	mov	r3, r0
 8009262:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009266:	e006      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800926e:	e002      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8009270:	bf00      	nop
 8009272:	e000      	b.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8009274:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009276:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800927a:	2b00      	cmp	r3, #0
 800927c:	d10d      	bne.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800927e:	4b85      	ldr	r3, [pc, #532]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009280:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009284:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8009288:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800928c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009290:	4a80      	ldr	r2, [pc, #512]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009292:	430b      	orrs	r3, r1
 8009294:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009298:	e003      	b.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800929a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800929e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80092a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80092a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092aa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80092ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80092b0:	2300      	movs	r3, #0
 80092b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80092b4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80092b8:	460b      	mov	r3, r1
 80092ba:	4313      	orrs	r3, r2
 80092bc:	d046      	beq.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80092be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80092c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80092c6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80092ca:	d028      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80092cc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80092d0:	d821      	bhi.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80092d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80092d6:	d022      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80092d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80092dc:	d81b      	bhi.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80092de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092e2:	d01c      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80092e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092e8:	d815      	bhi.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80092ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092ee:	d008      	beq.n	8009302 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80092f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092f4:	d80f      	bhi.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d011      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80092fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092fe:	d00e      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8009300:	e009      	b.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009302:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009306:	3308      	adds	r3, #8
 8009308:	4618      	mov	r0, r3
 800930a:	f000 fb47 	bl	800999c <RCCEx_PLL2_Config>
 800930e:	4603      	mov	r3, r0
 8009310:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009314:	e004      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800931c:	e000      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 800931e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009320:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009324:	2b00      	cmp	r3, #0
 8009326:	d10d      	bne.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8009328:	4b5a      	ldr	r3, [pc, #360]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800932a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800932e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009332:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009336:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800933a:	4a56      	ldr	r2, [pc, #344]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800933c:	430b      	orrs	r3, r1
 800933e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009342:	e003      	b.n	800934c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009344:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009348:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800934c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009354:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009358:	65bb      	str	r3, [r7, #88]	@ 0x58
 800935a:	2300      	movs	r3, #0
 800935c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800935e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009362:	460b      	mov	r3, r1
 8009364:	4313      	orrs	r3, r2
 8009366:	d03f      	beq.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8009368:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800936c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009370:	2b04      	cmp	r3, #4
 8009372:	d81e      	bhi.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8009374:	a201      	add	r2, pc, #4	@ (adr r2, 800937c <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8009376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800937a:	bf00      	nop
 800937c:	080093bb 	.word	0x080093bb
 8009380:	08009391 	.word	0x08009391
 8009384:	0800939f 	.word	0x0800939f
 8009388:	080093bb 	.word	0x080093bb
 800938c:	080093bb 	.word	0x080093bb
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009390:	4b40      	ldr	r3, [pc, #256]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009394:	4a3f      	ldr	r2, [pc, #252]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800939a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800939c:	e00e      	b.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800939e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093a2:	332c      	adds	r3, #44	@ 0x2c
 80093a4:	4618      	mov	r0, r3
 80093a6:	f000 fb91 	bl	8009acc <RCCEx_PLL3_Config>
 80093aa:	4603      	mov	r3, r0
 80093ac:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80093b0:	e004      	b.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80093b8:	e000      	b.n	80093bc <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 80093ba:	bf00      	nop
    }
    if (ret == HAL_OK)
 80093bc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d10d      	bne.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80093c4:	4b33      	ldr	r3, [pc, #204]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80093c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80093ca:	f023 0107 	bic.w	r1, r3, #7
 80093ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093d6:	4a2f      	ldr	r2, [pc, #188]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80093d8:	430b      	orrs	r3, r1
 80093da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80093de:	e003      	b.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093e0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80093e4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80093e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80093ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80093f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80093f6:	2300      	movs	r3, #0
 80093f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80093fa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80093fe:	460b      	mov	r3, r1
 8009400:	4313      	orrs	r3, r2
 8009402:	d04d      	beq.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8009404:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800940c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009410:	d028      	beq.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8009412:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009416:	d821      	bhi.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009418:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800941c:	d024      	beq.n	8009468 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800941e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009422:	d81b      	bhi.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009424:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009428:	d00e      	beq.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800942a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800942e:	d815      	bhi.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8009430:	2b00      	cmp	r3, #0
 8009432:	d01b      	beq.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8009434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009438:	d110      	bne.n	800945c <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800943a:	4b16      	ldr	r3, [pc, #88]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800943c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800943e:	4a15      	ldr	r2, [pc, #84]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009444:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009446:	e012      	b.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009448:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800944c:	332c      	adds	r3, #44	@ 0x2c
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fb3c 	bl	8009acc <RCCEx_PLL3_Config>
 8009454:	4603      	mov	r3, r0
 8009456:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800945a:	e008      	b.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009462:	e004      	b.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8009464:	bf00      	nop
 8009466:	e002      	b.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8009468:	bf00      	nop
 800946a:	e000      	b.n	800946e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 800946c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800946e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009472:	2b00      	cmp	r3, #0
 8009474:	d110      	bne.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8009476:	4b07      	ldr	r3, [pc, #28]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8009478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800947c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009480:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009484:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009488:	4a02      	ldr	r2, [pc, #8]	@ (8009494 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800948a:	430b      	orrs	r3, r1
 800948c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009490:	e006      	b.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009492:	bf00      	nop
 8009494:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009498:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800949c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80094a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80094ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094ae:	2300      	movs	r3, #0
 80094b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094b2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80094b6:	460b      	mov	r3, r1
 80094b8:	4313      	orrs	r3, r2
 80094ba:	f000 80b5 	beq.w	8009628 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094be:	2300      	movs	r3, #0
 80094c0:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094c4:	4b9d      	ldr	r3, [pc, #628]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80094c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094ca:	f003 0304 	and.w	r3, r3, #4
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d113      	bne.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80094d2:	4b9a      	ldr	r3, [pc, #616]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80094d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094d8:	4a98      	ldr	r2, [pc, #608]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80094da:	f043 0304 	orr.w	r3, r3, #4
 80094de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80094e2:	4b96      	ldr	r3, [pc, #600]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80094e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094e8:	f003 0304 	and.w	r3, r3, #4
 80094ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80094f0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 80094f4:	2301      	movs	r3, #1
 80094f6:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80094fa:	4b91      	ldr	r3, [pc, #580]	@ (8009740 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80094fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fe:	4a90      	ldr	r2, [pc, #576]	@ (8009740 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009500:	f043 0301 	orr.w	r3, r3, #1
 8009504:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009506:	f7f9 fa33 	bl	8002970 <HAL_GetTick>
 800950a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800950e:	e00b      	b.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009510:	f7f9 fa2e 	bl	8002970 <HAL_GetTick>
 8009514:	4602      	mov	r2, r0
 8009516:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	2b02      	cmp	r3, #2
 800951e:	d903      	bls.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8009520:	2303      	movs	r3, #3
 8009522:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009526:	e005      	b.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009528:	4b85      	ldr	r3, [pc, #532]	@ (8009740 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800952a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800952c:	f003 0301 	and.w	r3, r3, #1
 8009530:	2b00      	cmp	r3, #0
 8009532:	d0ed      	beq.n	8009510 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8009534:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009538:	2b00      	cmp	r3, #0
 800953a:	d165      	bne.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800953c:	4b7f      	ldr	r3, [pc, #508]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800953e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009542:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009546:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800954a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800954e:	2b00      	cmp	r3, #0
 8009550:	d023      	beq.n	800959a <HAL_RCCEx_PeriphCLKConfig+0x746>
 8009552:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009556:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 800955a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800955e:	4293      	cmp	r3, r2
 8009560:	d01b      	beq.n	800959a <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009562:	4b76      	ldr	r3, [pc, #472]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009564:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009568:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800956c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009570:	4b72      	ldr	r3, [pc, #456]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009572:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009576:	4a71      	ldr	r2, [pc, #452]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800957c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009580:	4b6e      	ldr	r3, [pc, #440]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009582:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009586:	4a6d      	ldr	r2, [pc, #436]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009588:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800958c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009590:	4a6a      	ldr	r2, [pc, #424]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009596:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800959a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800959e:	f003 0301 	and.w	r3, r3, #1
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d019      	beq.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095a6:	f7f9 f9e3 	bl	8002970 <HAL_GetTick>
 80095aa:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095ae:	e00d      	b.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095b0:	f7f9 f9de 	bl	8002970 <HAL_GetTick>
 80095b4:	4602      	mov	r2, r0
 80095b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80095ba:	1ad2      	subs	r2, r2, r3
 80095bc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d903      	bls.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 80095c4:	2303      	movs	r3, #3
 80095c6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 80095ca:	e006      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80095cc:	4b5b      	ldr	r3, [pc, #364]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80095ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095d2:	f003 0302 	and.w	r3, r3, #2
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0ea      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 80095da:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d10d      	bne.n	80095fe <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80095e2:	4b56      	ldr	r3, [pc, #344]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80095e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095e8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80095ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80095f0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80095f4:	4a51      	ldr	r2, [pc, #324]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80095f6:	430b      	orrs	r3, r1
 80095f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80095fc:	e008      	b.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80095fe:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009602:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8009606:	e003      	b.n	8009610 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009608:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800960c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009610:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8009614:	2b01      	cmp	r3, #1
 8009616:	d107      	bne.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009618:	4b48      	ldr	r3, [pc, #288]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800961a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800961e:	4a47      	ldr	r2, [pc, #284]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009620:	f023 0304 	bic.w	r3, r3, #4
 8009624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8009628:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800962c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009630:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009634:	643b      	str	r3, [r7, #64]	@ 0x40
 8009636:	2300      	movs	r3, #0
 8009638:	647b      	str	r3, [r7, #68]	@ 0x44
 800963a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800963e:	460b      	mov	r3, r1
 8009640:	4313      	orrs	r3, r2
 8009642:	d042      	beq.n	80096ca <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8009644:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009648:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800964c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009650:	d022      	beq.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8009652:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009656:	d81b      	bhi.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8009658:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800965c:	d011      	beq.n	8009682 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 800965e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009662:	d815      	bhi.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8009664:	2b00      	cmp	r3, #0
 8009666:	d019      	beq.n	800969c <HAL_RCCEx_PeriphCLKConfig+0x848>
 8009668:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800966c:	d110      	bne.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800966e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009672:	3308      	adds	r3, #8
 8009674:	4618      	mov	r0, r3
 8009676:	f000 f991 	bl	800999c <RCCEx_PLL2_Config>
 800967a:	4603      	mov	r3, r0
 800967c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009680:	e00d      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009682:	4b2e      	ldr	r3, [pc, #184]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009686:	4a2d      	ldr	r2, [pc, #180]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800968c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800968e:	e006      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009696:	e002      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8009698:	bf00      	nop
 800969a:	e000      	b.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 800969c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800969e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d10d      	bne.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80096a6:	4b25      	ldr	r3, [pc, #148]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80096a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80096ac:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80096b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80096b8:	4a20      	ldr	r2, [pc, #128]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80096ba:	430b      	orrs	r3, r1
 80096bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80096c0:	e003      	b.n	80096ca <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096c2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80096c6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80096ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80096d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096d8:	2300      	movs	r3, #0
 80096da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096dc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80096e0:	460b      	mov	r3, r1
 80096e2:	4313      	orrs	r3, r2
 80096e4:	d032      	beq.n	800974c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80096e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80096ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096f2:	d00b      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80096f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096f8:	d804      	bhi.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d008      	beq.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80096fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009702:	d007      	beq.n	8009714 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800970a:	e004      	b.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 800970c:	bf00      	nop
 800970e:	e002      	b.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009710:	bf00      	nop
 8009712:	e000      	b.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8009714:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009716:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800971a:	2b00      	cmp	r3, #0
 800971c:	d112      	bne.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800971e:	4b07      	ldr	r3, [pc, #28]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009720:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009724:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009728:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800972c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009730:	4a02      	ldr	r2, [pc, #8]	@ (800973c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8009732:	430b      	orrs	r3, r1
 8009734:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009738:	e008      	b.n	800974c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 800973a:	bf00      	nop
 800973c:	46020c00 	.word	0x46020c00
 8009740:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009744:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009748:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800974c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009754:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009758:	633b      	str	r3, [r7, #48]	@ 0x30
 800975a:	2300      	movs	r3, #0
 800975c:	637b      	str	r3, [r7, #52]	@ 0x34
 800975e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009762:	460b      	mov	r3, r1
 8009764:	4313      	orrs	r3, r2
 8009766:	d019      	beq.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8009768:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800976c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009770:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009774:	d105      	bne.n	8009782 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009776:	4b88      	ldr	r3, [pc, #544]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800977a:	4a87      	ldr	r2, [pc, #540]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800977c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009780:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8009782:	4b85      	ldr	r3, [pc, #532]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009784:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009788:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800978c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009790:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009794:	4a80      	ldr	r2, [pc, #512]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009796:	430b      	orrs	r3, r1
 8009798:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800979c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80097a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80097a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097aa:	2300      	movs	r3, #0
 80097ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097ae:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80097b2:	460b      	mov	r3, r1
 80097b4:	4313      	orrs	r3, r2
 80097b6:	d00c      	beq.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80097b8:	4b77      	ldr	r3, [pc, #476]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80097ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80097c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80097c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80097ca:	4973      	ldr	r1, [pc, #460]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80097d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80097d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097da:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80097de:	623b      	str	r3, [r7, #32]
 80097e0:	2300      	movs	r3, #0
 80097e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80097e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80097e8:	460b      	mov	r3, r1
 80097ea:	4313      	orrs	r3, r2
 80097ec:	d00c      	beq.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80097ee:	4b6a      	ldr	r3, [pc, #424]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80097f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80097f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80097fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009800:	4965      	ldr	r1, [pc, #404]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009802:	4313      	orrs	r3, r2
 8009804:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009808:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800980c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009810:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009814:	61bb      	str	r3, [r7, #24]
 8009816:	2300      	movs	r3, #0
 8009818:	61fb      	str	r3, [r7, #28]
 800981a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800981e:	460b      	mov	r3, r1
 8009820:	4313      	orrs	r3, r2
 8009822:	d00c      	beq.n	800983e <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8009824:	4b5c      	ldr	r3, [pc, #368]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009826:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800982a:	f023 0218 	bic.w	r2, r3, #24
 800982e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009832:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009836:	4958      	ldr	r1, [pc, #352]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009838:	4313      	orrs	r3, r2
 800983a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800983e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009846:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800984a:	613b      	str	r3, [r7, #16]
 800984c:	2300      	movs	r3, #0
 800984e:	617b      	str	r3, [r7, #20]
 8009850:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009854:	460b      	mov	r3, r1
 8009856:	4313      	orrs	r3, r2
 8009858:	d032      	beq.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800985a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800985e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009862:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009866:	d105      	bne.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009868:	4b4b      	ldr	r3, [pc, #300]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800986a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800986c:	4a4a      	ldr	r2, [pc, #296]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800986e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009872:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8009874:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009878:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800987c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009880:	d108      	bne.n	8009894 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009882:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009886:	3308      	adds	r3, #8
 8009888:	4618      	mov	r0, r3
 800988a:	f000 f887 	bl	800999c <RCCEx_PLL2_Config>
 800988e:	4603      	mov	r3, r0
 8009890:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8009894:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8009898:	2b00      	cmp	r3, #0
 800989a:	d10d      	bne.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800989c:	4b3e      	ldr	r3, [pc, #248]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800989e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80098a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80098a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80098ae:	493a      	ldr	r1, [pc, #232]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80098b0:	4313      	orrs	r3, r2
 80098b2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80098b6:	e003      	b.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098b8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80098bc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80098c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80098cc:	60bb      	str	r3, [r7, #8]
 80098ce:	2300      	movs	r3, #0
 80098d0:	60fb      	str	r3, [r7, #12]
 80098d2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80098d6:	460b      	mov	r3, r1
 80098d8:	4313      	orrs	r3, r2
 80098da:	d03a      	beq.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80098dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80098e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098e8:	d00e      	beq.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80098ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098ee:	d815      	bhi.n	800991c <HAL_RCCEx_PeriphCLKConfig+0xac8>
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d017      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 80098f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098f8:	d110      	bne.n	800991c <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098fa:	4b27      	ldr	r3, [pc, #156]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80098fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098fe:	4a26      	ldr	r2, [pc, #152]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009904:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009906:	e00e      	b.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009908:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800990c:	3308      	adds	r3, #8
 800990e:	4618      	mov	r0, r3
 8009910:	f000 f844 	bl	800999c <RCCEx_PLL2_Config>
 8009914:	4603      	mov	r3, r0
 8009916:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800991a:	e004      	b.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8009922:	e000      	b.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8009924:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009926:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800992a:	2b00      	cmp	r3, #0
 800992c:	d10d      	bne.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800992e:	4b1a      	ldr	r3, [pc, #104]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009934:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009938:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800993c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009940:	4915      	ldr	r1, [pc, #84]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009942:	4313      	orrs	r3, r2
 8009944:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8009948:	e003      	b.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800994a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800994e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8009952:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800995e:	603b      	str	r3, [r7, #0]
 8009960:	2300      	movs	r3, #0
 8009962:	607b      	str	r3, [r7, #4]
 8009964:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009968:	460b      	mov	r3, r1
 800996a:	4313      	orrs	r3, r2
 800996c:	d00c      	beq.n	8009988 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800996e:	4b0a      	ldr	r3, [pc, #40]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009970:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009974:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8009978:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800997c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009980:	4905      	ldr	r1, [pc, #20]	@ (8009998 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8009982:	4313      	orrs	r3, r2
 8009984:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8009988:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 800998c:	4618      	mov	r0, r3
 800998e:	37e0      	adds	r7, #224	@ 0xe0
 8009990:	46bd      	mov	sp, r7
 8009992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009996:	bf00      	nop
 8009998:	46020c00 	.word	0x46020c00

0800999c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80099a4:	4b47      	ldr	r3, [pc, #284]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a46      	ldr	r2, [pc, #280]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 80099aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80099ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80099b0:	f7f8 ffde 	bl	8002970 <HAL_GetTick>
 80099b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80099b6:	e008      	b.n	80099ca <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80099b8:	f7f8 ffda 	bl	8002970 <HAL_GetTick>
 80099bc:	4602      	mov	r2, r0
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	2b02      	cmp	r3, #2
 80099c4:	d901      	bls.n	80099ca <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80099c6:	2303      	movs	r3, #3
 80099c8:	e077      	b.n	8009aba <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80099ca:	4b3e      	ldr	r3, [pc, #248]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1f0      	bne.n	80099b8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80099d6:	4b3b      	ldr	r3, [pc, #236]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 80099d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099da:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80099de:	f023 0303 	bic.w	r3, r3, #3
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	6811      	ldr	r1, [r2, #0]
 80099e6:	687a      	ldr	r2, [r7, #4]
 80099e8:	6852      	ldr	r2, [r2, #4]
 80099ea:	3a01      	subs	r2, #1
 80099ec:	0212      	lsls	r2, r2, #8
 80099ee:	430a      	orrs	r2, r1
 80099f0:	4934      	ldr	r1, [pc, #208]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 80099f2:	4313      	orrs	r3, r2
 80099f4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80099f6:	4b33      	ldr	r3, [pc, #204]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 80099f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80099fa:	4b33      	ldr	r3, [pc, #204]	@ (8009ac8 <RCCEx_PLL2_Config+0x12c>)
 80099fc:	4013      	ands	r3, r2
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	6892      	ldr	r2, [r2, #8]
 8009a02:	3a01      	subs	r2, #1
 8009a04:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	68d2      	ldr	r2, [r2, #12]
 8009a0c:	3a01      	subs	r2, #1
 8009a0e:	0252      	lsls	r2, r2, #9
 8009a10:	b292      	uxth	r2, r2
 8009a12:	4311      	orrs	r1, r2
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	6912      	ldr	r2, [r2, #16]
 8009a18:	3a01      	subs	r2, #1
 8009a1a:	0412      	lsls	r2, r2, #16
 8009a1c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009a20:	4311      	orrs	r1, r2
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	6952      	ldr	r2, [r2, #20]
 8009a26:	3a01      	subs	r2, #1
 8009a28:	0612      	lsls	r2, r2, #24
 8009a2a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009a2e:	430a      	orrs	r2, r1
 8009a30:	4924      	ldr	r1, [pc, #144]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a32:	4313      	orrs	r3, r2
 8009a34:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009a36:	4b23      	ldr	r3, [pc, #140]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a3a:	f023 020c 	bic.w	r2, r3, #12
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	699b      	ldr	r3, [r3, #24]
 8009a42:	4920      	ldr	r1, [pc, #128]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a44:	4313      	orrs	r3, r2
 8009a46:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009a48:	4b1e      	ldr	r3, [pc, #120]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6a1b      	ldr	r3, [r3, #32]
 8009a50:	491c      	ldr	r1, [pc, #112]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a52:	4313      	orrs	r3, r2
 8009a54:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8009a56:	4b1b      	ldr	r3, [pc, #108]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5a:	4a1a      	ldr	r2, [pc, #104]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a5c:	f023 0310 	bic.w	r3, r3, #16
 8009a60:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009a62:	4b18      	ldr	r3, [pc, #96]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009a6a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	69d2      	ldr	r2, [r2, #28]
 8009a72:	00d2      	lsls	r2, r2, #3
 8009a74:	4913      	ldr	r1, [pc, #76]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8009a7a:	4b12      	ldr	r3, [pc, #72]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a7e:	4a11      	ldr	r2, [pc, #68]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a80:	f043 0310 	orr.w	r3, r3, #16
 8009a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8009a86:	4b0f      	ldr	r3, [pc, #60]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4a0e      	ldr	r2, [pc, #56]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009a8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009a90:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009a92:	f7f8 ff6d 	bl	8002970 <HAL_GetTick>
 8009a96:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009a98:	e008      	b.n	8009aac <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009a9a:	f7f8 ff69 	bl	8002970 <HAL_GetTick>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	1ad3      	subs	r3, r2, r3
 8009aa4:	2b02      	cmp	r3, #2
 8009aa6:	d901      	bls.n	8009aac <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	e006      	b.n	8009aba <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009aac:	4b05      	ldr	r3, [pc, #20]	@ (8009ac4 <RCCEx_PLL2_Config+0x128>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d0f0      	beq.n	8009a9a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009ab8:	2300      	movs	r3, #0

}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3710      	adds	r7, #16
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	46020c00 	.word	0x46020c00
 8009ac8:	80800000 	.word	0x80800000

08009acc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b084      	sub	sp, #16
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009ad4:	4b47      	ldr	r3, [pc, #284]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a46      	ldr	r2, [pc, #280]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ade:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009ae0:	f7f8 ff46 	bl	8002970 <HAL_GetTick>
 8009ae4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009ae6:	e008      	b.n	8009afa <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009ae8:	f7f8 ff42 	bl	8002970 <HAL_GetTick>
 8009aec:	4602      	mov	r2, r0
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	1ad3      	subs	r3, r2, r3
 8009af2:	2b02      	cmp	r3, #2
 8009af4:	d901      	bls.n	8009afa <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e077      	b.n	8009bea <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009afa:	4b3e      	ldr	r3, [pc, #248]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d1f0      	bne.n	8009ae8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009b06:	4b3b      	ldr	r3, [pc, #236]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b0a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009b0e:	f023 0303 	bic.w	r3, r3, #3
 8009b12:	687a      	ldr	r2, [r7, #4]
 8009b14:	6811      	ldr	r1, [r2, #0]
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	6852      	ldr	r2, [r2, #4]
 8009b1a:	3a01      	subs	r2, #1
 8009b1c:	0212      	lsls	r2, r2, #8
 8009b1e:	430a      	orrs	r2, r1
 8009b20:	4934      	ldr	r1, [pc, #208]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b22:	4313      	orrs	r3, r2
 8009b24:	630b      	str	r3, [r1, #48]	@ 0x30
 8009b26:	4b33      	ldr	r3, [pc, #204]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b2a:	4b33      	ldr	r3, [pc, #204]	@ (8009bf8 <RCCEx_PLL3_Config+0x12c>)
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	6892      	ldr	r2, [r2, #8]
 8009b32:	3a01      	subs	r2, #1
 8009b34:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	68d2      	ldr	r2, [r2, #12]
 8009b3c:	3a01      	subs	r2, #1
 8009b3e:	0252      	lsls	r2, r2, #9
 8009b40:	b292      	uxth	r2, r2
 8009b42:	4311      	orrs	r1, r2
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	6912      	ldr	r2, [r2, #16]
 8009b48:	3a01      	subs	r2, #1
 8009b4a:	0412      	lsls	r2, r2, #16
 8009b4c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009b50:	4311      	orrs	r1, r2
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	6952      	ldr	r2, [r2, #20]
 8009b56:	3a01      	subs	r2, #1
 8009b58:	0612      	lsls	r2, r2, #24
 8009b5a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009b5e:	430a      	orrs	r2, r1
 8009b60:	4924      	ldr	r1, [pc, #144]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b62:	4313      	orrs	r3, r2
 8009b64:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009b66:	4b23      	ldr	r3, [pc, #140]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b6a:	f023 020c 	bic.w	r2, r3, #12
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	699b      	ldr	r3, [r3, #24]
 8009b72:	4920      	ldr	r1, [pc, #128]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b74:	4313      	orrs	r3, r2
 8009b76:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009b78:	4b1e      	ldr	r3, [pc, #120]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6a1b      	ldr	r3, [r3, #32]
 8009b80:	491c      	ldr	r1, [pc, #112]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b82:	4313      	orrs	r3, r2
 8009b84:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009b86:	4b1b      	ldr	r3, [pc, #108]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b8c:	f023 0310 	bic.w	r3, r3, #16
 8009b90:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009b92:	4b18      	ldr	r3, [pc, #96]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009b9a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	69d2      	ldr	r2, [r2, #28]
 8009ba2:	00d2      	lsls	r2, r2, #3
 8009ba4:	4913      	ldr	r1, [pc, #76]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009baa:	4b12      	ldr	r3, [pc, #72]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bae:	4a11      	ldr	r2, [pc, #68]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009bb0:	f043 0310 	orr.w	r3, r3, #16
 8009bb4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a0e      	ldr	r2, [pc, #56]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009bc0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009bc2:	f7f8 fed5 	bl	8002970 <HAL_GetTick>
 8009bc6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009bc8:	e008      	b.n	8009bdc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009bca:	f7f8 fed1 	bl	8002970 <HAL_GetTick>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	1ad3      	subs	r3, r2, r3
 8009bd4:	2b02      	cmp	r3, #2
 8009bd6:	d901      	bls.n	8009bdc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e006      	b.n	8009bea <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009bdc:	4b05      	ldr	r3, [pc, #20]	@ (8009bf4 <RCCEx_PLL3_Config+0x128>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d0f0      	beq.n	8009bca <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}
 8009bf2:	bf00      	nop
 8009bf4:	46020c00 	.word	0x46020c00
 8009bf8:	80800000 	.word	0x80800000

08009bfc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d101      	bne.n	8009c0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	e0fb      	b.n	8009e06 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	4a7f      	ldr	r2, [pc, #508]	@ (8009e10 <HAL_SPI_Init+0x214>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d004      	beq.n	8009c22 <HAL_SPI_Init+0x26>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a7d      	ldr	r2, [pc, #500]	@ (8009e14 <HAL_SPI_Init+0x218>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	e000      	b.n	8009c24 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8009c22:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2200      	movs	r2, #0
 8009c28:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a78      	ldr	r2, [pc, #480]	@ (8009e10 <HAL_SPI_Init+0x214>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d004      	beq.n	8009c3e <HAL_SPI_Init+0x42>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a76      	ldr	r2, [pc, #472]	@ (8009e14 <HAL_SPI_Init+0x218>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d105      	bne.n	8009c4a <HAL_SPI_Init+0x4e>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	2b0f      	cmp	r3, #15
 8009c44:	d901      	bls.n	8009c4a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8009c46:	2301      	movs	r3, #1
 8009c48:	e0dd      	b.n	8009e06 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f001 fc3e 	bl	800b4cc <SPI_GetPacketSize>
 8009c50:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a6e      	ldr	r2, [pc, #440]	@ (8009e10 <HAL_SPI_Init+0x214>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d004      	beq.n	8009c66 <HAL_SPI_Init+0x6a>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a6c      	ldr	r2, [pc, #432]	@ (8009e14 <HAL_SPI_Init+0x218>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d102      	bne.n	8009c6c <HAL_SPI_Init+0x70>
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2b08      	cmp	r3, #8
 8009c6a:	d816      	bhi.n	8009c9a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009c70:	4a69      	ldr	r2, [pc, #420]	@ (8009e18 <HAL_SPI_Init+0x21c>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d00e      	beq.n	8009c94 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a68      	ldr	r2, [pc, #416]	@ (8009e1c <HAL_SPI_Init+0x220>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d009      	beq.n	8009c94 <HAL_SPI_Init+0x98>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a66      	ldr	r2, [pc, #408]	@ (8009e20 <HAL_SPI_Init+0x224>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d004      	beq.n	8009c94 <HAL_SPI_Init+0x98>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a65      	ldr	r2, [pc, #404]	@ (8009e24 <HAL_SPI_Init+0x228>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d104      	bne.n	8009c9e <HAL_SPI_Init+0xa2>
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2b10      	cmp	r3, #16
 8009c98:	d901      	bls.n	8009c9e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e0b3      	b.n	8009e06 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d106      	bne.n	8009cb8 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f7f8 fc0e 	bl	80024d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f022 0201 	bic.w	r2, r2, #1
 8009cce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009cda:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	699b      	ldr	r3, [r3, #24]
 8009ce0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009ce4:	d119      	bne.n	8009d1a <HAL_SPI_Init+0x11e>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	685b      	ldr	r3, [r3, #4]
 8009cea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009cee:	d103      	bne.n	8009cf8 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d008      	beq.n	8009d0a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d10c      	bne.n	8009d1a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009d04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d08:	d107      	bne.n	8009d1a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	681a      	ldr	r2, [r3, #0]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009d18:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00f      	beq.n	8009d46 <HAL_SPI_Init+0x14a>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	2b06      	cmp	r3, #6
 8009d2c:	d90b      	bls.n	8009d46 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	430a      	orrs	r2, r1
 8009d42:	601a      	str	r2, [r3, #0]
 8009d44:	e007      	b.n	8009d56 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	681a      	ldr	r2, [r3, #0]
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d54:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	69da      	ldr	r2, [r3, #28]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5e:	431a      	orrs	r2, r3
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	431a      	orrs	r2, r3
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d68:	ea42 0103 	orr.w	r1, r2, r3
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	68da      	ldr	r2, [r3, #12]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	430a      	orrs	r2, r1
 8009d76:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d80:	431a      	orrs	r2, r3
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d86:	431a      	orrs	r2, r3
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	699b      	ldr	r3, [r3, #24]
 8009d8c:	431a      	orrs	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	431a      	orrs	r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	695b      	ldr	r3, [r3, #20]
 8009d98:	431a      	orrs	r2, r3
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6a1b      	ldr	r3, [r3, #32]
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	431a      	orrs	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009daa:	431a      	orrs	r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	431a      	orrs	r2, r3
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009db6:	431a      	orrs	r2, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dbc:	431a      	orrs	r2, r3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dc2:	ea42 0103 	orr.w	r1, r2, r3
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	430a      	orrs	r2, r1
 8009dd0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	685b      	ldr	r3, [r3, #4]
 8009dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	430a      	orrs	r2, r1
 8009df2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8009e04:	2300      	movs	r3, #0
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3710      	adds	r7, #16
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	46002000 	.word	0x46002000
 8009e14:	56002000 	.word	0x56002000
 8009e18:	40013000 	.word	0x40013000
 8009e1c:	50013000 	.word	0x50013000
 8009e20:	40003800 	.word	0x40003800
 8009e24:	50003800 	.word	0x50003800

08009e28 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b088      	sub	sp, #32
 8009e2c:	af02      	add	r7, sp, #8
 8009e2e:	60f8      	str	r0, [r7, #12]
 8009e30:	60b9      	str	r1, [r7, #8]
 8009e32:	603b      	str	r3, [r7, #0]
 8009e34:	4613      	mov	r3, r2
 8009e36:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	3320      	adds	r3, #32
 8009e3e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a90      	ldr	r2, [pc, #576]	@ (800a088 <HAL_SPI_Transmit+0x260>)
 8009e46:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e48:	f7f8 fd92 	bl	8002970 <HAL_GetTick>
 8009e4c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d001      	beq.n	8009e5e <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	e1f4      	b.n	800a248 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d002      	beq.n	8009e6a <HAL_SPI_Transmit+0x42>
 8009e64:	88fb      	ldrh	r3, [r7, #6]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d101      	bne.n	8009e6e <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e1ec      	b.n	800a248 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d101      	bne.n	8009e7c <HAL_SPI_Transmit+0x54>
 8009e78:	2302      	movs	r3, #2
 8009e7a:	e1e5      	b.n	800a248 <HAL_SPI_Transmit+0x420>
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2203      	movs	r2, #3
 8009e88:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	68ba      	ldr	r2, [r7, #8]
 8009e98:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	88fa      	ldrh	r2, [r7, #6]
 8009e9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	88fa      	ldrh	r2, [r7, #6]
 8009ea6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009ed4:	d108      	bne.n	8009ee8 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ee4:	601a      	str	r2, [r3, #0]
 8009ee6:	e009      	b.n	8009efc <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009efa:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	0c1b      	lsrs	r3, r3, #16
 8009f04:	041b      	lsls	r3, r3, #16
 8009f06:	88f9      	ldrh	r1, [r7, #6]
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	6812      	ldr	r2, [r2, #0]
 8009f0c:	430b      	orrs	r3, r1
 8009f0e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	681a      	ldr	r2, [r3, #0]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f042 0201 	orr.w	r2, r2, #1
 8009f1e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	69db      	ldr	r3, [r3, #28]
 8009f26:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d10c      	bne.n	8009f48 <HAL_SPI_Transmit+0x120>
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f36:	d107      	bne.n	8009f48 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	681a      	ldr	r2, [r3, #0]
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009f46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	68db      	ldr	r3, [r3, #12]
 8009f4c:	2b0f      	cmp	r3, #15
 8009f4e:	d95b      	bls.n	800a008 <HAL_SPI_Transmit+0x1e0>
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a4d      	ldr	r2, [pc, #308]	@ (800a08c <HAL_SPI_Transmit+0x264>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d04f      	beq.n	8009ffa <HAL_SPI_Transmit+0x1d2>
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a4c      	ldr	r2, [pc, #304]	@ (800a090 <HAL_SPI_Transmit+0x268>)
 8009f60:	4293      	cmp	r3, r2
 8009f62:	d04a      	beq.n	8009ffa <HAL_SPI_Transmit+0x1d2>
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a4a      	ldr	r2, [pc, #296]	@ (800a094 <HAL_SPI_Transmit+0x26c>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d045      	beq.n	8009ffa <HAL_SPI_Transmit+0x1d2>
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a49      	ldr	r2, [pc, #292]	@ (800a098 <HAL_SPI_Transmit+0x270>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d147      	bne.n	800a008 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009f78:	e03f      	b.n	8009ffa <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	f003 0302 	and.w	r3, r3, #2
 8009f84:	2b02      	cmp	r3, #2
 8009f86:	d114      	bne.n	8009fb2 <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	6812      	ldr	r2, [r2, #0]
 8009f92:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f98:	1d1a      	adds	r2, r3, #4
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	3b01      	subs	r3, #1
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009fb0:	e023      	b.n	8009ffa <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009fb2:	f7f8 fcdd 	bl	8002970 <HAL_GetTick>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	683a      	ldr	r2, [r7, #0]
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d803      	bhi.n	8009fca <HAL_SPI_Transmit+0x1a2>
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc8:	d102      	bne.n	8009fd0 <HAL_SPI_Transmit+0x1a8>
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d114      	bne.n	8009ffa <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f001 f9ad 	bl	800b330 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009fdc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e126      	b.n	800a248 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a000:	b29b      	uxth	r3, r3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1b9      	bne.n	8009f7a <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a006:	e0f9      	b.n	800a1fc <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	2b07      	cmp	r3, #7
 800a00e:	f240 80ee 	bls.w	800a1ee <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a012:	e067      	b.n	800a0e4 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	695b      	ldr	r3, [r3, #20]
 800a01a:	f003 0302 	and.w	r3, r3, #2
 800a01e:	2b02      	cmp	r3, #2
 800a020:	d13c      	bne.n	800a09c <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a028:	b29b      	uxth	r3, r3
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d918      	bls.n	800a060 <HAL_SPI_Transmit+0x238>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a032:	2b00      	cmp	r3, #0
 800a034:	d014      	beq.n	800a060 <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	6812      	ldr	r2, [r2, #0]
 800a040:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a046:	1d1a      	adds	r2, r3, #4
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a052:	b29b      	uxth	r3, r3
 800a054:	3b02      	subs	r3, #2
 800a056:	b29a      	uxth	r2, r3
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a05e:	e041      	b.n	800a0e4 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a064:	881a      	ldrh	r2, [r3, #0]
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a06e:	1c9a      	adds	r2, r3, #2
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	3b01      	subs	r3, #1
 800a07e:	b29a      	uxth	r2, r3
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a086:	e02d      	b.n	800a0e4 <HAL_SPI_Transmit+0x2bc>
 800a088:	46002000 	.word	0x46002000
 800a08c:	40013000 	.word	0x40013000
 800a090:	50013000 	.word	0x50013000
 800a094:	40003800 	.word	0x40003800
 800a098:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a09c:	f7f8 fc68 	bl	8002970 <HAL_GetTick>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	1ad3      	subs	r3, r2, r3
 800a0a6:	683a      	ldr	r2, [r7, #0]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d803      	bhi.n	800a0b4 <HAL_SPI_Transmit+0x28c>
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0b2:	d102      	bne.n	800a0ba <HAL_SPI_Transmit+0x292>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d114      	bne.n	800a0e4 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f001 f938 	bl	800b330 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a0e0:	2303      	movs	r3, #3
 800a0e2:	e0b1      	b.n	800a248 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d191      	bne.n	800a014 <HAL_SPI_Transmit+0x1ec>
 800a0f0:	e084      	b.n	800a1fc <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	695b      	ldr	r3, [r3, #20]
 800a0f8:	f003 0302 	and.w	r3, r3, #2
 800a0fc:	2b02      	cmp	r3, #2
 800a0fe:	d152      	bne.n	800a1a6 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a106:	b29b      	uxth	r3, r3
 800a108:	2b03      	cmp	r3, #3
 800a10a:	d918      	bls.n	800a13e <HAL_SPI_Transmit+0x316>
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a110:	2b40      	cmp	r3, #64	@ 0x40
 800a112:	d914      	bls.n	800a13e <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6812      	ldr	r2, [r2, #0]
 800a11e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a124:	1d1a      	adds	r2, r3, #4
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a130:	b29b      	uxth	r3, r3
 800a132:	3b04      	subs	r3, #4
 800a134:	b29a      	uxth	r2, r3
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a13c:	e057      	b.n	800a1ee <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a144:	b29b      	uxth	r3, r3
 800a146:	2b01      	cmp	r3, #1
 800a148:	d917      	bls.n	800a17a <HAL_SPI_Transmit+0x352>
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d013      	beq.n	800a17a <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a156:	881a      	ldrh	r2, [r3, #0]
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a160:	1c9a      	adds	r2, r3, #2
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a16c:	b29b      	uxth	r3, r3
 800a16e:	3b02      	subs	r3, #2
 800a170:	b29a      	uxth	r2, r3
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a178:	e039      	b.n	800a1ee <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3320      	adds	r3, #32
 800a184:	7812      	ldrb	r2, [r2, #0]
 800a186:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a18c:	1c5a      	adds	r2, r3, #1
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a198:	b29b      	uxth	r3, r3
 800a19a:	3b01      	subs	r3, #1
 800a19c:	b29a      	uxth	r2, r3
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800a1a4:	e023      	b.n	800a1ee <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1a6:	f7f8 fbe3 	bl	8002970 <HAL_GetTick>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	1ad3      	subs	r3, r2, r3
 800a1b0:	683a      	ldr	r2, [r7, #0]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d803      	bhi.n	800a1be <HAL_SPI_Transmit+0x396>
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1bc:	d102      	bne.n	800a1c4 <HAL_SPI_Transmit+0x39c>
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d114      	bne.n	800a1ee <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f001 f8b3 	bl	800b330 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a1d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e02c      	b.n	800a248 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	f47f af7b 	bne.w	800a0f2 <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	9300      	str	r3, [sp, #0]
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	2200      	movs	r2, #0
 800a204:	2108      	movs	r1, #8
 800a206:	68f8      	ldr	r0, [r7, #12]
 800a208:	f001 f932 	bl	800b470 <SPI_WaitOnFlagUntilTimeout>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d007      	beq.n	800a222 <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a218:	f043 0220 	orr.w	r2, r3, #32
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a222:	68f8      	ldr	r0, [r7, #12]
 800a224:	f001 f884 	bl	800b330 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2201      	movs	r2, #1
 800a22c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d001      	beq.n	800a246 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 800a242:	2301      	movs	r3, #1
 800a244:	e000      	b.n	800a248 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 800a246:	2300      	movs	r3, #0
  }
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3718      	adds	r7, #24
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b088      	sub	sp, #32
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	603b      	str	r3, [r7, #0]
 800a25c:	4613      	mov	r3, r2
 800a25e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a264:	095b      	lsrs	r3, r3, #5
 800a266:	b29b      	uxth	r3, r3
 800a268:	3301      	adds	r3, #1
 800a26a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3330      	adds	r3, #48	@ 0x30
 800a272:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a94      	ldr	r2, [pc, #592]	@ (800a4cc <HAL_SPI_Receive+0x27c>)
 800a27a:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a27c:	f7f8 fb78 	bl	8002970 <HAL_GetTick>
 800a280:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d001      	beq.n	800a292 <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 800a28e:	2302      	movs	r3, #2
 800a290:	e2bc      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d002      	beq.n	800a29e <HAL_SPI_Receive+0x4e>
 800a298:	88fb      	ldrh	r3, [r7, #6]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d101      	bne.n	800a2a2 <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e2b4      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d101      	bne.n	800a2b0 <HAL_SPI_Receive+0x60>
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	e2ad      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	2204      	movs	r2, #4
 800a2bc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	88fa      	ldrh	r2, [r7, #6]
 800a2d2:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	88fa      	ldrh	r2, [r7, #6]
 800a2da:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a308:	d108      	bne.n	800a31c <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a318:	601a      	str	r2, [r3, #0]
 800a31a:	e009      	b.n	800a330 <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800a32e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	0c1b      	lsrs	r3, r3, #16
 800a338:	041b      	lsls	r3, r3, #16
 800a33a:	88f9      	ldrh	r1, [r7, #6]
 800a33c:	68fa      	ldr	r2, [r7, #12]
 800a33e:	6812      	ldr	r2, [r2, #0]
 800a340:	430b      	orrs	r3, r1
 800a342:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f042 0201 	orr.w	r2, r2, #1
 800a352:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	69db      	ldr	r3, [r3, #28]
 800a35a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d10c      	bne.n	800a37c <HAL_SPI_Receive+0x12c>
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a36a:	d107      	bne.n	800a37c <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	681a      	ldr	r2, [r3, #0]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a37a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	2b0f      	cmp	r3, #15
 800a382:	f240 809c 	bls.w	800a4be <HAL_SPI_Receive+0x26e>
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a51      	ldr	r2, [pc, #324]	@ (800a4d0 <HAL_SPI_Receive+0x280>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	f000 808e 	beq.w	800a4ae <HAL_SPI_Receive+0x25e>
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a4f      	ldr	r2, [pc, #316]	@ (800a4d4 <HAL_SPI_Receive+0x284>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	f000 8088 	beq.w	800a4ae <HAL_SPI_Receive+0x25e>
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a4d      	ldr	r2, [pc, #308]	@ (800a4d8 <HAL_SPI_Receive+0x288>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	f000 8082 	beq.w	800a4ae <HAL_SPI_Receive+0x25e>
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a4b      	ldr	r2, [pc, #300]	@ (800a4dc <HAL_SPI_Receive+0x28c>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	f040 8084 	bne.w	800a4be <HAL_SPI_Receive+0x26e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a3b6:	e07a      	b.n	800a4ae <HAL_SPI_Receive+0x25e>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	695b      	ldr	r3, [r3, #20]
 800a3be:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	f003 0301 	and.w	r3, r3, #1
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d114      	bne.n	800a3f8 <HAL_SPI_Receive+0x1a8>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a3d8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3de:	1d1a      	adds	r2, r3, #4
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a3ea:	b29b      	uxth	r3, r3
 800a3ec:	3b01      	subs	r3, #1
 800a3ee:	b29a      	uxth	r2, r3
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a3f6:	e05a      	b.n	800a4ae <HAL_SPI_Receive+0x25e>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	8bfa      	ldrh	r2, [r7, #30]
 800a402:	429a      	cmp	r2, r3
 800a404:	d919      	bls.n	800a43a <HAL_SPI_Receive+0x1ea>
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d014      	beq.n	800a43a <HAL_SPI_Receive+0x1ea>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a418:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a41a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a420:	1d1a      	adds	r2, r3, #4
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	3b01      	subs	r3, #1
 800a430:	b29a      	uxth	r2, r3
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a438:	e039      	b.n	800a4ae <HAL_SPI_Receive+0x25e>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a440:	2b00      	cmp	r3, #0
 800a442:	d010      	beq.n	800a466 <HAL_SPI_Receive+0x216>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a44e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a452:	d12c      	bne.n	800a4ae <HAL_SPI_Receive+0x25e>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	699a      	ldr	r2, [r3, #24]
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a462:	619a      	str	r2, [r3, #24]
 800a464:	e023      	b.n	800a4ae <HAL_SPI_Receive+0x25e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a466:	f7f8 fa83 	bl	8002970 <HAL_GetTick>
 800a46a:	4602      	mov	r2, r0
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	1ad3      	subs	r3, r2, r3
 800a470:	683a      	ldr	r2, [r7, #0]
 800a472:	429a      	cmp	r2, r3
 800a474:	d803      	bhi.n	800a47e <HAL_SPI_Receive+0x22e>
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a47c:	d102      	bne.n	800a484 <HAL_SPI_Receive+0x234>
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d114      	bne.n	800a4ae <HAL_SPI_Receive+0x25e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a484:	68f8      	ldr	r0, [r7, #12]
 800a486:	f000 ff53 	bl	800b330 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a490:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2201      	movs	r2, #1
 800a49e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a4aa:	2303      	movs	r3, #3
 800a4ac:	e1ae      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	f47f af7e 	bne.w	800a3b8 <HAL_SPI_Receive+0x168>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a4bc:	e193      	b.n	800a7e6 <HAL_SPI_Receive+0x596>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	2b07      	cmp	r3, #7
 800a4c4:	f240 8188 	bls.w	800a7d8 <HAL_SPI_Receive+0x588>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800a4c8:	e0b0      	b.n	800a62c <HAL_SPI_Receive+0x3dc>
 800a4ca:	bf00      	nop
 800a4cc:	46002000 	.word	0x46002000
 800a4d0:	40013000 	.word	0x40013000
 800a4d4:	50013000 	.word	0x50013000
 800a4d8:	40003800 	.word	0x40003800
 800a4dc:	50003800 	.word	0x50003800
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	695b      	ldr	r3, [r3, #20]
 800a4e6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	695b      	ldr	r3, [r3, #20]
 800a4ee:	f003 0301 	and.w	r3, r3, #1
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d114      	bne.n	800a520 <HAL_SPI_Receive+0x2d0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4fa:	69ba      	ldr	r2, [r7, #24]
 800a4fc:	8812      	ldrh	r2, [r2, #0]
 800a4fe:	b292      	uxth	r2, r2
 800a500:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a506:	1c9a      	adds	r2, r3, #2
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a512:	b29b      	uxth	r3, r3
 800a514:	3b01      	subs	r3, #1
 800a516:	b29a      	uxth	r2, r3
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a51e:	e085      	b.n	800a62c <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a526:	b29b      	uxth	r3, r3
 800a528:	8bfa      	ldrh	r2, [r7, #30]
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d924      	bls.n	800a578 <HAL_SPI_Receive+0x328>
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a534:	2b00      	cmp	r3, #0
 800a536:	d01f      	beq.n	800a578 <HAL_SPI_Receive+0x328>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a53c:	69ba      	ldr	r2, [r7, #24]
 800a53e:	8812      	ldrh	r2, [r2, #0]
 800a540:	b292      	uxth	r2, r2
 800a542:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a548:	1c9a      	adds	r2, r3, #2
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a552:	69ba      	ldr	r2, [r7, #24]
 800a554:	8812      	ldrh	r2, [r2, #0]
 800a556:	b292      	uxth	r2, r2
 800a558:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a55e:	1c9a      	adds	r2, r3, #2
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a56a:	b29b      	uxth	r3, r3
 800a56c:	3b02      	subs	r3, #2
 800a56e:	b29a      	uxth	r2, r3
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a576:	e059      	b.n	800a62c <HAL_SPI_Receive+0x3dc>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a57e:	b29b      	uxth	r3, r3
 800a580:	2b01      	cmp	r3, #1
 800a582:	d119      	bne.n	800a5b8 <HAL_SPI_Receive+0x368>
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d014      	beq.n	800a5b8 <HAL_SPI_Receive+0x368>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a592:	69ba      	ldr	r2, [r7, #24]
 800a594:	8812      	ldrh	r2, [r2, #0]
 800a596:	b292      	uxth	r2, r2
 800a598:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a59e:	1c9a      	adds	r2, r3, #2
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	3b01      	subs	r3, #1
 800a5ae:	b29a      	uxth	r2, r3
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a5b6:	e039      	b.n	800a62c <HAL_SPI_Receive+0x3dc>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d010      	beq.n	800a5e4 <HAL_SPI_Receive+0x394>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5d0:	d12c      	bne.n	800a62c <HAL_SPI_Receive+0x3dc>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	699a      	ldr	r2, [r3, #24]
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a5e0:	619a      	str	r2, [r3, #24]
 800a5e2:	e023      	b.n	800a62c <HAL_SPI_Receive+0x3dc>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a5e4:	f7f8 f9c4 	bl	8002970 <HAL_GetTick>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	1ad3      	subs	r3, r2, r3
 800a5ee:	683a      	ldr	r2, [r7, #0]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d803      	bhi.n	800a5fc <HAL_SPI_Receive+0x3ac>
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fa:	d102      	bne.n	800a602 <HAL_SPI_Receive+0x3b2>
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d114      	bne.n	800a62c <HAL_SPI_Receive+0x3dc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a602:	68f8      	ldr	r0, [r7, #12]
 800a604:	f000 fe94 	bl	800b330 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a60e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	2200      	movs	r2, #0
 800a624:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	e0ef      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a632:	b29b      	uxth	r3, r3
 800a634:	2b00      	cmp	r3, #0
 800a636:	f47f af53 	bne.w	800a4e0 <HAL_SPI_Receive+0x290>
 800a63a:	e0d4      	b.n	800a7e6 <HAL_SPI_Receive+0x596>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	695b      	ldr	r3, [r3, #20]
 800a642:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	695b      	ldr	r3, [r3, #20]
 800a64a:	f003 0301 	and.w	r3, r3, #1
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d117      	bne.n	800a682 <HAL_SPI_Receive+0x432>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a65e:	7812      	ldrb	r2, [r2, #0]
 800a660:	b2d2      	uxtb	r2, r2
 800a662:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a668:	1c5a      	adds	r2, r3, #1
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a674:	b29b      	uxth	r3, r3
 800a676:	3b01      	subs	r3, #1
 800a678:	b29a      	uxth	r2, r3
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a680:	e0aa      	b.n	800a7d8 <HAL_SPI_Receive+0x588>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a688:	b29b      	uxth	r3, r3
 800a68a:	8bfa      	ldrh	r2, [r7, #30]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d946      	bls.n	800a71e <HAL_SPI_Receive+0x4ce>
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a696:	2b00      	cmp	r3, #0
 800a698:	d041      	beq.n	800a71e <HAL_SPI_Receive+0x4ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6a6:	7812      	ldrb	r2, [r2, #0]
 800a6a8:	b2d2      	uxtb	r2, r2
 800a6aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6b0:	1c5a      	adds	r2, r3, #1
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6c2:	7812      	ldrb	r2, [r2, #0]
 800a6c4:	b2d2      	uxtb	r2, r2
 800a6c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6cc:	1c5a      	adds	r2, r3, #1
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6de:	7812      	ldrb	r2, [r2, #0]
 800a6e0:	b2d2      	uxtb	r2, r2
 800a6e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6e8:	1c5a      	adds	r2, r3, #1
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6fa:	7812      	ldrb	r2, [r2, #0]
 800a6fc:	b2d2      	uxtb	r2, r2
 800a6fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a704:	1c5a      	adds	r2, r3, #1
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a710:	b29b      	uxth	r3, r3
 800a712:	3b04      	subs	r3, #4
 800a714:	b29a      	uxth	r2, r3
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a71c:	e05c      	b.n	800a7d8 <HAL_SPI_Receive+0x588>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a724:	b29b      	uxth	r3, r3
 800a726:	2b03      	cmp	r3, #3
 800a728:	d81c      	bhi.n	800a764 <HAL_SPI_Receive+0x514>
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800a730:	2b00      	cmp	r3, #0
 800a732:	d017      	beq.n	800a764 <HAL_SPI_Receive+0x514>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a740:	7812      	ldrb	r2, [r2, #0]
 800a742:	b2d2      	uxtb	r2, r2
 800a744:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a74a:	1c5a      	adds	r2, r3, #1
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a756:	b29b      	uxth	r3, r3
 800a758:	3b01      	subs	r3, #1
 800a75a:	b29a      	uxth	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 800a762:	e039      	b.n	800a7d8 <HAL_SPI_Receive+0x588>
      }
      /* Check if transfer is locked because of a suspend */
      else if (HAL_IS_BIT_SET(temp_sr_reg, SPI_SR_SUSP))
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d010      	beq.n	800a790 <HAL_SPI_Receive+0x540>
      {
        /* Verify suspend is triggered by hardware and not software */
        if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a77c:	d12c      	bne.n	800a7d8 <HAL_SPI_Receive+0x588>
        {
          __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	699a      	ldr	r2, [r3, #24]
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a78c:	619a      	str	r2, [r3, #24]
 800a78e:	e023      	b.n	800a7d8 <HAL_SPI_Receive+0x588>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a790:	f7f8 f8ee 	bl	8002970 <HAL_GetTick>
 800a794:	4602      	mov	r2, r0
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	1ad3      	subs	r3, r2, r3
 800a79a:	683a      	ldr	r2, [r7, #0]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d803      	bhi.n	800a7a8 <HAL_SPI_Receive+0x558>
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a6:	d102      	bne.n	800a7ae <HAL_SPI_Receive+0x55e>
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d114      	bne.n	800a7d8 <HAL_SPI_Receive+0x588>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f000 fdbe 	bl	800b330 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800a7d4:	2303      	movs	r3, #3
 800a7d6:	e019      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
    while (hspi->RxXferCount > 0UL)
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800a7de:	b29b      	uxth	r3, r3
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f47f af2b 	bne.w	800a63c <HAL_SPI_Receive+0x3ec>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a7e6:	68f8      	ldr	r0, [r7, #12]
 800a7e8:	f000 fda2 	bl	800b330 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a802:	2b00      	cmp	r3, #0
 800a804:	d001      	beq.n	800a80a <HAL_SPI_Receive+0x5ba>
  {
    return HAL_ERROR;
 800a806:	2301      	movs	r3, #1
 800a808:	e000      	b.n	800a80c <HAL_SPI_Receive+0x5bc>
  }
  else
  {
    return HAL_OK;
 800a80a:	2300      	movs	r3, #0
  }
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3720      	adds	r7, #32
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b08e      	sub	sp, #56	@ 0x38
 800a818:	af02      	add	r7, sp, #8
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
 800a820:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	3320      	adds	r3, #32
 800a828:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	3330      	adds	r3, #48	@ 0x30
 800a830:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a836:	095b      	lsrs	r3, r3, #5
 800a838:	b29b      	uxth	r3, r3
 800a83a:	3301      	adds	r3, #1
 800a83c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	4a90      	ldr	r2, [pc, #576]	@ (800aa84 <HAL_SPI_TransmitReceive+0x270>)
 800a844:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a846:	f7f8 f893 	bl	8002970 <HAL_GetTick>
 800a84a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800a84c:	887b      	ldrh	r3, [r7, #2]
 800a84e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800a850:	887b      	ldrh	r3, [r7, #2]
 800a852:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	2b01      	cmp	r3, #1
 800a85e:	d001      	beq.n	800a864 <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 800a860:	2302      	movs	r3, #2
 800a862:	e332      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d005      	beq.n	800a876 <HAL_SPI_TransmitReceive+0x62>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d002      	beq.n	800a876 <HAL_SPI_TransmitReceive+0x62>
 800a870:	887b      	ldrh	r3, [r7, #2]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d101      	bne.n	800a87a <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	e327      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a880:	2b01      	cmp	r3, #1
 800a882:	d101      	bne.n	800a888 <HAL_SPI_TransmitReceive+0x74>
 800a884:	2302      	movs	r3, #2
 800a886:	e320      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	2201      	movs	r2, #1
 800a88c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2205      	movs	r2, #5
 800a894:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2200      	movs	r2, #0
 800a89c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	887a      	ldrh	r2, [r7, #2]
 800a8aa:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	887a      	ldrh	r2, [r7, #2]
 800a8b2:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	68ba      	ldr	r2, [r7, #8]
 800a8ba:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	887a      	ldrh	r2, [r7, #2]
 800a8c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	887a      	ldrh	r2, [r7, #2]
 800a8c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	68da      	ldr	r2, [r3, #12]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800a8e6:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a66      	ldr	r2, [pc, #408]	@ (800aa88 <HAL_SPI_TransmitReceive+0x274>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d00e      	beq.n	800a910 <HAL_SPI_TransmitReceive+0xfc>
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	4a65      	ldr	r2, [pc, #404]	@ (800aa8c <HAL_SPI_TransmitReceive+0x278>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d009      	beq.n	800a910 <HAL_SPI_TransmitReceive+0xfc>
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a63      	ldr	r2, [pc, #396]	@ (800aa90 <HAL_SPI_TransmitReceive+0x27c>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d004      	beq.n	800a910 <HAL_SPI_TransmitReceive+0xfc>
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4a62      	ldr	r2, [pc, #392]	@ (800aa94 <HAL_SPI_TransmitReceive+0x280>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d102      	bne.n	800a916 <HAL_SPI_TransmitReceive+0x102>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800a910:	2310      	movs	r3, #16
 800a912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a914:	e001      	b.n	800a91a <HAL_SPI_TransmitReceive+0x106>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800a916:	2308      	movs	r3, #8
 800a918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	0c1b      	lsrs	r3, r3, #16
 800a922:	041b      	lsls	r3, r3, #16
 800a924:	8879      	ldrh	r1, [r7, #2]
 800a926:	68fa      	ldr	r2, [r7, #12]
 800a928:	6812      	ldr	r2, [r2, #0]
 800a92a:	430b      	orrs	r3, r1
 800a92c:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	681a      	ldr	r2, [r3, #0]
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f042 0201 	orr.w	r2, r2, #1
 800a93c:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	69db      	ldr	r3, [r3, #28]
 800a944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d10c      	bne.n	800a966 <HAL_SPI_TransmitReceive+0x152>
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a954:	d107      	bne.n	800a966 <HAL_SPI_TransmitReceive+0x152>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a964:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	2b0f      	cmp	r3, #15
 800a96c:	f240 80c1 	bls.w	800aaf2 <HAL_SPI_TransmitReceive+0x2de>
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a44      	ldr	r2, [pc, #272]	@ (800aa88 <HAL_SPI_TransmitReceive+0x274>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d00f      	beq.n	800a99a <HAL_SPI_TransmitReceive+0x186>
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a43      	ldr	r2, [pc, #268]	@ (800aa8c <HAL_SPI_TransmitReceive+0x278>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d00a      	beq.n	800a99a <HAL_SPI_TransmitReceive+0x186>
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a41      	ldr	r2, [pc, #260]	@ (800aa90 <HAL_SPI_TransmitReceive+0x27c>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d005      	beq.n	800a99a <HAL_SPI_TransmitReceive+0x186>
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a40      	ldr	r2, [pc, #256]	@ (800aa94 <HAL_SPI_TransmitReceive+0x280>)
 800a994:	4293      	cmp	r3, r2
 800a996:	f040 80ac 	bne.w	800aaf2 <HAL_SPI_TransmitReceive+0x2de>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800a99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a99c:	089b      	lsrs	r3, r3, #2
 800a99e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a9a0:	e09e      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x2cc>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	695b      	ldr	r3, [r3, #20]
 800a9a8:	f003 0302 	and.w	r3, r3, #2
 800a9ac:	2b02      	cmp	r3, #2
 800a9ae:	d120      	bne.n	800a9f2 <HAL_SPI_TransmitReceive+0x1de>
 800a9b0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d01d      	beq.n	800a9f2 <HAL_SPI_TransmitReceive+0x1de>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a9b6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a9b8:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9bc:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d217      	bcs.n	800a9f2 <HAL_SPI_TransmitReceive+0x1de>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	6812      	ldr	r2, [r2, #0]
 800a9cc:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9d2:	1d1a      	adds	r2, r3, #4
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	3b01      	subs	r3, #1
 800a9e2:	b29a      	uxth	r2, r3
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a9f0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	695b      	ldr	r3, [r3, #20]
 800a9f8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a9fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d06f      	beq.n	800aae0 <HAL_SPI_TransmitReceive+0x2cc>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	695b      	ldr	r3, [r3, #20]
 800aa06:	f003 0301 	and.w	r3, r3, #1
 800aa0a:	2b01      	cmp	r3, #1
 800aa0c:	d118      	bne.n	800aa40 <HAL_SPI_TransmitReceive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681a      	ldr	r2, [r3, #0]
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa16:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800aa18:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa1e:	1d1a      	adds	r2, r3, #4
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	3b01      	subs	r3, #1
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa3c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aa3e:	e04f      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x2cc>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800aa40:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800aa42:	8bfb      	ldrh	r3, [r7, #30]
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d227      	bcs.n	800aa98 <HAL_SPI_TransmitReceive+0x284>
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d022      	beq.n	800aa98 <HAL_SPI_TransmitReceive+0x284>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa5a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800aa5c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa62:	1d1a      	adds	r2, r3, #4
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	3b01      	subs	r3, #1
 800aa72:	b29a      	uxth	r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800aa80:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aa82:	e02d      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x2cc>
 800aa84:	46002000 	.word	0x46002000
 800aa88:	40013000 	.word	0x40013000
 800aa8c:	50013000 	.word	0x50013000
 800aa90:	40003800 	.word	0x40003800
 800aa94:	50003800 	.word	0x50003800
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa98:	f7f7 ff6a 	bl	8002970 <HAL_GetTick>
 800aa9c:	4602      	mov	r2, r0
 800aa9e:	69bb      	ldr	r3, [r7, #24]
 800aaa0:	1ad3      	subs	r3, r2, r3
 800aaa2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d803      	bhi.n	800aab0 <HAL_SPI_TransmitReceive+0x29c>
 800aaa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaae:	d102      	bne.n	800aab6 <HAL_SPI_TransmitReceive+0x2a2>
 800aab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d114      	bne.n	800aae0 <HAL_SPI_TransmitReceive+0x2cc>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800aab6:	68f8      	ldr	r0, [r7, #12]
 800aab8:	f000 fc3a 	bl	800b330 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aac2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2200      	movs	r2, #0
 800aad8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800aadc:	2303      	movs	r3, #3
 800aade:	e1f4      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800aae0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f47f af5d 	bne.w	800a9a2 <HAL_SPI_TransmitReceive+0x18e>
 800aae8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	f47f af59 	bne.w	800a9a2 <HAL_SPI_TransmitReceive+0x18e>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800aaf0:	e1c5      	b.n	800ae7e <HAL_SPI_TransmitReceive+0x66a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	68db      	ldr	r3, [r3, #12]
 800aaf6:	2b07      	cmp	r3, #7
 800aaf8:	f240 81b9 	bls.w	800ae6e <HAL_SPI_TransmitReceive+0x65a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800aafc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aafe:	085b      	lsrs	r3, r3, #1
 800ab00:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ab02:	e0c0      	b.n	800ac86 <HAL_SPI_TransmitReceive+0x472>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	695b      	ldr	r3, [r3, #20]
 800ab0a:	f003 0302 	and.w	r3, r3, #2
 800ab0e:	2b02      	cmp	r3, #2
 800ab10:	d11f      	bne.n	800ab52 <HAL_SPI_TransmitReceive+0x33e>
 800ab12:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d01c      	beq.n	800ab52 <HAL_SPI_TransmitReceive+0x33e>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800ab18:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ab1a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ab1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab1e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d216      	bcs.n	800ab52 <HAL_SPI_TransmitReceive+0x33e>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab28:	881a      	ldrh	r2, [r3, #0]
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ab32:	1c9a      	adds	r2, r3, #2
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ab3e:	b29b      	uxth	r3, r3
 800ab40:	3b01      	subs	r3, #1
 800ab42:	b29a      	uxth	r2, r3
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ab50:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	695b      	ldr	r3, [r3, #20]
 800ab58:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800ab5a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f000 8092 	beq.w	800ac86 <HAL_SPI_TransmitReceive+0x472>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	695b      	ldr	r3, [r3, #20]
 800ab68:	f003 0301 	and.w	r3, r3, #1
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d118      	bne.n	800aba2 <HAL_SPI_TransmitReceive+0x38e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab74:	6a3a      	ldr	r2, [r7, #32]
 800ab76:	8812      	ldrh	r2, [r2, #0]
 800ab78:	b292      	uxth	r2, r2
 800ab7a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab80:	1c9a      	adds	r2, r3, #2
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	3b01      	subs	r3, #1
 800ab90:	b29a      	uxth	r2, r3
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ab9e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aba0:	e071      	b.n	800ac86 <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800aba2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800aba4:	8bfb      	ldrh	r3, [r7, #30]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d228      	bcs.n	800abfc <HAL_SPI_TransmitReceive+0x3e8>
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d023      	beq.n	800abfc <HAL_SPI_TransmitReceive+0x3e8>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abb8:	6a3a      	ldr	r2, [r7, #32]
 800abba:	8812      	ldrh	r2, [r2, #0]
 800abbc:	b292      	uxth	r2, r2
 800abbe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abc4:	1c9a      	adds	r2, r3, #2
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abce:	6a3a      	ldr	r2, [r7, #32]
 800abd0:	8812      	ldrh	r2, [r2, #0]
 800abd2:	b292      	uxth	r2, r2
 800abd4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abda:	1c9a      	adds	r2, r3, #2
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	3b02      	subs	r3, #2
 800abea:	b29a      	uxth	r2, r3
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800abf8:	853b      	strh	r3, [r7, #40]	@ 0x28
 800abfa:	e044      	b.n	800ac86 <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800abfc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d11d      	bne.n	800ac3e <HAL_SPI_TransmitReceive+0x42a>
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d018      	beq.n	800ac3e <HAL_SPI_TransmitReceive+0x42a>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac10:	6a3a      	ldr	r2, [r7, #32]
 800ac12:	8812      	ldrh	r2, [r2, #0]
 800ac14:	b292      	uxth	r2, r2
 800ac16:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac1c:	1c9a      	adds	r2, r3, #2
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	b29a      	uxth	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ac3a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ac3c:	e023      	b.n	800ac86 <HAL_SPI_TransmitReceive+0x472>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac3e:	f7f7 fe97 	bl	8002970 <HAL_GetTick>
 800ac42:	4602      	mov	r2, r0
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d803      	bhi.n	800ac56 <HAL_SPI_TransmitReceive+0x442>
 800ac4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac54:	d102      	bne.n	800ac5c <HAL_SPI_TransmitReceive+0x448>
 800ac56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d114      	bne.n	800ac86 <HAL_SPI_TransmitReceive+0x472>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800ac5c:	68f8      	ldr	r0, [r7, #12]
 800ac5e:	f000 fb67 	bl	800b330 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	2201      	movs	r2, #1
 800ac76:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800ac82:	2303      	movs	r3, #3
 800ac84:	e121      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ac86:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f47f af3b 	bne.w	800ab04 <HAL_SPI_TransmitReceive+0x2f0>
 800ac8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f47f af37 	bne.w	800ab04 <HAL_SPI_TransmitReceive+0x2f0>
 800ac96:	e0f2      	b.n	800ae7e <HAL_SPI_TransmitReceive+0x66a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	695b      	ldr	r3, [r3, #20]
 800ac9e:	f003 0302 	and.w	r3, r3, #2
 800aca2:	2b02      	cmp	r3, #2
 800aca4:	d121      	bne.n	800acea <HAL_SPI_TransmitReceive+0x4d6>
 800aca6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d01e      	beq.n	800acea <HAL_SPI_TransmitReceive+0x4d6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800acac:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800acae:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800acb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d218      	bcs.n	800acea <HAL_SPI_TransmitReceive+0x4d6>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	3320      	adds	r3, #32
 800acc2:	7812      	ldrb	r2, [r2, #0]
 800acc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acca:	1c5a      	adds	r2, r3, #1
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800acd6:	b29b      	uxth	r3, r3
 800acd8:	3b01      	subs	r3, #1
 800acda:	b29a      	uxth	r2, r3
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ace8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	695b      	ldr	r3, [r3, #20]
 800acf0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800acf2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	f000 80ba 	beq.w	800ae6e <HAL_SPI_TransmitReceive+0x65a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	695b      	ldr	r3, [r3, #20]
 800ad00:	f003 0301 	and.w	r3, r3, #1
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d11b      	bne.n	800ad40 <HAL_SPI_TransmitReceive+0x52c>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad14:	7812      	ldrb	r2, [r2, #0]
 800ad16:	b2d2      	uxtb	r2, r2
 800ad18:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad1e:	1c5a      	adds	r2, r3, #1
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	3b01      	subs	r3, #1
 800ad2e:	b29a      	uxth	r2, r3
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ad3c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ad3e:	e096      	b.n	800ae6e <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800ad40:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ad42:	8bfb      	ldrh	r3, [r7, #30]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d24a      	bcs.n	800adde <HAL_SPI_TransmitReceive+0x5ca>
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d045      	beq.n	800adde <HAL_SPI_TransmitReceive+0x5ca>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad5e:	7812      	ldrb	r2, [r2, #0]
 800ad60:	b2d2      	uxtb	r2, r2
 800ad62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad68:	1c5a      	adds	r2, r3, #1
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad7a:	7812      	ldrb	r2, [r2, #0]
 800ad7c:	b2d2      	uxtb	r2, r2
 800ad7e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad84:	1c5a      	adds	r2, r3, #1
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad96:	7812      	ldrb	r2, [r2, #0]
 800ad98:	b2d2      	uxtb	r2, r2
 800ad9a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ada0:	1c5a      	adds	r2, r3, #1
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adb2:	7812      	ldrb	r2, [r2, #0]
 800adb4:	b2d2      	uxtb	r2, r2
 800adb6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adbc:	1c5a      	adds	r2, r3, #1
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800adc8:	b29b      	uxth	r3, r3
 800adca:	3b04      	subs	r3, #4
 800adcc:	b29a      	uxth	r2, r3
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800adda:	853b      	strh	r3, [r7, #40]	@ 0x28
 800addc:	e047      	b.n	800ae6e <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800adde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ade0:	2b03      	cmp	r3, #3
 800ade2:	d820      	bhi.n	800ae26 <HAL_SPI_TransmitReceive+0x612>
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800adea:	2b00      	cmp	r3, #0
 800adec:	d01b      	beq.n	800ae26 <HAL_SPI_TransmitReceive+0x612>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adfa:	7812      	ldrb	r2, [r2, #0]
 800adfc:	b2d2      	uxtb	r2, r2
 800adfe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae04:	1c5a      	adds	r2, r3, #1
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	3b01      	subs	r3, #1
 800ae14:	b29a      	uxth	r2, r3
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800ae22:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ae24:	e023      	b.n	800ae6e <HAL_SPI_TransmitReceive+0x65a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae26:	f7f7 fda3 	bl	8002970 <HAL_GetTick>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	69bb      	ldr	r3, [r7, #24]
 800ae2e:	1ad3      	subs	r3, r2, r3
 800ae30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d803      	bhi.n	800ae3e <HAL_SPI_TransmitReceive+0x62a>
 800ae36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae3c:	d102      	bne.n	800ae44 <HAL_SPI_TransmitReceive+0x630>
 800ae3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d114      	bne.n	800ae6e <HAL_SPI_TransmitReceive+0x65a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800ae44:	68f8      	ldr	r0, [r7, #12]
 800ae46:	f000 fa73 	bl	800b330 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae50:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2200      	movs	r2, #0
 800ae66:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 800ae6a:	2303      	movs	r3, #3
 800ae6c:	e02d      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ae6e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f47f af11 	bne.w	800ac98 <HAL_SPI_TransmitReceive+0x484>
 800ae76:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	f47f af0d 	bne.w	800ac98 <HAL_SPI_TransmitReceive+0x484>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae84:	2200      	movs	r2, #0
 800ae86:	2108      	movs	r1, #8
 800ae88:	68f8      	ldr	r0, [r7, #12]
 800ae8a:	f000 faf1 	bl	800b470 <SPI_WaitOnFlagUntilTimeout>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d007      	beq.n	800aea4 <HAL_SPI_TransmitReceive+0x690>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae9a:	f043 0220 	orr.w	r2, r3, #32
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800aea4:	68f8      	ldr	r0, [r7, #12]
 800aea6:	f000 fa43 	bl	800b330 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d001      	beq.n	800aec8 <HAL_SPI_TransmitReceive+0x6b4>
  {
    return HAL_ERROR;
 800aec4:	2301      	movs	r3, #1
 800aec6:	e000      	b.n	800aeca <HAL_SPI_TransmitReceive+0x6b6>
  }
  else
  {
    return HAL_OK;
 800aec8:	2300      	movs	r3, #0
  }
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3730      	adds	r7, #48	@ 0x30
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	bf00      	nop

0800aed4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b08a      	sub	sp, #40	@ 0x28
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	695b      	ldr	r3, [r3, #20]
 800aeea:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800aeec:	6a3a      	ldr	r2, [r7, #32]
 800aeee:	69fb      	ldr	r3, [r7, #28]
 800aef0:	4013      	ands	r3, r2
 800aef2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800aefc:	2300      	movs	r3, #0
 800aefe:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800af06:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	3330      	adds	r3, #48	@ 0x30
 800af0e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800af10:	69fb      	ldr	r3, [r7, #28]
 800af12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af16:	2b00      	cmp	r3, #0
 800af18:	d010      	beq.n	800af3c <HAL_SPI_IRQHandler+0x68>
 800af1a:	6a3b      	ldr	r3, [r7, #32]
 800af1c:	f003 0308 	and.w	r3, r3, #8
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00b      	beq.n	800af3c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	699a      	ldr	r2, [r3, #24]
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af32:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 f9c9 	bl	800b2cc <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800af3a:	e19a      	b.n	800b272 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af42:	2b00      	cmp	r3, #0
 800af44:	d113      	bne.n	800af6e <HAL_SPI_IRQHandler+0x9a>
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	f003 0320 	and.w	r3, r3, #32
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d10e      	bne.n	800af6e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800af50:	69bb      	ldr	r3, [r7, #24]
 800af52:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800af56:	2b00      	cmp	r3, #0
 800af58:	d009      	beq.n	800af6e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	4798      	blx	r3
    hspi->RxISR(hspi);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	4798      	blx	r3
    handled = 1UL;
 800af6a:	2301      	movs	r3, #1
 800af6c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800af6e:	69bb      	ldr	r3, [r7, #24]
 800af70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af74:	2b00      	cmp	r3, #0
 800af76:	d10f      	bne.n	800af98 <HAL_SPI_IRQHandler+0xc4>
 800af78:	69bb      	ldr	r3, [r7, #24]
 800af7a:	f003 0301 	and.w	r3, r3, #1
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d00a      	beq.n	800af98 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d105      	bne.n	800af98 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	4798      	blx	r3
    handled = 1UL;
 800af94:	2301      	movs	r3, #1
 800af96:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800af98:	69bb      	ldr	r3, [r7, #24]
 800af9a:	f003 0320 	and.w	r3, r3, #32
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d10f      	bne.n	800afc2 <HAL_SPI_IRQHandler+0xee>
 800afa2:	69bb      	ldr	r3, [r7, #24]
 800afa4:	f003 0302 	and.w	r3, r3, #2
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d00a      	beq.n	800afc2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d105      	bne.n	800afc2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	4798      	blx	r3
    handled = 1UL;
 800afbe:	2301      	movs	r3, #1
 800afc0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 800afc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	f040 814f 	bne.w	800b268 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	f003 0308 	and.w	r3, r3, #8
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f000 808b 	beq.w	800b0ec <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	699a      	ldr	r2, [r3, #24]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f042 0208 	orr.w	r2, r2, #8
 800afe4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	699a      	ldr	r2, [r3, #24]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f042 0210 	orr.w	r2, r2, #16
 800aff4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	699a      	ldr	r2, [r3, #24]
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b004:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	691a      	ldr	r2, [r3, #16]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f022 0208 	bic.w	r2, r2, #8
 800b014:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	689b      	ldr	r3, [r3, #8]
 800b01c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b020:	2b00      	cmp	r3, #0
 800b022:	d13d      	bne.n	800b0a0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800b024:	e036      	b.n	800b094 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	68db      	ldr	r3, [r3, #12]
 800b02a:	2b0f      	cmp	r3, #15
 800b02c:	d90b      	bls.n	800b046 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681a      	ldr	r2, [r3, #0]
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b036:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b038:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b03e:	1d1a      	adds	r2, r3, #4
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	66da      	str	r2, [r3, #108]	@ 0x6c
 800b044:	e01d      	b.n	800b082 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	2b07      	cmp	r3, #7
 800b04c:	d90b      	bls.n	800b066 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b052:	68fa      	ldr	r2, [r7, #12]
 800b054:	8812      	ldrh	r2, [r2, #0]
 800b056:	b292      	uxth	r2, r2
 800b058:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b05e:	1c9a      	adds	r2, r3, #2
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	66da      	str	r2, [r3, #108]	@ 0x6c
 800b064:	e00d      	b.n	800b082 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b072:	7812      	ldrb	r2, [r2, #0]
 800b074:	b2d2      	uxtb	r2, r2
 800b076:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b07c:	1c5a      	adds	r2, r3, #1
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b088:	b29b      	uxth	r3, r3
 800b08a:	3b01      	subs	r3, #1
 800b08c:	b29a      	uxth	r2, r3
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d1c2      	bne.n	800b026 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 f945 	bl	800b330 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d003      	beq.n	800b0c0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 f8fd 	bl	800b2b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b0be:	e0d8      	b.n	800b272 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800b0c0:	7cfb      	ldrb	r3, [r7, #19]
 800b0c2:	2b05      	cmp	r3, #5
 800b0c4:	d103      	bne.n	800b0ce <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800b0c6:	6878      	ldr	r0, [r7, #4]
 800b0c8:	f000 f8ec 	bl	800b2a4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800b0cc:	e0ce      	b.n	800b26c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800b0ce:	7cfb      	ldrb	r3, [r7, #19]
 800b0d0:	2b04      	cmp	r3, #4
 800b0d2:	d103      	bne.n	800b0dc <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f000 f8db 	bl	800b290 <HAL_SPI_RxCpltCallback>
    return;
 800b0da:	e0c7      	b.n	800b26c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800b0dc:	7cfb      	ldrb	r3, [r7, #19]
 800b0de:	2b03      	cmp	r3, #3
 800b0e0:	f040 80c4 	bne.w	800b26c <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f000 f8c9 	bl	800b27c <HAL_SPI_TxCpltCallback>
    return;
 800b0ea:	e0bf      	b.n	800b26c <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800b0ec:	69bb      	ldr	r3, [r7, #24]
 800b0ee:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	f000 80bd 	beq.w	800b272 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800b0f8:	69bb      	ldr	r3, [r7, #24]
 800b0fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d00f      	beq.n	800b122 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b108:	f043 0204 	orr.w	r2, r3, #4
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	699a      	ldr	r2, [r3, #24]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b120:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d00f      	beq.n	800b14c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b132:	f043 0201 	orr.w	r2, r3, #1
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	699a      	ldr	r2, [r3, #24]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b14a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800b14c:	69bb      	ldr	r3, [r7, #24]
 800b14e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00f      	beq.n	800b176 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b15c:	f043 0208 	orr.w	r2, r3, #8
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	699a      	ldr	r2, [r3, #24]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b174:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800b176:	69bb      	ldr	r3, [r7, #24]
 800b178:	f003 0320 	and.w	r3, r3, #32
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00f      	beq.n	800b1a0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b186:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	699a      	ldr	r2, [r3, #24]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f042 0220 	orr.w	r2, r2, #32
 800b19e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d062      	beq.n	800b270 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	681a      	ldr	r2, [r3, #0]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f022 0201 	bic.w	r2, r2, #1
 800b1b8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	687a      	ldr	r2, [r7, #4]
 800b1c2:	6812      	ldr	r2, [r2, #0]
 800b1c4:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 800b1c8:	f023 0303 	bic.w	r3, r3, #3
 800b1cc:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b1d4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b1d8:	d13e      	bne.n	800b258 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	689a      	ldr	r2, [r3, #8]
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800b1e8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d015      	beq.n	800b220 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b1fa:	4a1f      	ldr	r2, [pc, #124]	@ (800b278 <HAL_SPI_IRQHandler+0x3a4>)
 800b1fc:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b204:	4618      	mov	r0, r3
 800b206:	f7fa fd99 	bl	8005d3c <HAL_DMA_Abort_IT>
 800b20a:	4603      	mov	r3, r0
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d007      	beq.n	800b220 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b216:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b226:	2b00      	cmp	r3, #0
 800b228:	d022      	beq.n	800b270 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b230:	4a11      	ldr	r2, [pc, #68]	@ (800b278 <HAL_SPI_IRQHandler+0x3a4>)
 800b232:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b23a:	4618      	mov	r0, r3
 800b23c:	f7fa fd7e 	bl	8005d3c <HAL_DMA_Abort_IT>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d014      	beq.n	800b270 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b24c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b256:	e00b      	b.n	800b270 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2201      	movs	r2, #1
 800b25c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f000 f829 	bl	800b2b8 <HAL_SPI_ErrorCallback>
    return;
 800b266:	e003      	b.n	800b270 <HAL_SPI_IRQHandler+0x39c>
    return;
 800b268:	bf00      	nop
 800b26a:	e002      	b.n	800b272 <HAL_SPI_IRQHandler+0x39e>
    return;
 800b26c:	bf00      	nop
 800b26e:	e000      	b.n	800b272 <HAL_SPI_IRQHandler+0x39e>
    return;
 800b270:	bf00      	nop
  }
}
 800b272:	3728      	adds	r7, #40	@ 0x28
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	0800b2fd 	.word	0x0800b2fd

0800b27c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b27c:	b480      	push	{r7}
 800b27e:	b083      	sub	sp, #12
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800b284:	bf00      	nop
 800b286:	370c      	adds	r7, #12
 800b288:	46bd      	mov	sp, r7
 800b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28e:	4770      	bx	lr

0800b290 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b290:	b480      	push	{r7}
 800b292:	b083      	sub	sp, #12
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b298:	bf00      	nop
 800b29a:	370c      	adds	r7, #12
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b2ac:	bf00      	nop
 800b2ae:	370c      	adds	r7, #12
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr

0800b2b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b2c0:	bf00      	nop
 800b2c2:	370c      	adds	r7, #12
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b083      	sub	sp, #12
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800b2d4:	bf00      	nop
 800b2d6:	370c      	adds	r7, #12
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2de:	4770      	bx	lr

0800b2e0 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b083      	sub	sp, #12
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b2ee:	b2db      	uxtb	r3, r3
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	370c      	adds	r7, #12
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b308:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	2200      	movs	r2, #0
 800b316:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2201      	movs	r2, #1
 800b31e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f7ff ffc8 	bl	800b2b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b328:	bf00      	nop
 800b32a:	3710      	adds	r7, #16
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}

0800b330 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	695b      	ldr	r3, [r3, #20]
 800b33e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	699a      	ldr	r2, [r3, #24]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f042 0208 	orr.w	r2, r2, #8
 800b34e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	699a      	ldr	r2, [r3, #24]
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f042 0210 	orr.w	r2, r2, #16
 800b35e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	681a      	ldr	r2, [r3, #0]
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f022 0201 	bic.w	r2, r2, #1
 800b36e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	691b      	ldr	r3, [r3, #16]
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	6812      	ldr	r2, [r2, #0]
 800b37a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 800b37e:	f023 0303 	bic.w	r3, r3, #3
 800b382:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	689a      	ldr	r2, [r3, #8]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800b392:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	2b04      	cmp	r3, #4
 800b39e:	d014      	beq.n	800b3ca <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f003 0320 	and.w	r3, r3, #32
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d00f      	beq.n	800b3ca <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b3b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	699a      	ldr	r2, [r3, #24]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f042 0220 	orr.w	r2, r2, #32
 800b3c8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b3d0:	b2db      	uxtb	r3, r3
 800b3d2:	2b03      	cmp	r3, #3
 800b3d4:	d014      	beq.n	800b400 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d00f      	beq.n	800b400 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b3e6:	f043 0204 	orr.w	r2, r3, #4
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	699a      	ldr	r2, [r3, #24]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b3fe:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00f      	beq.n	800b42a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b410:	f043 0201 	orr.w	r2, r3, #1
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	699a      	ldr	r2, [r3, #24]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b428:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00f      	beq.n	800b454 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b43a:	f043 0208 	orr.w	r2, r3, #8
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	699a      	ldr	r2, [r3, #24]
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b452:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2200      	movs	r2, #0
 800b458:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2200      	movs	r2, #0
 800b460:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 800b464:	bf00      	nop
 800b466:	3714      	adds	r7, #20
 800b468:	46bd      	mov	sp, r7
 800b46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46e:	4770      	bx	lr

0800b470 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b084      	sub	sp, #16
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	60b9      	str	r1, [r7, #8]
 800b47a:	603b      	str	r3, [r7, #0]
 800b47c:	4613      	mov	r3, r2
 800b47e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b480:	e010      	b.n	800b4a4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b482:	f7f7 fa75 	bl	8002970 <HAL_GetTick>
 800b486:	4602      	mov	r2, r0
 800b488:	69bb      	ldr	r3, [r7, #24]
 800b48a:	1ad3      	subs	r3, r2, r3
 800b48c:	683a      	ldr	r2, [r7, #0]
 800b48e:	429a      	cmp	r2, r3
 800b490:	d803      	bhi.n	800b49a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b498:	d102      	bne.n	800b4a0 <SPI_WaitOnFlagUntilTimeout+0x30>
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d101      	bne.n	800b4a4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800b4a0:	2303      	movs	r3, #3
 800b4a2:	e00f      	b.n	800b4c4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	695a      	ldr	r2, [r3, #20]
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	4013      	ands	r3, r2
 800b4ae:	68ba      	ldr	r2, [r7, #8]
 800b4b0:	429a      	cmp	r2, r3
 800b4b2:	bf0c      	ite	eq
 800b4b4:	2301      	moveq	r3, #1
 800b4b6:	2300      	movne	r3, #0
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	79fb      	ldrb	r3, [r7, #7]
 800b4be:	429a      	cmp	r2, r3
 800b4c0:	d0df      	beq.n	800b482 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3710      	adds	r7, #16
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b085      	sub	sp, #20
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4d8:	095b      	lsrs	r3, r3, #5
 800b4da:	3301      	adds	r3, #1
 800b4dc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	3307      	adds	r3, #7
 800b4ea:	08db      	lsrs	r3, r3, #3
 800b4ec:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	68fa      	ldr	r2, [r7, #12]
 800b4f2:	fb02 f303 	mul.w	r3, r2, r3
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3714      	adds	r7, #20
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b500:	4770      	bx	lr

0800b502 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800b502:	b480      	push	{r7}
 800b504:	b083      	sub	sp, #12
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
 800b50a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800b512:	b2db      	uxtb	r3, r3
 800b514:	2b01      	cmp	r3, #1
 800b516:	d12e      	bne.n	800b576 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800b51e:	2b01      	cmp	r3, #1
 800b520:	d101      	bne.n	800b526 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800b522:	2302      	movs	r3, #2
 800b524:	e028      	b.n	800b578 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2201      	movs	r2, #1
 800b52a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2202      	movs	r2, #2
 800b532:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	681a      	ldr	r2, [r3, #0]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f022 0201 	bic.w	r2, r2, #1
 800b544:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	681a      	ldr	r2, [r3, #0]
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800b552:	ea42 0103 	orr.w	r1, r2, r3
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	689a      	ldr	r2, [r3, #8]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	430a      	orrs	r2, r1
 800b560:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2201      	movs	r2, #1
 800b566:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b572:	2300      	movs	r3, #0
 800b574:	e000      	b.n	800b578 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800b576:	2301      	movs	r3, #1
  }
}
 800b578:	4618      	mov	r0, r3
 800b57a:	370c      	adds	r7, #12
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d101      	bne.n	800b596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b592:	2301      	movs	r3, #1
 800b594:	e049      	b.n	800b62a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b59c:	b2db      	uxtb	r3, r3
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d106      	bne.n	800b5b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f7f7 f804 	bl	80025b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2202      	movs	r2, #2
 800b5b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	3304      	adds	r3, #4
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	4610      	mov	r0, r2
 800b5c4:	f000 f9b6 	bl	800b934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2201      	movs	r2, #1
 800b5cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2201      	movs	r2, #1
 800b604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2201      	movs	r2, #1
 800b60c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2201      	movs	r2, #1
 800b614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2201      	movs	r2, #1
 800b61c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2201      	movs	r2, #1
 800b624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b628:	2300      	movs	r3, #0
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3708      	adds	r7, #8
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}

0800b632 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b084      	sub	sp, #16
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	68db      	ldr	r3, [r3, #12]
 800b640:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	691b      	ldr	r3, [r3, #16]
 800b648:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	f003 0302 	and.w	r3, r3, #2
 800b650:	2b00      	cmp	r3, #0
 800b652:	d020      	beq.n	800b696 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	f003 0302 	and.w	r3, r3, #2
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d01b      	beq.n	800b696 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f06f 0202 	mvn.w	r2, #2
 800b666:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2201      	movs	r2, #1
 800b66c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	699b      	ldr	r3, [r3, #24]
 800b674:	f003 0303 	and.w	r3, r3, #3
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d003      	beq.n	800b684 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f000 f93b 	bl	800b8f8 <HAL_TIM_IC_CaptureCallback>
 800b682:	e005      	b.n	800b690 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b684:	6878      	ldr	r0, [r7, #4]
 800b686:	f000 f92d 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f000 f93e 	bl	800b90c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	f003 0304 	and.w	r3, r3, #4
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d020      	beq.n	800b6e2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	f003 0304 	and.w	r3, r3, #4
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d01b      	beq.n	800b6e2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f06f 0204 	mvn.w	r2, #4
 800b6b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2202      	movs	r2, #2
 800b6b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	699b      	ldr	r3, [r3, #24]
 800b6c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d003      	beq.n	800b6d0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f915 	bl	800b8f8 <HAL_TIM_IC_CaptureCallback>
 800b6ce:	e005      	b.n	800b6dc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 f907 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 f918 	bl	800b90c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	f003 0308 	and.w	r3, r3, #8
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d020      	beq.n	800b72e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	f003 0308 	and.w	r3, r3, #8
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d01b      	beq.n	800b72e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f06f 0208 	mvn.w	r2, #8
 800b6fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2204      	movs	r2, #4
 800b704:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	69db      	ldr	r3, [r3, #28]
 800b70c:	f003 0303 	and.w	r3, r3, #3
 800b710:	2b00      	cmp	r3, #0
 800b712:	d003      	beq.n	800b71c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 f8ef 	bl	800b8f8 <HAL_TIM_IC_CaptureCallback>
 800b71a:	e005      	b.n	800b728 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f000 f8e1 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 f8f2 	bl	800b90c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2200      	movs	r2, #0
 800b72c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	f003 0310 	and.w	r3, r3, #16
 800b734:	2b00      	cmp	r3, #0
 800b736:	d020      	beq.n	800b77a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f003 0310 	and.w	r3, r3, #16
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d01b      	beq.n	800b77a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f06f 0210 	mvn.w	r2, #16
 800b74a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2208      	movs	r2, #8
 800b750:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	69db      	ldr	r3, [r3, #28]
 800b758:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d003      	beq.n	800b768 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 f8c9 	bl	800b8f8 <HAL_TIM_IC_CaptureCallback>
 800b766:	e005      	b.n	800b774 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f000 f8bb 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f8cc 	bl	800b90c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2200      	movs	r2, #0
 800b778:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	f003 0301 	and.w	r3, r3, #1
 800b780:	2b00      	cmp	r3, #0
 800b782:	d00c      	beq.n	800b79e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f003 0301 	and.w	r3, r3, #1
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d007      	beq.n	800b79e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f06f 0201 	mvn.w	r2, #1
 800b796:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f000 f899 	bl	800b8d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d104      	bne.n	800b7b2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d00c      	beq.n	800b7cc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d007      	beq.n	800b7cc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b7c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f000 f9be 	bl	800bb48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d00c      	beq.n	800b7f0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d007      	beq.n	800b7f0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b7e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f000 f9b6 	bl	800bb5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d00c      	beq.n	800b814 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b800:	2b00      	cmp	r3, #0
 800b802:	d007      	beq.n	800b814 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b80c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f000 f886 	bl	800b920 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	f003 0320 	and.w	r3, r3, #32
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d00c      	beq.n	800b838 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f003 0320 	and.w	r3, r3, #32
 800b824:	2b00      	cmp	r3, #0
 800b826:	d007      	beq.n	800b838 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f06f 0220 	mvn.w	r2, #32
 800b830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f000 f97e 	bl	800bb34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d00c      	beq.n	800b85c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d007      	beq.n	800b85c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 f98a 	bl	800bb70 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b862:	2b00      	cmp	r3, #0
 800b864:	d00c      	beq.n	800b880 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d007      	beq.n	800b880 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 f982 	bl	800bb84 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b886:	2b00      	cmp	r3, #0
 800b888:	d00c      	beq.n	800b8a4 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b890:	2b00      	cmp	r3, #0
 800b892:	d007      	beq.n	800b8a4 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b89c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f000 f97a 	bl	800bb98 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d00c      	beq.n	800b8c8 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d007      	beq.n	800b8c8 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b8c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f000 f972 	bl	800bbac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b8c8:	bf00      	nop
 800b8ca:	3710      	adds	r7, #16
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b8d8:	bf00      	nop
 800b8da:	370c      	adds	r7, #12
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b8ec:	bf00      	nop
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b900:	bf00      	nop
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b914:	bf00      	nop
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr

0800b920 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b920:	b480      	push	{r7}
 800b922:	b083      	sub	sp, #12
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b928:	bf00      	nop
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b934:	b480      	push	{r7}
 800b936:	b085      	sub	sp, #20
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
 800b93c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	4a6b      	ldr	r2, [pc, #428]	@ (800baf4 <TIM_Base_SetConfig+0x1c0>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d02b      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	4a6a      	ldr	r2, [pc, #424]	@ (800baf8 <TIM_Base_SetConfig+0x1c4>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d027      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b95a:	d023      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b962:	d01f      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	4a65      	ldr	r2, [pc, #404]	@ (800bafc <TIM_Base_SetConfig+0x1c8>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d01b      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	4a64      	ldr	r2, [pc, #400]	@ (800bb00 <TIM_Base_SetConfig+0x1cc>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d017      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a63      	ldr	r2, [pc, #396]	@ (800bb04 <TIM_Base_SetConfig+0x1d0>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d013      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	4a62      	ldr	r2, [pc, #392]	@ (800bb08 <TIM_Base_SetConfig+0x1d4>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d00f      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	4a61      	ldr	r2, [pc, #388]	@ (800bb0c <TIM_Base_SetConfig+0x1d8>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d00b      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	4a60      	ldr	r2, [pc, #384]	@ (800bb10 <TIM_Base_SetConfig+0x1dc>)
 800b990:	4293      	cmp	r3, r2
 800b992:	d007      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	4a5f      	ldr	r2, [pc, #380]	@ (800bb14 <TIM_Base_SetConfig+0x1e0>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d003      	beq.n	800b9a4 <TIM_Base_SetConfig+0x70>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4a5e      	ldr	r2, [pc, #376]	@ (800bb18 <TIM_Base_SetConfig+0x1e4>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d108      	bne.n	800b9b6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	685b      	ldr	r3, [r3, #4]
 800b9b0:	68fa      	ldr	r2, [r7, #12]
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	4a4e      	ldr	r2, [pc, #312]	@ (800baf4 <TIM_Base_SetConfig+0x1c0>)
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d043      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	4a4d      	ldr	r2, [pc, #308]	@ (800baf8 <TIM_Base_SetConfig+0x1c4>)
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d03f      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9cc:	d03b      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b9d4:	d037      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	4a48      	ldr	r2, [pc, #288]	@ (800bafc <TIM_Base_SetConfig+0x1c8>)
 800b9da:	4293      	cmp	r3, r2
 800b9dc:	d033      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	4a47      	ldr	r2, [pc, #284]	@ (800bb00 <TIM_Base_SetConfig+0x1cc>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d02f      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	4a46      	ldr	r2, [pc, #280]	@ (800bb04 <TIM_Base_SetConfig+0x1d0>)
 800b9ea:	4293      	cmp	r3, r2
 800b9ec:	d02b      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	4a45      	ldr	r2, [pc, #276]	@ (800bb08 <TIM_Base_SetConfig+0x1d4>)
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d027      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	4a44      	ldr	r2, [pc, #272]	@ (800bb0c <TIM_Base_SetConfig+0x1d8>)
 800b9fa:	4293      	cmp	r3, r2
 800b9fc:	d023      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	4a43      	ldr	r2, [pc, #268]	@ (800bb10 <TIM_Base_SetConfig+0x1dc>)
 800ba02:	4293      	cmp	r3, r2
 800ba04:	d01f      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	4a42      	ldr	r2, [pc, #264]	@ (800bb14 <TIM_Base_SetConfig+0x1e0>)
 800ba0a:	4293      	cmp	r3, r2
 800ba0c:	d01b      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	4a41      	ldr	r2, [pc, #260]	@ (800bb18 <TIM_Base_SetConfig+0x1e4>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d017      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	4a40      	ldr	r2, [pc, #256]	@ (800bb1c <TIM_Base_SetConfig+0x1e8>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d013      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a3f      	ldr	r2, [pc, #252]	@ (800bb20 <TIM_Base_SetConfig+0x1ec>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d00f      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	4a3e      	ldr	r2, [pc, #248]	@ (800bb24 <TIM_Base_SetConfig+0x1f0>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d00b      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	4a3d      	ldr	r2, [pc, #244]	@ (800bb28 <TIM_Base_SetConfig+0x1f4>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d007      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	4a3c      	ldr	r2, [pc, #240]	@ (800bb2c <TIM_Base_SetConfig+0x1f8>)
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d003      	beq.n	800ba46 <TIM_Base_SetConfig+0x112>
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	4a3b      	ldr	r2, [pc, #236]	@ (800bb30 <TIM_Base_SetConfig+0x1fc>)
 800ba42:	4293      	cmp	r3, r2
 800ba44:	d108      	bne.n	800ba58 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	68db      	ldr	r3, [r3, #12]
 800ba52:	68fa      	ldr	r2, [r7, #12]
 800ba54:	4313      	orrs	r3, r2
 800ba56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	695b      	ldr	r3, [r3, #20]
 800ba62:	4313      	orrs	r3, r2
 800ba64:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	689a      	ldr	r2, [r3, #8]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	681a      	ldr	r2, [r3, #0]
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	4a1e      	ldr	r2, [pc, #120]	@ (800baf4 <TIM_Base_SetConfig+0x1c0>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d023      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	4a1d      	ldr	r2, [pc, #116]	@ (800baf8 <TIM_Base_SetConfig+0x1c4>)
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d01f      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	4a22      	ldr	r2, [pc, #136]	@ (800bb14 <TIM_Base_SetConfig+0x1e0>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d01b      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4a21      	ldr	r2, [pc, #132]	@ (800bb18 <TIM_Base_SetConfig+0x1e4>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d017      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	4a20      	ldr	r2, [pc, #128]	@ (800bb1c <TIM_Base_SetConfig+0x1e8>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d013      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	4a1f      	ldr	r2, [pc, #124]	@ (800bb20 <TIM_Base_SetConfig+0x1ec>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d00f      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	4a1e      	ldr	r2, [pc, #120]	@ (800bb24 <TIM_Base_SetConfig+0x1f0>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d00b      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	4a1d      	ldr	r2, [pc, #116]	@ (800bb28 <TIM_Base_SetConfig+0x1f4>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d007      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	4a1c      	ldr	r2, [pc, #112]	@ (800bb2c <TIM_Base_SetConfig+0x1f8>)
 800baba:	4293      	cmp	r3, r2
 800babc:	d003      	beq.n	800bac6 <TIM_Base_SetConfig+0x192>
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	4a1b      	ldr	r2, [pc, #108]	@ (800bb30 <TIM_Base_SetConfig+0x1fc>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d103      	bne.n	800bace <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	691a      	ldr	r2, [r3, #16]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f043 0204 	orr.w	r2, r3, #4
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2201      	movs	r2, #1
 800bade:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	601a      	str	r2, [r3, #0]
}
 800bae6:	bf00      	nop
 800bae8:	3714      	adds	r7, #20
 800baea:	46bd      	mov	sp, r7
 800baec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf0:	4770      	bx	lr
 800baf2:	bf00      	nop
 800baf4:	40012c00 	.word	0x40012c00
 800baf8:	50012c00 	.word	0x50012c00
 800bafc:	40000400 	.word	0x40000400
 800bb00:	50000400 	.word	0x50000400
 800bb04:	40000800 	.word	0x40000800
 800bb08:	50000800 	.word	0x50000800
 800bb0c:	40000c00 	.word	0x40000c00
 800bb10:	50000c00 	.word	0x50000c00
 800bb14:	40013400 	.word	0x40013400
 800bb18:	50013400 	.word	0x50013400
 800bb1c:	40014000 	.word	0x40014000
 800bb20:	50014000 	.word	0x50014000
 800bb24:	40014400 	.word	0x40014400
 800bb28:	50014400 	.word	0x50014400
 800bb2c:	40014800 	.word	0x40014800
 800bb30:	50014800 	.word	0x50014800

0800bb34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b083      	sub	sp, #12
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bb3c:	bf00      	nop
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bb50:	bf00      	nop
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr

0800bb5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b083      	sub	sp, #12
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bb64:	bf00      	nop
 800bb66:	370c      	adds	r7, #12
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b083      	sub	sp, #12
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800bb78:	bf00      	nop
 800bb7a:	370c      	adds	r7, #12
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800bb84:	b480      	push	{r7}
 800bb86:	b083      	sub	sp, #12
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800bb8c:	bf00      	nop
 800bb8e:	370c      	adds	r7, #12
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr

0800bb98 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b083      	sub	sp, #12
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800bba0:	bf00      	nop
 800bba2:	370c      	adds	r7, #12
 800bba4:	46bd      	mov	sp, r7
 800bba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbaa:	4770      	bx	lr

0800bbac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b083      	sub	sp, #12
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800bbb4:	bf00      	nop
 800bbb6:	370c      	adds	r7, #12
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbe:	4770      	bx	lr

0800bbc0 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	7818      	ldrb	r0, [r3, #0]
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bbda:	b299      	uxth	r1, r3
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	78db      	ldrb	r3, [r3, #3]
 800bbe0:	461a      	mov	r2, r3
 800bbe2:	f7f4 fcdb 	bl	800059c <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 800bbe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	7818      	ldrb	r0, [r3, #0]
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc0a:	b299      	uxth	r1, r3
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	78db      	ldrb	r3, [r3, #3]
 800bc10:	461a      	mov	r2, r3
 800bc12:	f000 ffca 	bl	800cbaa <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 800bc16:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800bc20:	b590      	push	{r4, r7, lr}
 800bc22:	b087      	sub	sp, #28
 800bc24:	af02      	add	r7, sp, #8
 800bc26:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	7818      	ldrb	r0, [r3, #0]
 800bc34:	68bb      	ldr	r3, [r7, #8]
 800bc36:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bc3a:	b299      	uxth	r1, r3
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	78da      	ldrb	r2, [r3, #3]
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	889b      	ldrh	r3, [r3, #4]
 800bc44:	b29c      	uxth	r4, r3
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	88db      	ldrh	r3, [r3, #6]
 800bc4a:	b29b      	uxth	r3, r3
 800bc4c:	9300      	str	r3, [sp, #0]
 800bc4e:	4623      	mov	r3, r4
 800bc50:	f000 ffba 	bl	800cbc8 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 800bc54:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3714      	adds	r7, #20
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd90      	pop	{r4, r7, pc}

0800bc5e <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800bc5e:	b580      	push	{r7, lr}
 800bc60:	b084      	sub	sp, #16
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc66:	2300      	movs	r3, #0
 800bc68:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	4618      	mov	r0, r3
 800bc74:	f000 ffbc 	bl	800cbf0 <hci_hardware_error_event>

  return status;
 800bc78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b0a6      	sub	sp, #152	@ 0x98
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 1;
 800bc96:	2301      	movs	r3, #1
 800bc98:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bca2:	e02e      	b.n	800bd02 <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 800bca4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bca8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcac:	009b      	lsls	r3, r3, #2
 800bcae:	4413      	add	r3, r2
 800bcb0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bcb4:	b29a      	uxth	r2, r3
 800bcb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcba:	009b      	lsls	r3, r3, #2
 800bcbc:	3398      	adds	r3, #152	@ 0x98
 800bcbe:	443b      	add	r3, r7
 800bcc0:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800bcc4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bcc8:	3302      	adds	r3, #2
 800bcca:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800bcce:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bcd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	4413      	add	r3, r2
 800bcda:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bcde:	b29a      	uxth	r2, r3
 800bce0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	3398      	adds	r3, #152	@ 0x98
 800bce8:	443b      	add	r3, r7
 800bcea:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800bcee:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800bcf2:	3302      	adds	r3, #2
 800bcf4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800bcf8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bd02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bd06:	781b      	ldrb	r3, [r3, #0]
 800bd08:	461a      	mov	r2, r3
 800bd0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	dbc8      	blt.n	800bca4 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800bd12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bd16:	781b      	ldrb	r3, [r3, #0]
 800bd18:	f107 0208 	add.w	r2, r7, #8
 800bd1c:	4611      	mov	r1, r2
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f000 ff71 	bl	800cc06 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 800bd24:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3798      	adds	r7, #152	@ 0x98
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd38:	2300      	movs	r3, #0
 800bd3a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	4618      	mov	r0, r3
 800bd46:	f000 ff6a 	bl	800cc1e <hci_data_buffer_overflow_event>

  return status;
 800bd4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3710      	adds	r7, #16
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b084      	sub	sp, #16
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	781a      	ldrb	r2, [r3, #0]
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bd6e:	b29b      	uxth	r3, r3
 800bd70:	4619      	mov	r1, r3
 800bd72:	4610      	mov	r0, r2
 800bd74:	f000 ff5e 	bl	800cc34 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 800bd78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3710      	adds	r7, #16
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}

0800bd82 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	b084      	sub	sp, #16
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	781b      	ldrb	r3, [r3, #0]
 800bd96:	4618      	mov	r0, r3
 800bd98:	f001 f9b8 	bl	800d10c <aci_blue_initialized_event>

  return status;
 800bd9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	3710      	adds	r7, #16
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}

0800bda6 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 800bda6:	b580      	push	{r7, lr}
 800bda8:	b084      	sub	sp, #16
 800bdaa:	af00      	add	r7, sp, #0
 800bdac:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f001 f9b2 	bl	800d122 <aci_blue_events_lost_event>

  return status;
 800bdbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 800bdc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdcc:	b08d      	sub	sp, #52	@ 0x34
 800bdce:	af08      	add	r7, sp, #32
 800bdd0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	f893 c000 	ldrb.w	ip, [r3]
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	f8d3 e001 	ldr.w	lr, [r3, #1]
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	f8d3 8005 	ldr.w	r8, [r3, #5]
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	f8d3 9009 	ldr.w	r9, [r3, #9]
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	f8d3 300d 	ldr.w	r3, [r3, #13]
 800bdf8:	603b      	str	r3, [r7, #0]
 800bdfa:	68ba      	ldr	r2, [r7, #8]
 800bdfc:	f8d2 2011 	ldr.w	r2, [r2, #17]
 800be00:	68b9      	ldr	r1, [r7, #8]
 800be02:	f8d1 1015 	ldr.w	r1, [r1, #21]
 800be06:	68b8      	ldr	r0, [r7, #8]
 800be08:	f8d0 0019 	ldr.w	r0, [r0, #25]
 800be0c:	68bc      	ldr	r4, [r7, #8]
 800be0e:	f8d4 401d 	ldr.w	r4, [r4, #29]
 800be12:	68bd      	ldr	r5, [r7, #8]
 800be14:	f8d5 5021 	ldr.w	r5, [r5, #33]	@ 0x21
 800be18:	68be      	ldr	r6, [r7, #8]
 800be1a:	f896 6025 	ldrb.w	r6, [r6, #37]	@ 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	3326      	adds	r3, #38	@ 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 800be22:	9307      	str	r3, [sp, #28]
 800be24:	9606      	str	r6, [sp, #24]
 800be26:	9505      	str	r5, [sp, #20]
 800be28:	9404      	str	r4, [sp, #16]
 800be2a:	9003      	str	r0, [sp, #12]
 800be2c:	9102      	str	r1, [sp, #8]
 800be2e:	9201      	str	r2, [sp, #4]
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	9300      	str	r3, [sp, #0]
 800be34:	464b      	mov	r3, r9
 800be36:	4642      	mov	r2, r8
 800be38:	4671      	mov	r1, lr
 800be3a:	4660      	mov	r0, ip
 800be3c:	f001 f97b 	bl	800d136 <aci_blue_crash_info_event>

  return status;
 800be40:	7bfb      	ldrb	r3, [r7, #15]
}
 800be42:	4618      	mov	r0, r3
 800be44:	3714      	adds	r7, #20
 800be46:	46bd      	mov	sp, r7
 800be48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800be4c <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be54:	2300      	movs	r3, #0
 800be56:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	7818      	ldrb	r0, [r3, #0]
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	7859      	ldrb	r1, [r3, #1]
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800be6a:	461a      	mov	r2, r3
 800be6c:	f001 f971 	bl	800d152 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 800be70:	7bfb      	ldrb	r3, [r7, #15]
}
 800be72:	4618      	mov	r0, r3
 800be74:	3710      	adds	r7, #16
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}

0800be7a <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800be7a:	b580      	push	{r7, lr}
 800be7c:	b084      	sub	sp, #16
 800be7e:	af00      	add	r7, sp, #0
 800be80:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800be82:	2300      	movs	r3, #0
 800be84:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	f993 0000 	ldrsb.w	r0, [r3]
 800be90:	68bb      	ldr	r3, [r7, #8]
 800be92:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 800be98:	461a      	mov	r2, r3
 800be9a:	f001 f968 	bl	800d16e <aci_hal_scan_req_report_event>

  return status;
 800be9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3710      	adds	r7, #16
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b084      	sub	sp, #16
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800beb0:	2300      	movs	r3, #0
 800beb2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	7818      	ldrb	r0, [r3, #0]
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 800bec4:	461a      	mov	r2, r3
 800bec6:	f001 f960 	bl	800d18a <aci_hal_fw_error_event>

  return status;
 800beca:	7bfb      	ldrb	r3, [r7, #15]
}
 800becc:	4618      	mov	r0, r3
 800bece:	3710      	adds	r7, #16
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}

0800bed4 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bedc:	2300      	movs	r3, #0
 800bede:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 800bee0:	f000 ff3e 	bl	800cd60 <aci_gap_limited_discoverable_event>

  return status;
 800bee4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bee6:	4618      	mov	r0, r3
 800bee8:	3710      	adds	r7, #16
 800beea:	46bd      	mov	sp, r7
 800beec:	bd80      	pop	{r7, pc}

0800beee <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 800beee:	b580      	push	{r7, lr}
 800bef0:	b084      	sub	sp, #16
 800bef2:	af00      	add	r7, sp, #0
 800bef4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bef6:	2300      	movs	r3, #0
 800bef8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	881b      	ldrh	r3, [r3, #0]
 800bf02:	b298      	uxth	r0, r3
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	7899      	ldrb	r1, [r3, #2]
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	78db      	ldrb	r3, [r3, #3]
 800bf0c:	461a      	mov	r2, r3
 800bf0e:	f7f4 fbb1 	bl	8000674 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 800bf12:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3710      	adds	r7, #16
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf24:	2300      	movs	r3, #0
 800bf26:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	881b      	ldrh	r3, [r3, #0]
 800bf30:	b29b      	uxth	r3, r3
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7f4 fb88 	bl	8000648 <aci_gap_pass_key_req_event>

  return status;
 800bf38:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}

0800bf42 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 800bf42:	b580      	push	{r7, lr}
 800bf44:	b084      	sub	sp, #16
 800bf46:	af00      	add	r7, sp, #0
 800bf48:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	881b      	ldrh	r3, [r3, #0]
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f000 ff08 	bl	800cd6e <aci_gap_authorization_req_event>

  return status;
 800bf5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3710      	adds	r7, #16
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bd80      	pop	{r7, pc}

0800bf68 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf70:	2300      	movs	r3, #0
 800bf72:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 800bf74:	f000 ff06 	bl	800cd84 <aci_gap_slave_security_initiated_event>

  return status;
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b084      	sub	sp, #16
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 800bf8e:	f000 ff00 	bl	800cd92 <aci_gap_bond_lost_event>

  return status;
 800bf92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	3710      	adds	r7, #16
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	bd80      	pop	{r7, pc}

0800bf9c <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b084      	sub	sp, #16
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	7818      	ldrb	r0, [r3, #0]
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	7859      	ldrb	r1, [r3, #1]
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 800bfbc:	f000 fef0 	bl	800cda0 <aci_gap_proc_complete_event>

  return status;
 800bfc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3710      	adds	r7, #16
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 800bfca:	b580      	push	{r7, lr}
 800bfcc:	b084      	sub	sp, #16
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	881b      	ldrh	r3, [r3, #0]
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f000 feed 	bl	800cdc0 <aci_gap_addr_not_resolved_event>

  return status;
 800bfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3710      	adds	r7, #16
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b084      	sub	sp, #16
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800bff8:	2300      	movs	r3, #0
 800bffa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	881b      	ldrh	r3, [r3, #0]
 800c004:	b29a      	uxth	r2, r3
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800c00c:	4619      	mov	r1, r3
 800c00e:	4610      	mov	r0, r2
 800c010:	f000 fee1 	bl	800cdd6 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 800c014:	7bfb      	ldrb	r3, [r7, #15]
}
 800c016:	4618      	mov	r0, r3
 800c018:	3710      	adds	r7, #16
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}

0800c01e <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 800c01e:	b580      	push	{r7, lr}
 800c020:	b084      	sub	sp, #16
 800c022:	af00      	add	r7, sp, #0
 800c024:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c026:	2300      	movs	r3, #0
 800c028:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 800c02e:	68bb      	ldr	r3, [r7, #8]
 800c030:	881b      	ldrh	r3, [r3, #0]
 800c032:	b29a      	uxth	r2, r3
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	789b      	ldrb	r3, [r3, #2]
 800c038:	4619      	mov	r1, r3
 800c03a:	4610      	mov	r0, r2
 800c03c:	f000 fed7 	bl	800cdee <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 800c040:	7bfb      	ldrb	r3, [r7, #15]
}
 800c042:	4618      	mov	r0, r3
 800c044:	3710      	adds	r7, #16
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}

0800c04a <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b084      	sub	sp, #16
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c052:	2300      	movs	r3, #0
 800c054:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	881b      	ldrh	r3, [r3, #0]
 800c05e:	b29a      	uxth	r2, r3
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	885b      	ldrh	r3, [r3, #2]
 800c064:	b29b      	uxth	r3, r3
 800c066:	4619      	mov	r1, r3
 800c068:	4610      	mov	r0, r2
 800c06a:	f001 f80b 	bl	800d084 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 800c06e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c070:	4618      	mov	r0, r3
 800c072:	3710      	adds	r7, #16
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c080:	2300      	movs	r3, #0
 800c082:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	881b      	ldrh	r3, [r3, #0]
 800c08c:	b298      	uxth	r0, r3
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 800c092:	68bb      	ldr	r3, [r7, #8]
 800c094:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800c096:	461a      	mov	r2, r3
 800c098:	f001 f802 	bl	800d0a0 <aci_l2cap_proc_timeout_event>

  return status;
 800c09c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3710      	adds	r7, #16
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}

0800c0a6 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 800c0a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0a8:	b089      	sub	sp, #36	@ 0x24
 800c0aa:	af04      	add	r7, sp, #16
 800c0ac:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	881b      	ldrh	r3, [r3, #0]
 800c0ba:	b298      	uxth	r0, r3
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	789c      	ldrb	r4, [r3, #2]
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c0c6:	b29d      	uxth	r5, r3
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c0ce:	b29e      	uxth	r6, r3
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800c0d6:	b29b      	uxth	r3, r3
 800c0d8:	68ba      	ldr	r2, [r7, #8]
 800c0da:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800c0de:	b292      	uxth	r2, r2
 800c0e0:	68b9      	ldr	r1, [r7, #8]
 800c0e2:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 800c0e6:	b289      	uxth	r1, r1
 800c0e8:	9102      	str	r1, [sp, #8]
 800c0ea:	9201      	str	r2, [sp, #4]
 800c0ec:	9300      	str	r3, [sp, #0]
 800c0ee:	4633      	mov	r3, r6
 800c0f0:	462a      	mov	r2, r5
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	f000 ffe2 	bl	800d0bc <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 800c0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3714      	adds	r7, #20
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c102 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 800c102:	b590      	push	{r4, r7, lr}
 800c104:	b087      	sub	sp, #28
 800c106:	af02      	add	r7, sp, #8
 800c108:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c10a:	2300      	movs	r3, #0
 800c10c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800c112:	68bb      	ldr	r3, [r7, #8]
 800c114:	881b      	ldrh	r3, [r3, #0]
 800c116:	b298      	uxth	r0, r3
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	7899      	ldrb	r1, [r3, #2]
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c122:	b29a      	uxth	r2, r3
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800c12c:	9300      	str	r3, [sp, #0]
 800c12e:	4623      	mov	r3, r4
 800c130:	f000 ffd8 	bl	800d0e4 <aci_l2cap_command_reject_event>

  return status;
 800c134:	7bfb      	ldrb	r3, [r7, #15]
}
 800c136:	4618      	mov	r0, r3
 800c138:	3714      	adds	r7, #20
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd90      	pop	{r4, r7, pc}

0800c13e <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 800c13e:	b590      	push	{r4, r7, lr}
 800c140:	b087      	sub	sp, #28
 800c142:	af02      	add	r7, sp, #8
 800c144:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c146:	2300      	movs	r3, #0
 800c148:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	881b      	ldrh	r3, [r3, #0]
 800c152:	b298      	uxth	r0, r3
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	885b      	ldrh	r3, [r3, #2]
 800c158:	b299      	uxth	r1, r3
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	889b      	ldrh	r3, [r3, #4]
 800c15e:	b29a      	uxth	r2, r3
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	88db      	ldrh	r3, [r3, #6]
 800c164:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800c16a:	9300      	str	r3, [sp, #0]
 800c16c:	4623      	mov	r3, r4
 800c16e:	f7f4 fa4e 	bl	800060e <aci_gatt_attribute_modified_event>

  return status;
 800c172:	7bfb      	ldrb	r3, [r7, #15]
}
 800c174:	4618      	mov	r0, r3
 800c176:	3714      	adds	r7, #20
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd90      	pop	{r4, r7, pc}

0800c17c <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b084      	sub	sp, #16
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c184:	2300      	movs	r3, #0
 800c186:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 800c18c:	68bb      	ldr	r3, [r7, #8]
 800c18e:	881b      	ldrh	r3, [r3, #0]
 800c190:	b29b      	uxth	r3, r3
 800c192:	4618      	mov	r0, r3
 800c194:	f000 fe39 	bl	800ce0a <aci_gatt_proc_timeout_event>

  return status;
 800c198:	7bfb      	ldrb	r3, [r7, #15]
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3710      	adds	r7, #16
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b084      	sub	sp, #16
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	881b      	ldrh	r3, [r3, #0]
 800c1b6:	b29a      	uxth	r2, r3
 800c1b8:	68bb      	ldr	r3, [r7, #8]
 800c1ba:	885b      	ldrh	r3, [r3, #2]
 800c1bc:	b29b      	uxth	r3, r3
 800c1be:	4619      	mov	r1, r3
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	f000 fe2d 	bl	800ce20 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 800c1c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3710      	adds	r7, #16
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}

0800c1d0 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b084      	sub	sp, #16
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	881b      	ldrh	r3, [r3, #0]
 800c1e4:	b298      	uxth	r0, r3
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	7899      	ldrb	r1, [r3, #2]
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 800c1ee:	68bb      	ldr	r3, [r7, #8]
 800c1f0:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 800c1f2:	f000 fe23 	bl	800ce3c <aci_att_find_info_resp_event>

  return status;
 800c1f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	3710      	adds	r7, #16
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}

0800c200 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b0a6      	sub	sp, #152	@ 0x98
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c208:	2300      	movs	r3, #0
 800c20a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 3;
 800c214:	2303      	movs	r3, #3
 800c216:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800c21a:	2300      	movs	r3, #0
 800c21c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c220:	e02e      	b.n	800c280 <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 800c222:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c226:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c22a:	009b      	lsls	r3, r3, #2
 800c22c:	4413      	add	r3, r2
 800c22e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c232:	b29a      	uxth	r2, r3
 800c234:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c238:	009b      	lsls	r3, r3, #2
 800c23a:	3398      	adds	r3, #152	@ 0x98
 800c23c:	443b      	add	r3, r7
 800c23e:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800c242:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c246:	3302      	adds	r3, #2
 800c248:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 800c24c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c250:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	4413      	add	r3, r2
 800c258:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c25c:	b29a      	uxth	r2, r3
 800c25e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	3398      	adds	r3, #152	@ 0x98
 800c266:	443b      	add	r3, r7
 800c268:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800c26c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c270:	3302      	adds	r3, #2
 800c272:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800c276:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c27a:	3301      	adds	r3, #1
 800c27c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c280:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c284:	789b      	ldrb	r3, [r3, #2]
 800c286:	461a      	mov	r2, r3
 800c288:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c28c:	4293      	cmp	r3, r2
 800c28e:	dbc8      	blt.n	800c222 <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 800c290:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c294:	881b      	ldrh	r3, [r3, #0]
 800c296:	b298      	uxth	r0, r3
 800c298:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c29c:	789b      	ldrb	r3, [r3, #2]
 800c29e:	f107 0208 	add.w	r2, r7, #8
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	f000 fdda 	bl	800ce5c <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 800c2a8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3798      	adds	r7, #152	@ 0x98
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b084      	sub	sp, #16
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	881b      	ldrh	r3, [r3, #0]
 800c2c8:	b298      	uxth	r0, r3
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	7899      	ldrb	r1, [r3, #2]
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 800c2d6:	f000 fdcf 	bl	800ce78 <aci_att_read_by_type_resp_event>

  return status;
 800c2da:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2dc:	4618      	mov	r0, r3
 800c2de:	3710      	adds	r7, #16
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}

0800c2e4 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b084      	sub	sp, #16
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	881b      	ldrh	r3, [r3, #0]
 800c2f8:	b298      	uxth	r0, r3
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 800c302:	461a      	mov	r2, r3
 800c304:	f000 fdc8 	bl	800ce98 <aci_att_read_resp_event>

  return status;
 800c308:	7bfb      	ldrb	r3, [r7, #15]
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3710      	adds	r7, #16
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}

0800c312 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 800c312:	b580      	push	{r7, lr}
 800c314:	b084      	sub	sp, #16
 800c316:	af00      	add	r7, sp, #0
 800c318:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c31a:	2300      	movs	r3, #0
 800c31c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	881b      	ldrh	r3, [r3, #0]
 800c326:	b298      	uxth	r0, r3
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 800c330:	461a      	mov	r2, r3
 800c332:	f000 fdbf 	bl	800ceb4 <aci_att_read_blob_resp_event>

  return status;
 800c336:	7bfb      	ldrb	r3, [r7, #15]
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3710      	adds	r7, #16
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b084      	sub	sp, #16
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c348:	2300      	movs	r3, #0
 800c34a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	881b      	ldrh	r3, [r3, #0]
 800c354:	b298      	uxth	r0, r3
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 800c35e:	461a      	mov	r2, r3
 800c360:	f000 fdb6 	bl	800ced0 <aci_att_read_multiple_resp_event>

  return status;
 800c364:	7bfb      	ldrb	r3, [r7, #15]
}
 800c366:	4618      	mov	r0, r3
 800c368:	3710      	adds	r7, #16
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 800c36e:	b580      	push	{r7, lr}
 800c370:	b084      	sub	sp, #16
 800c372:	af00      	add	r7, sp, #0
 800c374:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c376:	2300      	movs	r3, #0
 800c378:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	881b      	ldrh	r3, [r3, #0]
 800c382:	b298      	uxth	r0, r3
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	7899      	ldrb	r1, [r3, #2]
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800c390:	f000 fdac 	bl	800ceec <aci_att_read_by_group_type_resp_event>

  return status;
 800c394:	7bfb      	ldrb	r3, [r7, #15]
}
 800c396:	4618      	mov	r0, r3
 800c398:	3710      	adds	r7, #16
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}

0800c39e <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800c39e:	b590      	push	{r4, r7, lr}
 800c3a0:	b087      	sub	sp, #28
 800c3a2:	af02      	add	r7, sp, #8
 800c3a4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	881b      	ldrh	r3, [r3, #0]
 800c3b2:	b298      	uxth	r0, r3
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	885b      	ldrh	r3, [r3, #2]
 800c3b8:	b299      	uxth	r1, r3
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	889b      	ldrh	r3, [r3, #4]
 800c3be:	b29a      	uxth	r2, r3
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800c3c8:	9300      	str	r3, [sp, #0]
 800c3ca:	4623      	mov	r3, r4
 800c3cc:	f000 fd9e 	bl	800cf0c <aci_att_prepare_write_resp_event>

  return status;
 800c3d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3714      	adds	r7, #20
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd90      	pop	{r4, r7, pc}

0800c3da <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 800c3da:	b580      	push	{r7, lr}
 800c3dc:	b084      	sub	sp, #16
 800c3de:	af00      	add	r7, sp, #0
 800c3e0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	881b      	ldrh	r3, [r3, #0]
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f000 fd9f 	bl	800cf34 <aci_att_exec_write_resp_event>

  return status;
 800c3f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3710      	adds	r7, #16
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c408:	2300      	movs	r3, #0
 800c40a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	881b      	ldrh	r3, [r3, #0]
 800c414:	b298      	uxth	r0, r3
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	885b      	ldrh	r3, [r3, #2]
 800c41a:	b299      	uxth	r1, r3
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 800c424:	f000 fd91 	bl	800cf4a <aci_gatt_indication_event>

  return status;
 800c428:	7bfb      	ldrb	r3, [r7, #15]
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3710      	adds	r7, #16
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}

0800c432 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 800c432:	b580      	push	{r7, lr}
 800c434:	b084      	sub	sp, #16
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c43a:	2300      	movs	r3, #0
 800c43c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	881b      	ldrh	r3, [r3, #0]
 800c446:	b298      	uxth	r0, r3
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	885b      	ldrh	r3, [r3, #2]
 800c44c:	b299      	uxth	r1, r3
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 800c456:	f000 fd88 	bl	800cf6a <aci_gatt_notification_event>

  return status;
 800c45a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c45c:	4618      	mov	r0, r3
 800c45e:	3710      	adds	r7, #16
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}

0800c464 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b084      	sub	sp, #16
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c46c:	2300      	movs	r3, #0
 800c46e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	881b      	ldrh	r3, [r3, #0]
 800c478:	b29a      	uxth	r2, r3
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	789b      	ldrb	r3, [r3, #2]
 800c47e:	4619      	mov	r1, r3
 800c480:	4610      	mov	r0, r2
 800c482:	f000 fd82 	bl	800cf8a <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 800c486:	7bfb      	ldrb	r3, [r7, #15]
}
 800c488:	4618      	mov	r0, r3
 800c48a:	3710      	adds	r7, #16
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c498:	2300      	movs	r3, #0
 800c49a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	881b      	ldrh	r3, [r3, #0]
 800c4a4:	b298      	uxth	r0, r3
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	7899      	ldrb	r1, [r3, #2]
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c4b0:	b29a      	uxth	r2, r3
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	795b      	ldrb	r3, [r3, #5]
 800c4b6:	f000 fd76 	bl	800cfa6 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 800c4ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	3710      	adds	r7, #16
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}

0800c4c4 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b084      	sub	sp, #16
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	881b      	ldrh	r3, [r3, #0]
 800c4d8:	b298      	uxth	r0, r3
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	885b      	ldrh	r3, [r3, #2]
 800c4de:	b299      	uxth	r1, r3
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 800c4e8:	f000 fd71 	bl	800cfce <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 800c4ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3710      	adds	r7, #16
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}

0800c4f6 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 800c4f6:	b580      	push	{r7, lr}
 800c4f8:	b084      	sub	sp, #16
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c4fe:	2300      	movs	r3, #0
 800c500:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	881b      	ldrh	r3, [r3, #0]
 800c50a:	b298      	uxth	r0, r3
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	885b      	ldrh	r3, [r3, #2]
 800c510:	b299      	uxth	r1, r3
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 800c51a:	f000 fd68 	bl	800cfee <aci_gatt_write_permit_req_event>

  return status;
 800c51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c520:	4618      	mov	r0, r3
 800c522:	3710      	adds	r7, #16
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}

0800c528 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b084      	sub	sp, #16
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c530:	2300      	movs	r3, #0
 800c532:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	881b      	ldrh	r3, [r3, #0]
 800c53c:	b298      	uxth	r0, r3
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	885b      	ldrh	r3, [r3, #2]
 800c542:	b299      	uxth	r1, r3
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	889b      	ldrh	r3, [r3, #4]
 800c548:	b29b      	uxth	r3, r3
 800c54a:	461a      	mov	r2, r3
 800c54c:	f7f4 f84e 	bl	80005ec <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 800c550:	7bfb      	ldrb	r3, [r7, #15]
}
 800c552:	4618      	mov	r0, r3
 800c554:	3710      	adds	r7, #16
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}

0800c55a <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 800c55a:	b580      	push	{r7, lr}
 800c55c:	b0a6      	sub	sp, #152	@ 0x98
 800c55e:	af00      	add	r7, sp, #0
 800c560:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c562:	2300      	movs	r3, #0
 800c564:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 3;
 800c56e:	2303      	movs	r3, #3
 800c570:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800c574:	2300      	movs	r3, #0
 800c576:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c57a:	e019      	b.n	800c5b0 <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 800c57c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c580:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c584:	005b      	lsls	r3, r3, #1
 800c586:	4413      	add	r3, r2
 800c588:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c58c:	b29a      	uxth	r2, r3
 800c58e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c592:	005b      	lsls	r3, r3, #1
 800c594:	3398      	adds	r3, #152	@ 0x98
 800c596:	443b      	add	r3, r7
 800c598:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 800c59c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800c5a0:	3302      	adds	r3, #2
 800c5a2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800c5a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c5aa:	3301      	adds	r3, #1
 800c5ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c5b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c5b4:	789b      	ldrb	r3, [r3, #2]
 800c5b6:	461a      	mov	r2, r3
 800c5b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	dbdd      	blt.n	800c57c <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800c5c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c5c4:	881b      	ldrh	r3, [r3, #0]
 800c5c6:	b298      	uxth	r0, r3
 800c5c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c5cc:	789b      	ldrb	r3, [r3, #2]
 800c5ce:	f107 0208 	add.w	r2, r7, #8
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	f000 fd1b 	bl	800d00e <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 800c5d8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	3798      	adds	r7, #152	@ 0x98
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}

0800c5e4 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b084      	sub	sp, #16
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	881b      	ldrh	r3, [r3, #0]
 800c5f8:	b29a      	uxth	r2, r3
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	885b      	ldrh	r3, [r3, #2]
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	4619      	mov	r1, r3
 800c602:	4610      	mov	r0, r2
 800c604:	f000 fd11 	bl	800d02a <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 800c608:	7bfb      	ldrb	r3, [r7, #15]
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3710      	adds	r7, #16
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}

0800c612 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 800c612:	b580      	push	{r7, lr}
 800c614:	b084      	sub	sp, #16
 800c616:	af00      	add	r7, sp, #0
 800c618:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c61a:	2300      	movs	r3, #0
 800c61c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	881b      	ldrh	r3, [r3, #0]
 800c626:	b29b      	uxth	r3, r3
 800c628:	4618      	mov	r0, r3
 800c62a:	f000 fd0c 	bl	800d046 <aci_gatt_server_confirmation_event>

  return status;
 800c62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c630:	4618      	mov	r0, r3
 800c632:	3710      	adds	r7, #16
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}

0800c638 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 800c638:	b590      	push	{r4, r7, lr}
 800c63a:	b087      	sub	sp, #28
 800c63c:	af02      	add	r7, sp, #8
 800c63e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c640:	2300      	movs	r3, #0
 800c642:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	881b      	ldrh	r3, [r3, #0]
 800c64c:	b298      	uxth	r0, r3
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	885b      	ldrh	r3, [r3, #2]
 800c652:	b299      	uxth	r1, r3
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	889b      	ldrh	r3, [r3, #4]
 800c658:	b29a      	uxth	r2, r3
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 800c662:	9300      	str	r3, [sp, #0]
 800c664:	4623      	mov	r3, r4
 800c666:	f000 fcf9 	bl	800d05c <aci_gatt_prepare_write_permit_req_event>

  return status;
 800c66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3714      	adds	r7, #20
 800c670:	46bd      	mov	sp, r7
 800c672:	bd90      	pop	{r4, r7, pc}

0800c674 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 800c674:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c676:	b08b      	sub	sp, #44	@ 0x2c
 800c678:	af06      	add	r7, sp, #24
 800c67a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c67c:	2300      	movs	r3, #0
 800c67e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	781d      	ldrb	r5, [r3, #0]
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c68e:	b29e      	uxth	r6, r3
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	f893 c003 	ldrb.w	ip, [r3, #3]
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 800c6a0:	68ba      	ldr	r2, [r7, #8]
 800c6a2:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 800c6a6:	b292      	uxth	r2, r2
 800c6a8:	68b9      	ldr	r1, [r7, #8]
 800c6aa:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800c6ae:	b289      	uxth	r1, r1
 800c6b0:	68b8      	ldr	r0, [r7, #8]
 800c6b2:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 800c6b6:	b280      	uxth	r0, r0
 800c6b8:	68bc      	ldr	r4, [r7, #8]
 800c6ba:	7c64      	ldrb	r4, [r4, #17]
 800c6bc:	9404      	str	r4, [sp, #16]
 800c6be:	9003      	str	r0, [sp, #12]
 800c6c0:	9102      	str	r1, [sp, #8]
 800c6c2:	9201      	str	r2, [sp, #4]
 800c6c4:	9300      	str	r3, [sp, #0]
 800c6c6:	4673      	mov	r3, lr
 800c6c8:	4662      	mov	r2, ip
 800c6ca:	4631      	mov	r1, r6
 800c6cc:	4628      	mov	r0, r5
 800c6ce:	f7f3 ff3d 	bl	800054c <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 800c6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3714      	adds	r7, #20
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c6dc <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b0a4      	sub	sp, #144	@ 0x90
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  uint8_t size = 1;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c6fc:	e0b3      	b.n	800c866 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800c6fe:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c702:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c706:	4613      	mov	r3, r2
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	4413      	add	r3, r2
 800c70c:	005b      	lsls	r3, r3, #1
 800c70e:	4413      	add	r3, r2
 800c710:	440b      	add	r3, r1
 800c712:	3301      	adds	r3, #1
 800c714:	7819      	ldrb	r1, [r3, #0]
 800c716:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c71a:	4613      	mov	r3, r2
 800c71c:	009b      	lsls	r3, r3, #2
 800c71e:	4413      	add	r3, r2
 800c720:	009b      	lsls	r3, r3, #2
 800c722:	3390      	adds	r3, #144	@ 0x90
 800c724:	443b      	add	r3, r7
 800c726:	3b88      	subs	r3, #136	@ 0x88
 800c728:	460a      	mov	r2, r1
 800c72a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c72c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c730:	3301      	adds	r3, #1
 800c732:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 800c736:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c73a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c73e:	4613      	mov	r3, r2
 800c740:	009b      	lsls	r3, r3, #2
 800c742:	4413      	add	r3, r2
 800c744:	005b      	lsls	r3, r3, #1
 800c746:	4413      	add	r3, r2
 800c748:	440b      	add	r3, r1
 800c74a:	3302      	adds	r3, #2
 800c74c:	7819      	ldrb	r1, [r3, #0]
 800c74e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c752:	4613      	mov	r3, r2
 800c754:	009b      	lsls	r3, r3, #2
 800c756:	4413      	add	r3, r2
 800c758:	009b      	lsls	r3, r3, #2
 800c75a:	3390      	adds	r3, #144	@ 0x90
 800c75c:	443b      	add	r3, r7
 800c75e:	3b87      	subs	r3, #135	@ 0x87
 800c760:	460a      	mov	r2, r1
 800c762:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c764:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c768:	3301      	adds	r3, #1
 800c76a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 800c76e:	f107 0108 	add.w	r1, r7, #8
 800c772:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c776:	4613      	mov	r3, r2
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	4413      	add	r3, r2
 800c77c:	009b      	lsls	r3, r3, #2
 800c77e:	440b      	add	r3, r1
 800c780:	1c98      	adds	r0, r3, #2
 800c782:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c786:	4613      	mov	r3, r2
 800c788:	009b      	lsls	r3, r3, #2
 800c78a:	4413      	add	r3, r2
 800c78c:	005b      	lsls	r3, r3, #1
 800c78e:	4413      	add	r3, r2
 800c790:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c794:	4413      	add	r3, r2
 800c796:	3303      	adds	r3, #3
 800c798:	2206      	movs	r2, #6
 800c79a:	4619      	mov	r1, r3
 800c79c:	f002 fc04 	bl	800efa8 <memcpy>
    size += 6;
 800c7a0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c7a4:	3306      	adds	r3, #6
 800c7a6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 800c7aa:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c7ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c7b2:	4613      	mov	r3, r2
 800c7b4:	009b      	lsls	r3, r3, #2
 800c7b6:	4413      	add	r3, r2
 800c7b8:	005b      	lsls	r3, r3, #1
 800c7ba:	4413      	add	r3, r2
 800c7bc:	440b      	add	r3, r1
 800c7be:	3309      	adds	r3, #9
 800c7c0:	7819      	ldrb	r1, [r3, #0]
 800c7c2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c7c6:	4613      	mov	r3, r2
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	4413      	add	r3, r2
 800c7cc:	009b      	lsls	r3, r3, #2
 800c7ce:	3390      	adds	r3, #144	@ 0x90
 800c7d0:	443b      	add	r3, r7
 800c7d2:	3b80      	subs	r3, #128	@ 0x80
 800c7d4:	460a      	mov	r2, r1
 800c7d6:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c7d8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c7dc:	3301      	adds	r3, #1
 800c7de:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800c7e2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c7e6:	4613      	mov	r3, r2
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	4413      	add	r3, r2
 800c7ec:	005b      	lsls	r3, r3, #1
 800c7ee:	4413      	add	r3, r2
 800c7f0:	3308      	adds	r3, #8
 800c7f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c7f6:	4413      	add	r3, r2
 800c7f8:	1c99      	adds	r1, r3, #2
 800c7fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c7fe:	4613      	mov	r3, r2
 800c800:	009b      	lsls	r3, r3, #2
 800c802:	4413      	add	r3, r2
 800c804:	009b      	lsls	r3, r3, #2
 800c806:	3390      	adds	r3, #144	@ 0x90
 800c808:	443b      	add	r3, r7
 800c80a:	3b7c      	subs	r3, #124	@ 0x7c
 800c80c:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800c80e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c812:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c816:	4613      	mov	r3, r2
 800c818:	009b      	lsls	r3, r3, #2
 800c81a:	4413      	add	r3, r2
 800c81c:	005b      	lsls	r3, r3, #1
 800c81e:	4413      	add	r3, r2
 800c820:	440b      	add	r3, r1
 800c822:	3309      	adds	r3, #9
 800c824:	781a      	ldrb	r2, [r3, #0]
 800c826:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c82a:	4413      	add	r3, r2
 800c82c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 800c830:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	4413      	add	r3, r2
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	b259      	sxtb	r1, r3
 800c83c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c840:	4613      	mov	r3, r2
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	4413      	add	r3, r2
 800c846:	009b      	lsls	r3, r3, #2
 800c848:	3390      	adds	r3, #144	@ 0x90
 800c84a:	443b      	add	r3, r7
 800c84c:	3b78      	subs	r3, #120	@ 0x78
 800c84e:	460a      	mov	r2, r1
 800c850:	701a      	strb	r2, [r3, #0]
    size += 1;
 800c852:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800c856:	3301      	adds	r3, #1
 800c858:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 800c85c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c860:	3301      	adds	r3, #1
 800c862:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c866:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c86a:	781b      	ldrb	r3, [r3, #0]
 800c86c:	461a      	mov	r2, r3
 800c86e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c872:	4293      	cmp	r3, r2
 800c874:	f6ff af43 	blt.w	800c6fe <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 800c878:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c87c:	781b      	ldrb	r3, [r3, #0]
 800c87e:	f107 0208 	add.w	r2, r7, #8
 800c882:	4611      	mov	r1, r2
 800c884:	4618      	mov	r0, r3
 800c886:	f000 f9e3 	bl	800cc50 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 800c88a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800c88e:	4618      	mov	r0, r3
 800c890:	3790      	adds	r7, #144	@ 0x90
 800c892:	46bd      	mov	sp, r7
 800c894:	bd80      	pop	{r7, pc}

0800c896 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 800c896:	b590      	push	{r4, r7, lr}
 800c898:	b087      	sub	sp, #28
 800c89a:	af02      	add	r7, sp, #8
 800c89c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	7818      	ldrb	r0, [r3, #0]
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c8b0:	b299      	uxth	r1, r3
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800c8b8:	b29a      	uxth	r2, r3
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800c8c0:	b29c      	uxth	r4, r3
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800c8c8:	b29b      	uxth	r3, r3
 800c8ca:	9300      	str	r3, [sp, #0]
 800c8cc:	4623      	mov	r3, r4
 800c8ce:	f000 f9cb 	bl	800cc68 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 800c8d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	3714      	adds	r7, #20
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd90      	pop	{r4, r7, pc}

0800c8dc <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b084      	sub	sp, #16
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	7818      	ldrb	r0, [r3, #0]
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c8f6:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 800c8fc:	461a      	mov	r2, r3
 800c8fe:	f000 f9c7 	bl	800cc90 <hci_le_read_remote_used_features_complete_event>

  return status;
 800c902:	7bfb      	ldrb	r3, [r7, #15]
}
 800c904:	4618      	mov	r0, r3
 800c906:	3710      	adds	r7, #16
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}

0800c90c <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b084      	sub	sp, #16
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c914:	2300      	movs	r3, #0
 800c916:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	881b      	ldrh	r3, [r3, #0]
 800c920:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	895b      	ldrh	r3, [r3, #10]
 800c92a:	b29b      	uxth	r3, r3
 800c92c:	461a      	mov	r2, r3
 800c92e:	f000 f9bd 	bl	800ccac <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 800c932:	7bfb      	ldrb	r3, [r7, #15]
}
 800c934:	4618      	mov	r0, r3
 800c936:	3710      	adds	r7, #16
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}

0800c93c <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 800c93c:	b590      	push	{r4, r7, lr}
 800c93e:	b087      	sub	sp, #28
 800c940:	af02      	add	r7, sp, #8
 800c942:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c944:	2300      	movs	r3, #0
 800c946:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	881b      	ldrh	r3, [r3, #0]
 800c950:	b298      	uxth	r0, r3
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	885b      	ldrh	r3, [r3, #2]
 800c956:	b299      	uxth	r1, r3
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	889b      	ldrh	r3, [r3, #4]
 800c95c:	b29a      	uxth	r2, r3
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	88db      	ldrh	r3, [r3, #6]
 800c962:	b29c      	uxth	r4, r3
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	891b      	ldrh	r3, [r3, #8]
 800c968:	b29b      	uxth	r3, r3
 800c96a:	9300      	str	r3, [sp, #0]
 800c96c:	4623      	mov	r3, r4
 800c96e:	f000 f9ab 	bl	800ccc8 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 800c972:	7bfb      	ldrb	r3, [r7, #15]
}
 800c974:	4618      	mov	r0, r3
 800c976:	3714      	adds	r7, #20
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd90      	pop	{r4, r7, pc}

0800c97c <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c984:	2300      	movs	r3, #0
 800c986:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 800c994:	4619      	mov	r1, r3
 800c996:	4610      	mov	r0, r2
 800c998:	f000 f9aa 	bl	800ccf0 <hci_le_read_local_p256_public_key_complete_event>

  return status;
 800c99c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3710      	adds	r7, #16
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}

0800c9a6 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 800c9a6:	b580      	push	{r7, lr}
 800c9a8:	b084      	sub	sp, #16
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800c9be:	4619      	mov	r1, r3
 800c9c0:	4610      	mov	r0, r2
 800c9c2:	f000 f9a1 	bl	800cd08 <hci_le_generate_dhkey_complete_event>

  return status;
 800c9c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3710      	adds	r7, #16
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}

0800c9d0 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800c9d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9d4:	b08d      	sub	sp, #52	@ 0x34
 800c9d6:	af08      	add	r7, sp, #32
 800c9d8:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800c9da:	2300      	movs	r3, #0
 800c9dc:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	f893 c000 	ldrb.w	ip, [r3]
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c9ee:	fa1f fe83 	uxth.w	lr, r3
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	f893 8003 	ldrb.w	r8, [r3, #3]
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 800ca02:	68ba      	ldr	r2, [r7, #8]
 800ca04:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 800ca06:	68b9      	ldr	r1, [r7, #8]
 800ca08:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800ca0a:	68b8      	ldr	r0, [r7, #8]
 800ca0c:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800ca10:	b280      	uxth	r0, r0
 800ca12:	68bc      	ldr	r4, [r7, #8]
 800ca14:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 800ca18:	b2a4      	uxth	r4, r4
 800ca1a:	68bd      	ldr	r5, [r7, #8]
 800ca1c:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 800ca20:	b2ad      	uxth	r5, r5
 800ca22:	68be      	ldr	r6, [r7, #8]
 800ca24:	7f76      	ldrb	r6, [r6, #29]
 800ca26:	9606      	str	r6, [sp, #24]
 800ca28:	9505      	str	r5, [sp, #20]
 800ca2a:	9404      	str	r4, [sp, #16]
 800ca2c:	9003      	str	r0, [sp, #12]
 800ca2e:	9102      	str	r1, [sp, #8]
 800ca30:	9201      	str	r2, [sp, #4]
 800ca32:	9300      	str	r3, [sp, #0]
 800ca34:	464b      	mov	r3, r9
 800ca36:	4642      	mov	r2, r8
 800ca38:	4671      	mov	r1, lr
 800ca3a:	4660      	mov	r0, ip
 800ca3c:	f000 f970 	bl	800cd20 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 800ca40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca42:	4618      	mov	r0, r3
 800ca44:	3714      	adds	r7, #20
 800ca46:	46bd      	mov	sp, r7
 800ca48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ca4c <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b0a6      	sub	sp, #152	@ 0x98
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800ca54:	2300      	movs	r3, #0
 800ca56:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint8_t size = 1;
 800ca60:	2301      	movs	r3, #1
 800ca62:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 800ca66:	2300      	movs	r3, #0
 800ca68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ca6c:	e085      	b.n	800cb7a <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 800ca6e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ca72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca76:	011b      	lsls	r3, r3, #4
 800ca78:	4413      	add	r3, r2
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	781a      	ldrb	r2, [r3, #0]
 800ca7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca82:	011b      	lsls	r3, r3, #4
 800ca84:	3398      	adds	r3, #152	@ 0x98
 800ca86:	443b      	add	r3, r7
 800ca88:	3b90      	subs	r3, #144	@ 0x90
 800ca8a:	701a      	strb	r2, [r3, #0]
    size += 1;
 800ca8c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800ca90:	3301      	adds	r3, #1
 800ca92:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 800ca96:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ca9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ca9e:	011b      	lsls	r3, r3, #4
 800caa0:	4413      	add	r3, r2
 800caa2:	3302      	adds	r3, #2
 800caa4:	781a      	ldrb	r2, [r3, #0]
 800caa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800caaa:	011b      	lsls	r3, r3, #4
 800caac:	3398      	adds	r3, #152	@ 0x98
 800caae:	443b      	add	r3, r7
 800cab0:	3b8f      	subs	r3, #143	@ 0x8f
 800cab2:	701a      	strb	r2, [r3, #0]
    size += 1;
 800cab4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cab8:	3301      	adds	r3, #1
 800caba:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800cabe:	f107 0208 	add.w	r2, r7, #8
 800cac2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cac6:	011b      	lsls	r3, r3, #4
 800cac8:	4413      	add	r3, r2
 800caca:	1c98      	adds	r0, r3, #2
 800cacc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cad0:	011b      	lsls	r3, r3, #4
 800cad2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cad6:	4413      	add	r3, r2
 800cad8:	3303      	adds	r3, #3
 800cada:	2206      	movs	r2, #6
 800cadc:	4619      	mov	r1, r3
 800cade:	f002 fa63 	bl	800efa8 <memcpy>
    size += 6;
 800cae2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cae6:	3306      	adds	r3, #6
 800cae8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 800caec:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800caf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800caf4:	011b      	lsls	r3, r3, #4
 800caf6:	4413      	add	r3, r2
 800caf8:	3309      	adds	r3, #9
 800cafa:	781a      	ldrb	r2, [r3, #0]
 800cafc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb00:	011b      	lsls	r3, r3, #4
 800cb02:	3398      	adds	r3, #152	@ 0x98
 800cb04:	443b      	add	r3, r7
 800cb06:	3b88      	subs	r3, #136	@ 0x88
 800cb08:	701a      	strb	r2, [r3, #0]
    size += 1;
 800cb0a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cb0e:	3301      	adds	r3, #1
 800cb10:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 800cb14:	f107 0208 	add.w	r2, r7, #8
 800cb18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb1c:	011b      	lsls	r3, r3, #4
 800cb1e:	3308      	adds	r3, #8
 800cb20:	4413      	add	r3, r2
 800cb22:	1c58      	adds	r0, r3, #1
 800cb24:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb28:	011b      	lsls	r3, r3, #4
 800cb2a:	3308      	adds	r3, #8
 800cb2c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cb30:	4413      	add	r3, r2
 800cb32:	3302      	adds	r3, #2
 800cb34:	2206      	movs	r2, #6
 800cb36:	4619      	mov	r1, r3
 800cb38:	f002 fa36 	bl	800efa8 <memcpy>
    size += 6;
 800cb3c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cb40:	3306      	adds	r3, #6
 800cb42:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 800cb46:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cb4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb4e:	011b      	lsls	r3, r3, #4
 800cb50:	4413      	add	r3, r2
 800cb52:	3310      	adds	r3, #16
 800cb54:	f993 2000 	ldrsb.w	r2, [r3]
 800cb58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb5c:	011b      	lsls	r3, r3, #4
 800cb5e:	3398      	adds	r3, #152	@ 0x98
 800cb60:	443b      	add	r3, r7
 800cb62:	3b81      	subs	r3, #129	@ 0x81
 800cb64:	701a      	strb	r2, [r3, #0]
    size += 1;
 800cb66:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 800cb70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb74:	3301      	adds	r3, #1
 800cb76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cb7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cb7e:	781b      	ldrb	r3, [r3, #0]
 800cb80:	461a      	mov	r2, r3
 800cb82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cb86:	4293      	cmp	r3, r2
 800cb88:	f6ff af71 	blt.w	800ca6e <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 800cb8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	f107 0208 	add.w	r2, r7, #8
 800cb96:	4611      	mov	r1, r2
 800cb98:	4618      	mov	r0, r3
 800cb9a:	f000 f8d5 	bl	800cd48 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800cb9e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3798      	adds	r7, #152	@ 0x98
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}

0800cbaa <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 800cbaa:	b480      	push	{r7}
 800cbac:	b083      	sub	sp, #12
 800cbae:	af00      	add	r7, sp, #0
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	71fb      	strb	r3, [r7, #7]
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	80bb      	strh	r3, [r7, #4]
 800cbb8:	4613      	mov	r3, r2
 800cbba:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 800cbbc:	bf00      	nop
 800cbbe:	370c      	adds	r7, #12
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc6:	4770      	bx	lr

0800cbc8 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 800cbc8:	b490      	push	{r4, r7}
 800cbca:	b082      	sub	sp, #8
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	4604      	mov	r4, r0
 800cbd0:	4608      	mov	r0, r1
 800cbd2:	4611      	mov	r1, r2
 800cbd4:	461a      	mov	r2, r3
 800cbd6:	4623      	mov	r3, r4
 800cbd8:	71fb      	strb	r3, [r7, #7]
 800cbda:	4603      	mov	r3, r0
 800cbdc:	80bb      	strh	r3, [r7, #4]
 800cbde:	460b      	mov	r3, r1
 800cbe0:	71bb      	strb	r3, [r7, #6]
 800cbe2:	4613      	mov	r3, r2
 800cbe4:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 800cbe6:	bf00      	nop
 800cbe8:	3708      	adds	r7, #8
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bc90      	pop	{r4, r7}
 800cbee:	4770      	bx	lr

0800cbf0 <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b083      	sub	sp, #12
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 800cbfa:	bf00      	nop
 800cbfc:	370c      	adds	r7, #12
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc04:	4770      	bx	lr

0800cc06 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 800cc06:	b480      	push	{r7}
 800cc08:	b083      	sub	sp, #12
 800cc0a:	af00      	add	r7, sp, #0
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	6039      	str	r1, [r7, #0]
 800cc10:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 800cc12:	bf00      	nop
 800cc14:	370c      	adds	r7, #12
 800cc16:	46bd      	mov	sp, r7
 800cc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1c:	4770      	bx	lr

0800cc1e <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 800cc1e:	b480      	push	{r7}
 800cc20:	b083      	sub	sp, #12
 800cc22:	af00      	add	r7, sp, #0
 800cc24:	4603      	mov	r3, r0
 800cc26:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 800cc28:	bf00      	nop
 800cc2a:	370c      	adds	r7, #12
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc32:	4770      	bx	lr

0800cc34 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 800cc34:	b480      	push	{r7}
 800cc36:	b083      	sub	sp, #12
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	460a      	mov	r2, r1
 800cc3e:	71fb      	strb	r3, [r7, #7]
 800cc40:	4613      	mov	r3, r2
 800cc42:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 800cc44:	bf00      	nop
 800cc46:	370c      	adds	r7, #12
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr

0800cc50 <hci_le_advertising_report_event>:
  * @param Advertising_Report See @ref Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[]))
{
 800cc50:	b480      	push	{r7}
 800cc52:	b083      	sub	sp, #12
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	4603      	mov	r3, r0
 800cc58:	6039      	str	r1, [r7, #0]
 800cc5a:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_advertising_report_event\r\n");
}
 800cc5c:	bf00      	nop
 800cc5e:	370c      	adds	r7, #12
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr

0800cc68 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 800cc68:	b490      	push	{r4, r7}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	4604      	mov	r4, r0
 800cc70:	4608      	mov	r0, r1
 800cc72:	4611      	mov	r1, r2
 800cc74:	461a      	mov	r2, r3
 800cc76:	4623      	mov	r3, r4
 800cc78:	71fb      	strb	r3, [r7, #7]
 800cc7a:	4603      	mov	r3, r0
 800cc7c:	80bb      	strh	r3, [r7, #4]
 800cc7e:	460b      	mov	r3, r1
 800cc80:	807b      	strh	r3, [r7, #2]
 800cc82:	4613      	mov	r3, r2
 800cc84:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 800cc86:	bf00      	nop
 800cc88:	3708      	adds	r7, #8
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bc90      	pop	{r4, r7}
 800cc8e:	4770      	bx	lr

0800cc90 <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 800cc90:	b480      	push	{r7}
 800cc92:	b083      	sub	sp, #12
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	4603      	mov	r3, r0
 800cc98:	603a      	str	r2, [r7, #0]
 800cc9a:	71fb      	strb	r3, [r7, #7]
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 800cca0:	bf00      	nop
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr

0800ccac <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 800ccac:	b480      	push	{r7}
 800ccae:	b083      	sub	sp, #12
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	6039      	str	r1, [r7, #0]
 800ccb6:	80fb      	strh	r3, [r7, #6]
 800ccb8:	4613      	mov	r3, r2
 800ccba:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 800ccbc:	bf00      	nop
 800ccbe:	370c      	adds	r7, #12
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc6:	4770      	bx	lr

0800ccc8 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 800ccc8:	b490      	push	{r4, r7}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	4604      	mov	r4, r0
 800ccd0:	4608      	mov	r0, r1
 800ccd2:	4611      	mov	r1, r2
 800ccd4:	461a      	mov	r2, r3
 800ccd6:	4623      	mov	r3, r4
 800ccd8:	80fb      	strh	r3, [r7, #6]
 800ccda:	4603      	mov	r3, r0
 800ccdc:	80bb      	strh	r3, [r7, #4]
 800ccde:	460b      	mov	r3, r1
 800cce0:	807b      	strh	r3, [r7, #2]
 800cce2:	4613      	mov	r3, r2
 800cce4:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 800cce6:	bf00      	nop
 800cce8:	3708      	adds	r7, #8
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bc90      	pop	{r4, r7}
 800ccee:	4770      	bx	lr

0800ccf0 <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	6039      	str	r1, [r7, #0]
 800ccfa:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 800ccfc:	bf00      	nop
 800ccfe:	370c      	adds	r7, #12
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr

0800cd08 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b083      	sub	sp, #12
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	4603      	mov	r3, r0
 800cd10:	6039      	str	r1, [r7, #0]
 800cd12:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 800cd14:	bf00      	nop
 800cd16:	370c      	adds	r7, #12
 800cd18:	46bd      	mov	sp, r7
 800cd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1e:	4770      	bx	lr

0800cd20 <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 800cd20:	b490      	push	{r4, r7}
 800cd22:	b082      	sub	sp, #8
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	4604      	mov	r4, r0
 800cd28:	4608      	mov	r0, r1
 800cd2a:	4611      	mov	r1, r2
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	4623      	mov	r3, r4
 800cd30:	71fb      	strb	r3, [r7, #7]
 800cd32:	4603      	mov	r3, r0
 800cd34:	80bb      	strh	r3, [r7, #4]
 800cd36:	460b      	mov	r3, r1
 800cd38:	71bb      	strb	r3, [r7, #6]
 800cd3a:	4613      	mov	r3, r2
 800cd3c:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 800cd3e:	bf00      	nop
 800cd40:	3708      	adds	r7, #8
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bc90      	pop	{r4, r7}
 800cd46:	4770      	bx	lr

0800cd48 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b083      	sub	sp, #12
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	4603      	mov	r3, r0
 800cd50:	6039      	str	r1, [r7, #0]
 800cd52:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 800cd54:	bf00      	nop
 800cd56:	370c      	adds	r7, #12
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 800cd60:	b480      	push	{r7}
 800cd62:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 800cd64:	bf00      	nop
 800cd66:	46bd      	mov	sp, r7
 800cd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6c:	4770      	bx	lr

0800cd6e <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 800cd6e:	b480      	push	{r7}
 800cd70:	b083      	sub	sp, #12
 800cd72:	af00      	add	r7, sp, #0
 800cd74:	4603      	mov	r3, r0
 800cd76:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 800cd78:	bf00      	nop
 800cd7a:	370c      	adds	r7, #12
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr

0800cd84 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 800cd84:	b480      	push	{r7}
 800cd86:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 800cd88:	bf00      	nop
 800cd8a:	46bd      	mov	sp, r7
 800cd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd90:	4770      	bx	lr

0800cd92 <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 800cd92:	b480      	push	{r7}
 800cd94:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 800cd96:	bf00      	nop
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9e:	4770      	bx	lr

0800cda0 <aci_gap_proc_complete_event>:
*/
WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[]))
{
 800cda0:	b480      	push	{r7}
 800cda2:	b083      	sub	sp, #12
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	603b      	str	r3, [r7, #0]
 800cda8:	4603      	mov	r3, r0
 800cdaa:	71fb      	strb	r3, [r7, #7]
 800cdac:	460b      	mov	r3, r1
 800cdae:	71bb      	strb	r3, [r7, #6]
 800cdb0:	4613      	mov	r3, r2
 800cdb2:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 800cdb4:	bf00      	nop
 800cdb6:	370c      	adds	r7, #12
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr

0800cdc0 <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b083      	sub	sp, #12
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 800cdca:	bf00      	nop
 800cdcc:	370c      	adds	r7, #12
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd4:	4770      	bx	lr

0800cdd6 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 800cdd6:	b480      	push	{r7}
 800cdd8:	b083      	sub	sp, #12
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	4603      	mov	r3, r0
 800cdde:	6039      	str	r1, [r7, #0]
 800cde0:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 800cde2:	bf00      	nop
 800cde4:	370c      	adds	r7, #12
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 800cdee:	b480      	push	{r7}
 800cdf0:	b083      	sub	sp, #12
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	460a      	mov	r2, r1
 800cdf8:	80fb      	strh	r3, [r7, #6]
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 800cdfe:	bf00      	nop
 800ce00:	370c      	adds	r7, #12
 800ce02:	46bd      	mov	sp, r7
 800ce04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce08:	4770      	bx	lr

0800ce0a <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 800ce0a:	b480      	push	{r7}
 800ce0c:	b083      	sub	sp, #12
 800ce0e:	af00      	add	r7, sp, #0
 800ce10:	4603      	mov	r3, r0
 800ce12:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 800ce14:	bf00      	nop
 800ce16:	370c      	adds	r7, #12
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <aci_att_exchange_mtu_resp_event>:
  * @param Server_RX_MTU ATT_MTU value agreed between server and client
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU))
{
 800ce20:	b480      	push	{r7}
 800ce22:	b083      	sub	sp, #12
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	4603      	mov	r3, r0
 800ce28:	460a      	mov	r2, r1
 800ce2a:	80fb      	strh	r3, [r7, #6]
 800ce2c:	4613      	mov	r3, r2
 800ce2e:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 800ce30:	bf00      	nop
 800ce32:	370c      	adds	r7, #12
 800ce34:	46bd      	mov	sp, r7
 800ce36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3a:	4770      	bx	lr

0800ce3c <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 800ce3c:	b480      	push	{r7}
 800ce3e:	b083      	sub	sp, #12
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	603b      	str	r3, [r7, #0]
 800ce44:	4603      	mov	r3, r0
 800ce46:	80fb      	strh	r3, [r7, #6]
 800ce48:	460b      	mov	r3, r1
 800ce4a:	717b      	strb	r3, [r7, #5]
 800ce4c:	4613      	mov	r3, r2
 800ce4e:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 800ce50:	bf00      	nop
 800ce52:	370c      	adds	r7, #12
 800ce54:	46bd      	mov	sp, r7
 800ce56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5a:	4770      	bx	lr

0800ce5c <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b083      	sub	sp, #12
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	4603      	mov	r3, r0
 800ce64:	603a      	str	r2, [r7, #0]
 800ce66:	80fb      	strh	r3, [r7, #6]
 800ce68:	460b      	mov	r3, r1
 800ce6a:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 800ce6c:	bf00      	nop
 800ce6e:	370c      	adds	r7, #12
 800ce70:	46bd      	mov	sp, r7
 800ce72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce76:	4770      	bx	lr

0800ce78 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b083      	sub	sp, #12
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	603b      	str	r3, [r7, #0]
 800ce80:	4603      	mov	r3, r0
 800ce82:	80fb      	strh	r3, [r7, #6]
 800ce84:	460b      	mov	r3, r1
 800ce86:	717b      	strb	r3, [r7, #5]
 800ce88:	4613      	mov	r3, r2
 800ce8a:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 800ce8c:	bf00      	nop
 800ce8e:	370c      	adds	r7, #12
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr

0800ce98 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	4603      	mov	r3, r0
 800cea0:	603a      	str	r2, [r7, #0]
 800cea2:	80fb      	strh	r3, [r7, #6]
 800cea4:	460b      	mov	r3, r1
 800cea6:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 800cea8:	bf00      	nop
 800ceaa:	370c      	adds	r7, #12
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr

0800ceb4 <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b083      	sub	sp, #12
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	4603      	mov	r3, r0
 800cebc:	603a      	str	r2, [r7, #0]
 800cebe:	80fb      	strh	r3, [r7, #6]
 800cec0:	460b      	mov	r3, r1
 800cec2:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 800cec4:	bf00      	nop
 800cec6:	370c      	adds	r7, #12
 800cec8:	46bd      	mov	sp, r7
 800ceca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cece:	4770      	bx	lr

0800ced0 <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 800ced0:	b480      	push	{r7}
 800ced2:	b083      	sub	sp, #12
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	4603      	mov	r3, r0
 800ced8:	603a      	str	r2, [r7, #0]
 800ceda:	80fb      	strh	r3, [r7, #6]
 800cedc:	460b      	mov	r3, r1
 800cede:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 800cee0:	bf00      	nop
 800cee2:	370c      	adds	r7, #12
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr

0800ceec <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 800ceec:	b480      	push	{r7}
 800ceee:	b083      	sub	sp, #12
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	603b      	str	r3, [r7, #0]
 800cef4:	4603      	mov	r3, r0
 800cef6:	80fb      	strh	r3, [r7, #6]
 800cef8:	460b      	mov	r3, r1
 800cefa:	717b      	strb	r3, [r7, #5]
 800cefc:	4613      	mov	r3, r2
 800cefe:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 800cf00:	bf00      	nop
 800cf02:	370c      	adds	r7, #12
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr

0800cf0c <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 800cf0c:	b490      	push	{r4, r7}
 800cf0e:	b082      	sub	sp, #8
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	4604      	mov	r4, r0
 800cf14:	4608      	mov	r0, r1
 800cf16:	4611      	mov	r1, r2
 800cf18:	461a      	mov	r2, r3
 800cf1a:	4623      	mov	r3, r4
 800cf1c:	80fb      	strh	r3, [r7, #6]
 800cf1e:	4603      	mov	r3, r0
 800cf20:	80bb      	strh	r3, [r7, #4]
 800cf22:	460b      	mov	r3, r1
 800cf24:	807b      	strh	r3, [r7, #2]
 800cf26:	4613      	mov	r3, r2
 800cf28:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 800cf2a:	bf00      	nop
 800cf2c:	3708      	adds	r7, #8
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bc90      	pop	{r4, r7}
 800cf32:	4770      	bx	lr

0800cf34 <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 800cf34:	b480      	push	{r7}
 800cf36:	b083      	sub	sp, #12
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 800cf3e:	bf00      	nop
 800cf40:	370c      	adds	r7, #12
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr

0800cf4a <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 800cf4a:	b480      	push	{r7}
 800cf4c:	b085      	sub	sp, #20
 800cf4e:	af00      	add	r7, sp, #0
 800cf50:	607b      	str	r3, [r7, #4]
 800cf52:	4603      	mov	r3, r0
 800cf54:	81fb      	strh	r3, [r7, #14]
 800cf56:	460b      	mov	r3, r1
 800cf58:	81bb      	strh	r3, [r7, #12]
 800cf5a:	4613      	mov	r3, r2
 800cf5c:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 800cf5e:	bf00      	nop
 800cf60:	3714      	adds	r7, #20
 800cf62:	46bd      	mov	sp, r7
 800cf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf68:	4770      	bx	lr

0800cf6a <aci_gatt_notification_event>:
*/
WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[]))
{
 800cf6a:	b480      	push	{r7}
 800cf6c:	b085      	sub	sp, #20
 800cf6e:	af00      	add	r7, sp, #0
 800cf70:	607b      	str	r3, [r7, #4]
 800cf72:	4603      	mov	r3, r0
 800cf74:	81fb      	strh	r3, [r7, #14]
 800cf76:	460b      	mov	r3, r1
 800cf78:	81bb      	strh	r3, [r7, #12]
 800cf7a:	4613      	mov	r3, r2
 800cf7c:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_notification_event\r\n");
}
 800cf7e:	bf00      	nop
 800cf80:	3714      	adds	r7, #20
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr

0800cf8a <aci_gatt_proc_complete_event>:
  - 0xFC: Flash erase failed
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code))
{
 800cf8a:	b480      	push	{r7}
 800cf8c:	b083      	sub	sp, #12
 800cf8e:	af00      	add	r7, sp, #0
 800cf90:	4603      	mov	r3, r0
 800cf92:	460a      	mov	r2, r1
 800cf94:	80fb      	strh	r3, [r7, #6]
 800cf96:	4613      	mov	r3, r2
 800cf98:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_complete_event\r\n");
}
 800cf9a:	bf00      	nop
 800cf9c:	370c      	adds	r7, #12
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa4:	4770      	bx	lr

0800cfa6 <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 800cfa6:	b490      	push	{r4, r7}
 800cfa8:	b082      	sub	sp, #8
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	4604      	mov	r4, r0
 800cfae:	4608      	mov	r0, r1
 800cfb0:	4611      	mov	r1, r2
 800cfb2:	461a      	mov	r2, r3
 800cfb4:	4623      	mov	r3, r4
 800cfb6:	80fb      	strh	r3, [r7, #6]
 800cfb8:	4603      	mov	r3, r0
 800cfba:	717b      	strb	r3, [r7, #5]
 800cfbc:	460b      	mov	r3, r1
 800cfbe:	807b      	strh	r3, [r7, #2]
 800cfc0:	4613      	mov	r3, r2
 800cfc2:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 800cfc4:	bf00      	nop
 800cfc6:	3708      	adds	r7, #8
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bc90      	pop	{r4, r7}
 800cfcc:	4770      	bx	lr

0800cfce <aci_gatt_disc_read_char_by_uuid_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[]))
{
 800cfce:	b480      	push	{r7}
 800cfd0:	b085      	sub	sp, #20
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	607b      	str	r3, [r7, #4]
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	81fb      	strh	r3, [r7, #14]
 800cfda:	460b      	mov	r3, r1
 800cfdc:	81bb      	strh	r3, [r7, #12]
 800cfde:	4613      	mov	r3, r2
 800cfe0:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_disc_read_char_by_uuid_resp_event\r\n");
}
 800cfe2:	bf00      	nop
 800cfe4:	3714      	adds	r7, #20
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr

0800cfee <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 800cfee:	b480      	push	{r7}
 800cff0:	b085      	sub	sp, #20
 800cff2:	af00      	add	r7, sp, #0
 800cff4:	607b      	str	r3, [r7, #4]
 800cff6:	4603      	mov	r3, r0
 800cff8:	81fb      	strh	r3, [r7, #14]
 800cffa:	460b      	mov	r3, r1
 800cffc:	81bb      	strh	r3, [r7, #12]
 800cffe:	4613      	mov	r3, r2
 800d000:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 800d002:	bf00      	nop
 800d004:	3714      	adds	r7, #20
 800d006:	46bd      	mov	sp, r7
 800d008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00c:	4770      	bx	lr

0800d00e <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 800d00e:	b480      	push	{r7}
 800d010:	b083      	sub	sp, #12
 800d012:	af00      	add	r7, sp, #0
 800d014:	4603      	mov	r3, r0
 800d016:	603a      	str	r2, [r7, #0]
 800d018:	80fb      	strh	r3, [r7, #6]
 800d01a:	460b      	mov	r3, r1
 800d01c:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 800d01e:	bf00      	nop
 800d020:	370c      	adds	r7, #12
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr

0800d02a <aci_gatt_tx_pool_available_event>:
  * @param Available_Buffers Not used.
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers))
{
 800d02a:	b480      	push	{r7}
 800d02c:	b083      	sub	sp, #12
 800d02e:	af00      	add	r7, sp, #0
 800d030:	4603      	mov	r3, r0
 800d032:	460a      	mov	r2, r1
 800d034:	80fb      	strh	r3, [r7, #6]
 800d036:	4613      	mov	r3, r2
 800d038:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_tx_pool_available_event\r\n");
}
 800d03a:	bf00      	nop
 800d03c:	370c      	adds	r7, #12
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr

0800d046 <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 800d046:	b480      	push	{r7}
 800d048:	b083      	sub	sp, #12
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	4603      	mov	r3, r0
 800d04e:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 800d050:	bf00      	nop
 800d052:	370c      	adds	r7, #12
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 800d05c:	b490      	push	{r4, r7}
 800d05e:	b082      	sub	sp, #8
 800d060:	af00      	add	r7, sp, #0
 800d062:	4604      	mov	r4, r0
 800d064:	4608      	mov	r0, r1
 800d066:	4611      	mov	r1, r2
 800d068:	461a      	mov	r2, r3
 800d06a:	4623      	mov	r3, r4
 800d06c:	80fb      	strh	r3, [r7, #6]
 800d06e:	4603      	mov	r3, r0
 800d070:	80bb      	strh	r3, [r7, #4]
 800d072:	460b      	mov	r3, r1
 800d074:	807b      	strh	r3, [r7, #2]
 800d076:	4613      	mov	r3, r2
 800d078:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 800d07a:	bf00      	nop
 800d07c:	3708      	adds	r7, #8
 800d07e:	46bd      	mov	sp, r7
 800d080:	bc90      	pop	{r4, r7}
 800d082:	4770      	bx	lr

0800d084 <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 800d084:	b480      	push	{r7}
 800d086:	b083      	sub	sp, #12
 800d088:	af00      	add	r7, sp, #0
 800d08a:	4603      	mov	r3, r0
 800d08c:	460a      	mov	r2, r1
 800d08e:	80fb      	strh	r3, [r7, #6]
 800d090:	4613      	mov	r3, r2
 800d092:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 800d094:	bf00      	nop
 800d096:	370c      	adds	r7, #12
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr

0800d0a0 <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 800d0a0:	b480      	push	{r7}
 800d0a2:	b083      	sub	sp, #12
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	603a      	str	r2, [r7, #0]
 800d0aa:	80fb      	strh	r3, [r7, #6]
 800d0ac:	460b      	mov	r3, r1
 800d0ae:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 800d0b0:	bf00      	nop
 800d0b2:	370c      	adds	r7, #12
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ba:	4770      	bx	lr

0800d0bc <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 800d0bc:	b490      	push	{r4, r7}
 800d0be:	b082      	sub	sp, #8
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	4608      	mov	r0, r1
 800d0c6:	4611      	mov	r1, r2
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	4623      	mov	r3, r4
 800d0cc:	80fb      	strh	r3, [r7, #6]
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	717b      	strb	r3, [r7, #5]
 800d0d2:	460b      	mov	r3, r1
 800d0d4:	807b      	strh	r3, [r7, #2]
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 800d0da:	bf00      	nop
 800d0dc:	3708      	adds	r7, #8
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bc90      	pop	{r4, r7}
 800d0e2:	4770      	bx	lr

0800d0e4 <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 800d0e4:	b490      	push	{r4, r7}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	4604      	mov	r4, r0
 800d0ec:	4608      	mov	r0, r1
 800d0ee:	4611      	mov	r1, r2
 800d0f0:	461a      	mov	r2, r3
 800d0f2:	4623      	mov	r3, r4
 800d0f4:	80fb      	strh	r3, [r7, #6]
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	717b      	strb	r3, [r7, #5]
 800d0fa:	460b      	mov	r3, r1
 800d0fc:	807b      	strh	r3, [r7, #2]
 800d0fe:	4613      	mov	r3, r2
 800d100:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 800d102:	bf00      	nop
 800d104:	3708      	adds	r7, #8
 800d106:	46bd      	mov	sp, r7
 800d108:	bc90      	pop	{r4, r7}
 800d10a:	4770      	bx	lr

0800d10c <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 800d10c:	b480      	push	{r7}
 800d10e:	b083      	sub	sp, #12
 800d110:	af00      	add	r7, sp, #0
 800d112:	4603      	mov	r3, r0
 800d114:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 800d116:	bf00      	nop
 800d118:	370c      	adds	r7, #12
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr

0800d122 <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 800d122:	b480      	push	{r7}
 800d124:	b083      	sub	sp, #12
 800d126:	af00      	add	r7, sp, #0
 800d128:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 800d12a:	bf00      	nop
 800d12c:	370c      	adds	r7, #12
 800d12e:	46bd      	mov	sp, r7
 800d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d134:	4770      	bx	lr

0800d136 <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 800d136:	b480      	push	{r7}
 800d138:	b085      	sub	sp, #20
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
 800d140:	603b      	str	r3, [r7, #0]
 800d142:	4603      	mov	r3, r0
 800d144:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 800d146:	bf00      	nop
 800d148:	3714      	adds	r7, #20
 800d14a:	46bd      	mov	sp, r7
 800d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d150:	4770      	bx	lr

0800d152 <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 800d152:	b480      	push	{r7}
 800d154:	b083      	sub	sp, #12
 800d156:	af00      	add	r7, sp, #0
 800d158:	4603      	mov	r3, r0
 800d15a:	603a      	str	r2, [r7, #0]
 800d15c:	71fb      	strb	r3, [r7, #7]
 800d15e:	460b      	mov	r3, r1
 800d160:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 800d162:	bf00      	nop
 800d164:	370c      	adds	r7, #12
 800d166:	46bd      	mov	sp, r7
 800d168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16c:	4770      	bx	lr

0800d16e <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 800d16e:	b480      	push	{r7}
 800d170:	b083      	sub	sp, #12
 800d172:	af00      	add	r7, sp, #0
 800d174:	4603      	mov	r3, r0
 800d176:	603a      	str	r2, [r7, #0]
 800d178:	71fb      	strb	r3, [r7, #7]
 800d17a:	460b      	mov	r3, r1
 800d17c:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 800d17e:	bf00      	nop
 800d180:	370c      	adds	r7, #12
 800d182:	46bd      	mov	sp, r7
 800d184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d188:	4770      	bx	lr

0800d18a <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 800d18a:	b480      	push	{r7}
 800d18c:	b083      	sub	sp, #12
 800d18e:	af00      	add	r7, sp, #0
 800d190:	4603      	mov	r3, r0
 800d192:	603a      	str	r2, [r7, #0]
 800d194:	71fb      	strb	r3, [r7, #7]
 800d196:	460b      	mov	r3, r1
 800d198:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 800d19a:	bf00      	nop
 800d19c:	370c      	adds	r7, #12
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a4:	4770      	bx	lr

0800d1a6 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 800d1a6:	b580      	push	{r7, lr}
 800d1a8:	b088      	sub	sp, #32
 800d1aa:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d1b0:	f107 0308 	add.w	r3, r7, #8
 800d1b4:	2218      	movs	r2, #24
 800d1b6:	2100      	movs	r1, #0
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f001 fec9 	bl	800ef50 <memset>
  rq.ogf = 0x03;
 800d1be:	2303      	movs	r3, #3
 800d1c0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800d1c2:	2303      	movs	r3, #3
 800d1c4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d1c6:	1dfb      	adds	r3, r7, #7
 800d1c8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800d1ce:	f107 0308 	add.w	r3, r7, #8
 800d1d2:	2100      	movs	r1, #0
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f001 fab5 	bl	800e744 <hci_send_req>
 800d1da:	4603      	mov	r3, r0
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	da01      	bge.n	800d1e4 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d1e0:	23ff      	movs	r3, #255	@ 0xff
 800d1e2:	e005      	b.n	800d1f0 <hci_reset+0x4a>
  if (status) {
 800d1e4:	79fb      	ldrb	r3, [r7, #7]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d001      	beq.n	800d1ee <hci_reset+0x48>
    return status;
 800d1ea:	79fb      	ldrb	r3, [r7, #7]
 800d1ec:	e000      	b.n	800d1f0 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800d1ee:	2300      	movs	r3, #0
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3720      	adds	r7, #32
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <hci_read_local_version_information>:
tBleStatus hci_read_local_version_information(uint8_t *HCI_Version,
                                              uint16_t *HCI_Revision,
                                              uint8_t *LMP_PAL_Version,
                                              uint16_t *Manufacturer_Name,
                                              uint16_t *LMP_PAL_Subversion)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b08e      	sub	sp, #56	@ 0x38
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	60f8      	str	r0, [r7, #12]
 800d200:	60b9      	str	r1, [r7, #8]
 800d202:	607a      	str	r2, [r7, #4]
 800d204:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  hci_read_local_version_information_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d206:	f107 0314 	add.w	r3, r7, #20
 800d20a:	2209      	movs	r2, #9
 800d20c:	2100      	movs	r1, #0
 800d20e:	4618      	mov	r0, r3
 800d210:	f001 fe9e 	bl	800ef50 <memset>
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d214:	f107 0320 	add.w	r3, r7, #32
 800d218:	2218      	movs	r2, #24
 800d21a:	2100      	movs	r1, #0
 800d21c:	4618      	mov	r0, r3
 800d21e:	f001 fe97 	bl	800ef50 <memset>
  rq.ogf = 0x04;
 800d222:	2304      	movs	r3, #4
 800d224:	843b      	strh	r3, [r7, #32]
  rq.ocf = 0x001;
 800d226:	2301      	movs	r3, #1
 800d228:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.rparam = &resp;
 800d22a:	f107 0314 	add.w	r3, r7, #20
 800d22e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = sizeof(resp);
 800d230:	2309      	movs	r3, #9
 800d232:	637b      	str	r3, [r7, #52]	@ 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 800d234:	f107 0320 	add.w	r3, r7, #32
 800d238:	2100      	movs	r1, #0
 800d23a:	4618      	mov	r0, r3
 800d23c:	f001 fa82 	bl	800e744 <hci_send_req>
 800d240:	4603      	mov	r3, r0
 800d242:	2b00      	cmp	r3, #0
 800d244:	da01      	bge.n	800d24a <hci_read_local_version_information+0x52>
    return BLE_STATUS_TIMEOUT;
 800d246:	23ff      	movs	r3, #255	@ 0xff
 800d248:	e018      	b.n	800d27c <hci_read_local_version_information+0x84>
  if (resp.Status) {
 800d24a:	7d3b      	ldrb	r3, [r7, #20]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d001      	beq.n	800d254 <hci_read_local_version_information+0x5c>
    return resp.Status;
 800d250:	7d3b      	ldrb	r3, [r7, #20]
 800d252:	e013      	b.n	800d27c <hci_read_local_version_information+0x84>
  }
  *HCI_Version = btoh(resp.HCI_Version, 1);
 800d254:	7d7a      	ldrb	r2, [r7, #21]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	701a      	strb	r2, [r3, #0]
  *HCI_Revision = btoh(resp.HCI_Revision, 2);
 800d25a:	8afa      	ldrh	r2, [r7, #22]
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Version = btoh(resp.LMP_PAL_Version, 1);
 800d260:	7e3a      	ldrb	r2, [r7, #24]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	701a      	strb	r2, [r3, #0]
  *Manufacturer_Name = btoh(resp.Manufacturer_Name, 2);
 800d266:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800d26a:	b29a      	uxth	r2, r3
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	801a      	strh	r2, [r3, #0]
  *LMP_PAL_Subversion = btoh(resp.LMP_PAL_Subversion, 2);
 800d270:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800d274:	b29a      	uxth	r2, r3
 800d276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d278:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d27a:	2300      	movs	r3, #0
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3738      	adds	r7, #56	@ 0x38
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b0cc      	sub	sp, #304	@ 0x130
 800d288:	af00      	add	r7, sp, #0
 800d28a:	4602      	mov	r2, r0
 800d28c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d290:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d294:	6019      	str	r1, [r3, #0]
 800d296:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d29a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d29e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
 800d2a0:	f107 030c 	add.w	r3, r7, #12
 800d2a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d2a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2ac:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 800d2ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2be:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d2c2:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d2c6:	7812      	ldrb	r2, [r2, #0]
 800d2c8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d2ca:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d2ce:	3301      	adds	r3, #1
 800d2d0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 800d2d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2d8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d00a      	beq.n	800d2f8 <hci_le_set_scan_response_data+0x74>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 800d2e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2e6:	1c58      	adds	r0, r3, #1
 800d2e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d2ec:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d2f0:	221f      	movs	r2, #31
 800d2f2:	6819      	ldr	r1, [r3, #0]
 800d2f4:	f001 fe58 	bl	800efa8 <memcpy>
  }
  index_input += 31;
 800d2f8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d2fc:	331f      	adds	r3, #31
 800d2fe:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d302:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d306:	2218      	movs	r2, #24
 800d308:	2100      	movs	r1, #0
 800d30a:	4618      	mov	r0, r3
 800d30c:	f001 fe20 	bl	800ef50 <memset>
  rq.ogf = 0x08;
 800d310:	2308      	movs	r3, #8
 800d312:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x009;
 800d316:	2309      	movs	r3, #9
 800d318:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d31c:	f107 030c 	add.w	r3, r7, #12
 800d320:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d324:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d328:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d32c:	f107 030b 	add.w	r3, r7, #11
 800d330:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d334:	2301      	movs	r3, #1
 800d336:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d33a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d33e:	2100      	movs	r1, #0
 800d340:	4618      	mov	r0, r3
 800d342:	f001 f9ff 	bl	800e744 <hci_send_req>
 800d346:	4603      	mov	r3, r0
 800d348:	2b00      	cmp	r3, #0
 800d34a:	da01      	bge.n	800d350 <hci_le_set_scan_response_data+0xcc>
    return BLE_STATUS_TIMEOUT;
 800d34c:	23ff      	movs	r3, #255	@ 0xff
 800d34e:	e00d      	b.n	800d36c <hci_le_set_scan_response_data+0xe8>
  if (status) {
 800d350:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d354:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d005      	beq.n	800d36a <hci_le_set_scan_response_data+0xe6>
    return status;
 800d35e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d362:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	e000      	b.n	800d36c <hci_le_set_scan_response_data+0xe8>
  }
  return BLE_STATUS_SUCCESS;
 800d36a:	2300      	movs	r3, #0
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}

0800d376 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800d376:	b5b0      	push	{r4, r5, r7, lr}
 800d378:	b0ce      	sub	sp, #312	@ 0x138
 800d37a:	af00      	add	r7, sp, #0
 800d37c:	4605      	mov	r5, r0
 800d37e:	460c      	mov	r4, r1
 800d380:	4610      	mov	r0, r2
 800d382:	4619      	mov	r1, r3
 800d384:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d388:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d38c:	462a      	mov	r2, r5
 800d38e:	701a      	strb	r2, [r3, #0]
 800d390:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d394:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d398:	4622      	mov	r2, r4
 800d39a:	801a      	strh	r2, [r3, #0]
 800d39c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3a0:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	801a      	strh	r2, [r3, #0]
 800d3a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3ac:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d3b0:	460a      	mov	r2, r1
 800d3b2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800d3b4:	f107 030c 	add.w	r3, r7, #12
 800d3b8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800d3bc:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d3c0:	3308      	adds	r3, #8
 800d3c2:	f107 020c 	add.w	r2, r7, #12
 800d3c6:	4413      	add	r3, r2
 800d3c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800d3cc:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d3d0:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d3d4:	4413      	add	r3, r2
 800d3d6:	3309      	adds	r3, #9
 800d3d8:	f107 020c 	add.w	r2, r7, #12
 800d3dc:	4413      	add	r3, r2
 800d3de:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d3e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d3e6:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800d3f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d3f8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d3fc:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d400:	7812      	ldrb	r2, [r2, #0]
 800d402:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d404:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d408:	3301      	adds	r3, #1
 800d40a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800d40e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d412:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d416:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800d41a:	8812      	ldrh	r2, [r2, #0]
 800d41c:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800d420:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d424:	3302      	adds	r3, #2
 800d426:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800d42a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d42e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d432:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800d436:	8812      	ldrh	r2, [r2, #0]
 800d438:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800d43c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d440:	3302      	adds	r3, #2
 800d442:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800d446:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d44a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d44e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d452:	7812      	ldrb	r2, [r2, #0]
 800d454:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d456:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d45a:	3301      	adds	r3, #1
 800d45c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800d460:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d464:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d468:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d46a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d46e:	3301      	adds	r3, #1
 800d470:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800d474:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d478:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d47c:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800d47e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d482:	3301      	adds	r3, #1
 800d484:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 800d488:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d48c:	3308      	adds	r3, #8
 800d48e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d492:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800d496:	4618      	mov	r0, r3
 800d498:	f001 fd86 	bl	800efa8 <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 800d49c:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800d4a0:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d4a4:	4413      	add	r3, r2
 800d4a6:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800d4aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4ae:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d4b2:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800d4b4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d4b8:	3301      	adds	r3, #1
 800d4ba:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 800d4be:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d4c8:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f001 fd6b 	bl	800efa8 <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800d4d2:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800d4d6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d4da:	4413      	add	r3, r2
 800d4dc:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800d4e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4e4:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800d4e8:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d4ea:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d4ee:	3302      	adds	r3, #2
 800d4f0:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800d4f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4f8:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800d4fc:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800d4fe:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d502:	3302      	adds	r3, #2
 800d504:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d508:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d50c:	2218      	movs	r2, #24
 800d50e:	2100      	movs	r1, #0
 800d510:	4618      	mov	r0, r3
 800d512:	f001 fd1d 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800d516:	233f      	movs	r3, #63	@ 0x3f
 800d518:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800d51c:	2383      	movs	r3, #131	@ 0x83
 800d51e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d522:	f107 030c 	add.w	r3, r7, #12
 800d526:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d52a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d52e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d532:	f107 030b 	add.w	r3, r7, #11
 800d536:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d53a:	2301      	movs	r3, #1
 800d53c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d540:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d544:	2100      	movs	r1, #0
 800d546:	4618      	mov	r0, r3
 800d548:	f001 f8fc 	bl	800e744 <hci_send_req>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	da01      	bge.n	800d556 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800d552:	23ff      	movs	r3, #255	@ 0xff
 800d554:	e00d      	b.n	800d572 <aci_gap_set_discoverable+0x1fc>
  if (status) {
 800d556:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d55a:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d005      	beq.n	800d570 <aci_gap_set_discoverable+0x1fa>
    return status;
 800d564:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d568:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800d56c:	781b      	ldrb	r3, [r3, #0]
 800d56e:	e000      	b.n	800d572 <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 800d570:	2300      	movs	r3, #0
}
 800d572:	4618      	mov	r0, r3
 800d574:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800d578:	46bd      	mov	sp, r7
 800d57a:	bdb0      	pop	{r4, r5, r7, pc}

0800d57c <aci_gap_set_io_capability>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b0cc      	sub	sp, #304	@ 0x130
 800d580:	af00      	add	r7, sp, #0
 800d582:	4602      	mov	r2, r0
 800d584:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d588:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d58c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800d58e:	f107 030c 	add.w	r3, r7, #12
 800d592:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d596:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d59a:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d59e:	2200      	movs	r2, #0
 800d5a0:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->IO_Capability = htob(IO_Capability, 1);
 800d5a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5ac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d5b0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d5b4:	7812      	ldrb	r2, [r2, #0]
 800d5b6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d5b8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5bc:	3301      	adds	r3, #1
 800d5be:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d5c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d5c6:	2218      	movs	r2, #24
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f001 fcc0 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800d5d0:	233f      	movs	r3, #63	@ 0x3f
 800d5d2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800d5d6:	2385      	movs	r3, #133	@ 0x85
 800d5d8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d5dc:	f107 030c 	add.w	r3, r7, #12
 800d5e0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d5e4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d5e8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d5ec:	f107 030b 	add.w	r3, r7, #11
 800d5f0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d5fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d5fe:	2100      	movs	r1, #0
 800d600:	4618      	mov	r0, r3
 800d602:	f001 f89f 	bl	800e744 <hci_send_req>
 800d606:	4603      	mov	r3, r0
 800d608:	2b00      	cmp	r3, #0
 800d60a:	da01      	bge.n	800d610 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800d60c:	23ff      	movs	r3, #255	@ 0xff
 800d60e:	e00d      	b.n	800d62c <aci_gap_set_io_capability+0xb0>
  if (status) {
 800d610:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d614:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d005      	beq.n	800d62a <aci_gap_set_io_capability+0xae>
    return status;
 800d61e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d622:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	e000      	b.n	800d62c <aci_gap_set_io_capability+0xb0>
  }
  return BLE_STATUS_SUCCESS;
 800d62a:	2300      	movs	r3, #0
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}

0800d636 <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800d636:	b5b0      	push	{r4, r5, r7, lr}
 800d638:	b0cc      	sub	sp, #304	@ 0x130
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	4605      	mov	r5, r0
 800d63e:	460c      	mov	r4, r1
 800d640:	4610      	mov	r0, r2
 800d642:	4619      	mov	r1, r3
 800d644:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d648:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d64c:	462a      	mov	r2, r5
 800d64e:	701a      	strb	r2, [r3, #0]
 800d650:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d654:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d658:	4622      	mov	r2, r4
 800d65a:	701a      	strb	r2, [r3, #0]
 800d65c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d660:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d664:	4602      	mov	r2, r0
 800d666:	701a      	strb	r2, [r3, #0]
 800d668:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d66c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d670:	460a      	mov	r2, r1
 800d672:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800d674:	f107 030c 	add.w	r3, r7, #12
 800d678:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d67c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d680:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d684:	2200      	movs	r2, #0
 800d686:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d688:	2300      	movs	r3, #0
 800d68a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800d68e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d692:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d696:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d69a:	7812      	ldrb	r2, [r2, #0]
 800d69c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d69e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d6a2:	3301      	adds	r3, #1
 800d6a4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800d6a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d6ac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d6b0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d6b4:	7812      	ldrb	r2, [r2, #0]
 800d6b6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d6b8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d6bc:	3301      	adds	r3, #1
 800d6be:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->SC_Support = htob(SC_Support, 1);
 800d6c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d6c6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d6ca:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d6ce:	7812      	ldrb	r2, [r2, #0]
 800d6d0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d6d2:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800d6dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d6e0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d6e4:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d6e8:	7812      	ldrb	r2, [r2, #0]
 800d6ea:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800d6ec:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800d6f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d6fa:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800d6fe:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d700:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d704:	3301      	adds	r3, #1
 800d706:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800d70a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d70e:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800d712:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d714:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d718:	3301      	adds	r3, #1
 800d71a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800d71e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d722:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d726:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d728:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d72c:	3301      	adds	r3, #1
 800d72e:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800d732:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d736:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800d73a:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800d73e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d742:	3304      	adds	r3, #4
 800d744:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800d748:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d74c:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800d750:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800d752:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d756:	3301      	adds	r3, #1
 800d758:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d75c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d760:	2218      	movs	r2, #24
 800d762:	2100      	movs	r1, #0
 800d764:	4618      	mov	r0, r3
 800d766:	f001 fbf3 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800d76a:	233f      	movs	r3, #63	@ 0x3f
 800d76c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800d770:	2386      	movs	r3, #134	@ 0x86
 800d772:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d776:	f107 030c 	add.w	r3, r7, #12
 800d77a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d77e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d782:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d786:	f107 030b 	add.w	r3, r7, #11
 800d78a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d78e:	2301      	movs	r3, #1
 800d790:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d794:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d798:	2100      	movs	r1, #0
 800d79a:	4618      	mov	r0, r3
 800d79c:	f000 ffd2 	bl	800e744 <hci_send_req>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	da01      	bge.n	800d7aa <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800d7a6:	23ff      	movs	r3, #255	@ 0xff
 800d7a8:	e00d      	b.n	800d7c6 <aci_gap_set_authentication_requirement+0x190>
  if (status) {
 800d7aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7ae:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d7b2:	781b      	ldrb	r3, [r3, #0]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d005      	beq.n	800d7c4 <aci_gap_set_authentication_requirement+0x18e>
    return status;
 800d7b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7bc:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	e000      	b.n	800d7c6 <aci_gap_set_authentication_requirement+0x190>
  }
  return BLE_STATUS_SUCCESS;
 800d7c4:	2300      	movs	r3, #0
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d7cc:	46bd      	mov	sp, r7
 800d7ce:	bdb0      	pop	{r4, r5, r7, pc}

0800d7d0 <aci_gap_pass_key_resp>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle,
                                 uint32_t Pass_Key)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b0cc      	sub	sp, #304	@ 0x130
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7dc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d7e0:	6019      	str	r1, [r3, #0]
 800d7e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7e6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d7ea:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800d7ec:	f107 030c 	add.w	r3, r7, #12
 800d7f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d7f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7f8:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800d800:	2300      	movs	r3, #0
 800d802:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800d806:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d80a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d80e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d812:	8812      	ldrh	r2, [r2, #0]
 800d814:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d816:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d81a:	3302      	adds	r3, #2
 800d81c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Pass_Key = htob(Pass_Key, 4);
 800d820:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d824:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d828:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800d82c:	6812      	ldr	r2, [r2, #0]
 800d82e:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800d832:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d836:	3304      	adds	r3, #4
 800d838:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d83c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d840:	2218      	movs	r2, #24
 800d842:	2100      	movs	r1, #0
 800d844:	4618      	mov	r0, r3
 800d846:	f001 fb83 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800d84a:	233f      	movs	r3, #63	@ 0x3f
 800d84c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800d850:	2388      	movs	r3, #136	@ 0x88
 800d852:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d856:	f107 030c 	add.w	r3, r7, #12
 800d85a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d85e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800d862:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d866:	f107 030b 	add.w	r3, r7, #11
 800d86a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d86e:	2301      	movs	r3, #1
 800d870:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800d874:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d878:	2100      	movs	r1, #0
 800d87a:	4618      	mov	r0, r3
 800d87c:	f000 ff62 	bl	800e744 <hci_send_req>
 800d880:	4603      	mov	r3, r0
 800d882:	2b00      	cmp	r3, #0
 800d884:	da01      	bge.n	800d88a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800d886:	23ff      	movs	r3, #255	@ 0xff
 800d888:	e00d      	b.n	800d8a6 <aci_gap_pass_key_resp+0xd6>
  if (status) {
 800d88a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d88e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d892:	781b      	ldrb	r3, [r3, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d005      	beq.n	800d8a4 <aci_gap_pass_key_resp+0xd4>
    return status;
 800d898:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d89c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	e000      	b.n	800d8a6 <aci_gap_pass_key_resp+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800d8a4:	2300      	movs	r3, #0
}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}

0800d8b0 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800d8b0:	b590      	push	{r4, r7, lr}
 800d8b2:	b0cf      	sub	sp, #316	@ 0x13c
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	4604      	mov	r4, r0
 800d8b8:	4608      	mov	r0, r1
 800d8ba:	4611      	mov	r1, r2
 800d8bc:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d8c0:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800d8c4:	6013      	str	r3, [r2, #0]
 800d8c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8ca:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d8ce:	4622      	mov	r2, r4
 800d8d0:	701a      	strb	r2, [r3, #0]
 800d8d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8d6:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d8da:	4602      	mov	r2, r0
 800d8dc:	701a      	strb	r2, [r3, #0]
 800d8de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d8e2:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d8e6:	460a      	mov	r2, r1
 800d8e8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800d8ea:	f107 0314 	add.w	r3, r7, #20
 800d8ee:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800d8f2:	f107 030c 	add.w	r3, r7, #12
 800d8f6:	2207      	movs	r2, #7
 800d8f8:	2100      	movs	r1, #0
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f001 fb28 	bl	800ef50 <memset>
  uint8_t index_input = 0;
 800d900:	2300      	movs	r3, #0
 800d902:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Role = htob(Role, 1);
 800d906:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d90a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d90e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d912:	7812      	ldrb	r2, [r2, #0]
 800d914:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d916:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d91a:	3301      	adds	r3, #1
 800d91c:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800d920:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d924:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d928:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d92c:	7812      	ldrb	r2, [r2, #0]
 800d92e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d930:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d934:	3301      	adds	r3, #1
 800d936:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800d93a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d93e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d942:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800d946:	7812      	ldrb	r2, [r2, #0]
 800d948:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d94a:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d94e:	3301      	adds	r3, #1
 800d950:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800d954:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d958:	2218      	movs	r2, #24
 800d95a:	2100      	movs	r1, #0
 800d95c:	4618      	mov	r0, r3
 800d95e:	f001 faf7 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800d962:	233f      	movs	r3, #63	@ 0x3f
 800d964:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x08a;
 800d968:	238a      	movs	r3, #138	@ 0x8a
 800d96a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800d96e:	f107 0314 	add.w	r3, r7, #20
 800d972:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800d976:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800d97a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800d97e:	f107 030c 	add.w	r3, r7, #12
 800d982:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800d986:	2307      	movs	r3, #7
 800d988:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800d98c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800d990:	2100      	movs	r1, #0
 800d992:	4618      	mov	r0, r3
 800d994:	f000 fed6 	bl	800e744 <hci_send_req>
 800d998:	4603      	mov	r3, r0
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	da01      	bge.n	800d9a2 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800d99e:	23ff      	movs	r3, #255	@ 0xff
 800d9a0:	e02e      	b.n	800da00 <aci_gap_init+0x150>
  if (resp.Status) {
 800d9a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d9aa:	781b      	ldrb	r3, [r3, #0]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d005      	beq.n	800d9bc <aci_gap_init+0x10c>
    return resp.Status;
 800d9b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	e021      	b.n	800da00 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800d9bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d9c4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d9c8:	b29a      	uxth	r2, r3
 800d9ca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9ce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800d9d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9da:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d9de:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800d9e2:	b29a      	uxth	r2, r3
 800d9e4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800d9e8:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800d9ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d9f2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800d9f6:	b29a      	uxth	r2, r3
 800d9f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800d9fc:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d9fe:	2300      	movs	r3, #0
}
 800da00:	4618      	mov	r0, r3
 800da02:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800da06:	46bd      	mov	sp, r7
 800da08:	bd90      	pop	{r4, r7, pc}

0800da0a <aci_gap_slave_security_req>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle)
{
 800da0a:	b580      	push	{r7, lr}
 800da0c:	b0cc      	sub	sp, #304	@ 0x130
 800da0e:	af00      	add	r7, sp, #0
 800da10:	4602      	mov	r2, r0
 800da12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800da16:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800da1a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_slave_security_req_cp0 *cp0 = (aci_gap_slave_security_req_cp0*)(cmd_buffer);
 800da1c:	f107 030c 	add.w	r3, r7, #12
 800da20:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800da24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800da28:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800da2c:	2200      	movs	r2, #0
 800da2e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800da30:	2300      	movs	r3, #0
 800da32:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800da36:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800da3a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800da3e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800da42:	8812      	ldrh	r2, [r2, #0]
 800da44:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800da46:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800da4a:	3302      	adds	r3, #2
 800da4c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800da50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da54:	2218      	movs	r2, #24
 800da56:	2100      	movs	r1, #0
 800da58:	4618      	mov	r0, r3
 800da5a:	f001 fa79 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800da5e:	233f      	movs	r3, #63	@ 0x3f
 800da60:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800da64:	238d      	movs	r3, #141	@ 0x8d
 800da66:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800da6a:	230f      	movs	r3, #15
 800da6c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800da70:	f107 030c 	add.w	r3, r7, #12
 800da74:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800da78:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800da7c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800da80:	f107 030b 	add.w	r3, r7, #11
 800da84:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800da88:	2301      	movs	r3, #1
 800da8a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800da8e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800da92:	2100      	movs	r1, #0
 800da94:	4618      	mov	r0, r3
 800da96:	f000 fe55 	bl	800e744 <hci_send_req>
 800da9a:	4603      	mov	r3, r0
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	da01      	bge.n	800daa4 <aci_gap_slave_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800daa0:	23ff      	movs	r3, #255	@ 0xff
 800daa2:	e00d      	b.n	800dac0 <aci_gap_slave_security_req+0xb6>
  if (status) {
 800daa4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800daa8:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d005      	beq.n	800dabe <aci_gap_slave_security_req+0xb4>
    return status;
 800dab2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dab6:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800daba:	781b      	ldrb	r3, [r3, #0]
 800dabc:	e000      	b.n	800dac0 <aci_gap_slave_security_req+0xb6>
  }
  return BLE_STATUS_SUCCESS;
 800dabe:	2300      	movs	r3, #0
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <aci_gap_update_adv_data>:
tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b0cc      	sub	sp, #304	@ 0x130
 800dace:	af00      	add	r7, sp, #0
 800dad0:	4602      	mov	r2, r0
 800dad2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dad6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dada:	6019      	str	r1, [r3, #0]
 800dadc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dae0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800dae4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800dae6:	f107 030c 	add.w	r3, r7, #12
 800daea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800daee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800daf2:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800daf6:	2200      	movs	r2, #0
 800daf8:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800dafa:	2300      	movs	r3, #0
 800dafc:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800db00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800db04:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800db08:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800db0c:	7812      	ldrb	r2, [r2, #0]
 800db0e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800db10:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800db14:	3301      	adds	r3, #1
 800db16:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen*sizeof(uint8_t));
 800db1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800db1e:	1c58      	adds	r0, r3, #1
 800db20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db24:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800db28:	781a      	ldrb	r2, [r3, #0]
 800db2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db2e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800db32:	6819      	ldr	r1, [r3, #0]
 800db34:	f001 fa38 	bl	800efa8 <memcpy>
    index_input += AdvDataLen*sizeof(uint8_t);
 800db38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db3c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800db40:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	4413      	add	r3, r2
 800db48:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800db4c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800db50:	2218      	movs	r2, #24
 800db52:	2100      	movs	r1, #0
 800db54:	4618      	mov	r0, r3
 800db56:	f001 f9fb 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800db5a:	233f      	movs	r3, #63	@ 0x3f
 800db5c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800db60:	238e      	movs	r3, #142	@ 0x8e
 800db62:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800db66:	f107 030c 	add.w	r3, r7, #12
 800db6a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800db6e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800db72:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800db76:	f107 030b 	add.w	r3, r7, #11
 800db7a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800db7e:	2301      	movs	r3, #1
 800db80:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800db84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800db88:	2100      	movs	r1, #0
 800db8a:	4618      	mov	r0, r3
 800db8c:	f000 fdda 	bl	800e744 <hci_send_req>
 800db90:	4603      	mov	r3, r0
 800db92:	2b00      	cmp	r3, #0
 800db94:	da01      	bge.n	800db9a <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800db96:	23ff      	movs	r3, #255	@ 0xff
 800db98:	e00d      	b.n	800dbb6 <aci_gap_update_adv_data+0xec>
  if (status) {
 800db9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db9e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800dba2:	781b      	ldrb	r3, [r3, #0]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d005      	beq.n	800dbb4 <aci_gap_update_adv_data+0xea>
    return status;
 800dba8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dbac:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800dbb0:	781b      	ldrb	r3, [r3, #0]
 800dbb2:	e000      	b.n	800dbb6 <aci_gap_update_adv_data+0xec>
  }
  return BLE_STATUS_SUCCESS;
 800dbb4:	2300      	movs	r3, #0
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <aci_gap_clear_security_db>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gap_clear_security_db(void)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b088      	sub	sp, #32
 800dbc4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dbca:	f107 0308 	add.w	r3, r7, #8
 800dbce:	2218      	movs	r2, #24
 800dbd0:	2100      	movs	r1, #0
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f001 f9bc 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800dbd8:	233f      	movs	r3, #63	@ 0x3f
 800dbda:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800dbdc:	2394      	movs	r3, #148	@ 0x94
 800dbde:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800dbe0:	1dfb      	adds	r3, r7, #7
 800dbe2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800dbe8:	f107 0308 	add.w	r3, r7, #8
 800dbec:	2100      	movs	r1, #0
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f000 fda8 	bl	800e744 <hci_send_req>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	da01      	bge.n	800dbfe <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800dbfa:	23ff      	movs	r3, #255	@ 0xff
 800dbfc:	e005      	b.n	800dc0a <aci_gap_clear_security_db+0x4a>
  if (status) {
 800dbfe:	79fb      	ldrb	r3, [r7, #7]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d001      	beq.n	800dc08 <aci_gap_clear_security_db+0x48>
    return status;
 800dc04:	79fb      	ldrb	r3, [r7, #7]
 800dc06:	e000      	b.n	800dc0a <aci_gap_clear_security_db+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800dc08:	2300      	movs	r3, #0
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	3720      	adds	r7, #32
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}

0800dc12 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 800dc12:	b580      	push	{r7, lr}
 800dc14:	b088      	sub	sp, #32
 800dc16:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dc1c:	f107 0308 	add.w	r3, r7, #8
 800dc20:	2218      	movs	r2, #24
 800dc22:	2100      	movs	r1, #0
 800dc24:	4618      	mov	r0, r3
 800dc26:	f001 f993 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800dc2a:	233f      	movs	r3, #63	@ 0x3f
 800dc2c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800dc2e:	f240 1301 	movw	r3, #257	@ 0x101
 800dc32:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800dc34:	1dfb      	adds	r3, r7, #7
 800dc36:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800dc38:	2301      	movs	r3, #1
 800dc3a:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800dc3c:	f107 0308 	add.w	r3, r7, #8
 800dc40:	2100      	movs	r1, #0
 800dc42:	4618      	mov	r0, r3
 800dc44:	f000 fd7e 	bl	800e744 <hci_send_req>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	da01      	bge.n	800dc52 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800dc4e:	23ff      	movs	r3, #255	@ 0xff
 800dc50:	e005      	b.n	800dc5e <aci_gatt_init+0x4c>
  if (status) {
 800dc52:	79fb      	ldrb	r3, [r7, #7]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d001      	beq.n	800dc5c <aci_gatt_init+0x4a>
    return status;
 800dc58:	79fb      	ldrb	r3, [r7, #7]
 800dc5a:	e000      	b.n	800dc5e <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800dc5c:	2300      	movs	r3, #0
}
 800dc5e:	4618      	mov	r0, r3
 800dc60:	3720      	adds	r7, #32
 800dc62:	46bd      	mov	sp, r7
 800dc64:	bd80      	pop	{r7, pc}

0800dc66 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800dc66:	b590      	push	{r4, r7, lr}
 800dc68:	b0cf      	sub	sp, #316	@ 0x13c
 800dc6a:	af00      	add	r7, sp, #0
 800dc6c:	4604      	mov	r4, r0
 800dc6e:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800dc72:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800dc76:	6001      	str	r1, [r0, #0]
 800dc78:	4610      	mov	r0, r2
 800dc7a:	4619      	mov	r1, r3
 800dc7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc80:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dc84:	4622      	mov	r2, r4
 800dc86:	701a      	strb	r2, [r3, #0]
 800dc88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc8c:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800dc90:	4602      	mov	r2, r0
 800dc92:	701a      	strb	r2, [r3, #0]
 800dc94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dc98:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dc9c:	460a      	mov	r2, r1
 800dc9e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800dca0:	f107 030c 	add.w	r3, r7, #12
 800dca4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800dca8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcac:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dcb0:	781b      	ldrb	r3, [r3, #0]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d00a      	beq.n	800dccc <aci_gatt_add_service+0x66>
 800dcb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dcba:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dcbe:	781b      	ldrb	r3, [r3, #0]
 800dcc0:	2b02      	cmp	r3, #2
 800dcc2:	d101      	bne.n	800dcc8 <aci_gatt_add_service+0x62>
 800dcc4:	2311      	movs	r3, #17
 800dcc6:	e002      	b.n	800dcce <aci_gatt_add_service+0x68>
 800dcc8:	2301      	movs	r3, #1
 800dcca:	e000      	b.n	800dcce <aci_gatt_add_service+0x68>
 800dccc:	2303      	movs	r3, #3
 800dcce:	f107 020c 	add.w	r2, r7, #12
 800dcd2:	4413      	add	r3, r2
 800dcd4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800dcd8:	f107 0308 	add.w	r3, r7, #8
 800dcdc:	2203      	movs	r2, #3
 800dcde:	2100      	movs	r1, #0
 800dce0:	4618      	mov	r0, r3
 800dce2:	f001 f935 	bl	800ef50 <memset>
  uint8_t index_input = 0;
 800dce6:	2300      	movs	r3, #0
 800dce8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800dcec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dcf0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dcf4:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800dcf8:	7812      	ldrb	r2, [r2, #0]
 800dcfa:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dcfc:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dd00:	3301      	adds	r3, #1
 800dd02:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800dd06:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd0a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800dd0e:	781b      	ldrb	r3, [r3, #0]
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d002      	beq.n	800dd1a <aci_gatt_add_service+0xb4>
 800dd14:	2b02      	cmp	r3, #2
 800dd16:	d004      	beq.n	800dd22 <aci_gatt_add_service+0xbc>
 800dd18:	e007      	b.n	800dd2a <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 800dd1a:	2302      	movs	r3, #2
 800dd1c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800dd20:	e005      	b.n	800dd2e <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800dd22:	2310      	movs	r3, #16
 800dd24:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800dd28:	e001      	b.n	800dd2e <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800dd2a:	2347      	movs	r3, #71	@ 0x47
 800dd2c:	e06c      	b.n	800de08 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800dd2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dd32:	1c58      	adds	r0, r3, #1
 800dd34:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800dd38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dd3c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800dd40:	6819      	ldr	r1, [r3, #0]
 800dd42:	f001 f931 	bl	800efa8 <memcpy>
    index_input += size;
 800dd46:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800dd4a:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800dd4e:	4413      	add	r3, r2
 800dd50:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800dd54:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dd58:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dd5c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dd60:	7812      	ldrb	r2, [r2, #0]
 800dd62:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800dd64:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dd68:	3301      	adds	r3, #1
 800dd6a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800dd6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dd72:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dd76:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800dd7a:	7812      	ldrb	r2, [r2, #0]
 800dd7c:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800dd7e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800dd82:	3301      	adds	r3, #1
 800dd84:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800dd88:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dd8c:	2218      	movs	r2, #24
 800dd8e:	2100      	movs	r1, #0
 800dd90:	4618      	mov	r0, r3
 800dd92:	f001 f8dd 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800dd96:	233f      	movs	r3, #63	@ 0x3f
 800dd98:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800dd9c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800dda0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dda4:	f107 030c 	add.w	r3, r7, #12
 800dda8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ddac:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800ddb0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800ddb4:	f107 0308 	add.w	r3, r7, #8
 800ddb8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800ddbc:	2303      	movs	r3, #3
 800ddbe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ddc2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ddc6:	2100      	movs	r1, #0
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f000 fcbb 	bl	800e744 <hci_send_req>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	da01      	bge.n	800ddd8 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800ddd4:	23ff      	movs	r3, #255	@ 0xff
 800ddd6:	e017      	b.n	800de08 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 800ddd8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800dddc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dde0:	781b      	ldrb	r3, [r3, #0]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d005      	beq.n	800ddf2 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800dde6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ddea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ddee:	781b      	ldrb	r3, [r3, #0]
 800ddf0:	e00a      	b.n	800de08 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800ddf2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800ddf6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ddfa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ddfe:	b29a      	uxth	r2, r3
 800de00:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800de04:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800de06:	2300      	movs	r3, #0
}
 800de08:	4618      	mov	r0, r3
 800de0a:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd90      	pop	{r4, r7, pc}

0800de12 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800de12:	b590      	push	{r4, r7, lr}
 800de14:	b0d1      	sub	sp, #324	@ 0x144
 800de16:	af00      	add	r7, sp, #0
 800de18:	4604      	mov	r4, r0
 800de1a:	4608      	mov	r0, r1
 800de1c:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800de20:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800de24:	600a      	str	r2, [r1, #0]
 800de26:	4619      	mov	r1, r3
 800de28:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800de2c:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800de30:	4622      	mov	r2, r4
 800de32:	801a      	strh	r2, [r3, #0]
 800de34:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800de38:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800de3c:	4602      	mov	r2, r0
 800de3e:	701a      	strb	r2, [r3, #0]
 800de40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800de44:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800de48:	460a      	mov	r2, r1
 800de4a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800de4c:	f107 0314 	add.w	r3, r7, #20
 800de50:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800de54:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800de58:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	2b01      	cmp	r3, #1
 800de60:	d00a      	beq.n	800de78 <aci_gatt_add_char+0x66>
 800de62:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800de66:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	2b02      	cmp	r3, #2
 800de6e:	d101      	bne.n	800de74 <aci_gatt_add_char+0x62>
 800de70:	2313      	movs	r3, #19
 800de72:	e002      	b.n	800de7a <aci_gatt_add_char+0x68>
 800de74:	2303      	movs	r3, #3
 800de76:	e000      	b.n	800de7a <aci_gatt_add_char+0x68>
 800de78:	2305      	movs	r3, #5
 800de7a:	f107 0214 	add.w	r2, r7, #20
 800de7e:	4413      	add	r3, r2
 800de80:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800de84:	f107 0310 	add.w	r3, r7, #16
 800de88:	2203      	movs	r2, #3
 800de8a:	2100      	movs	r1, #0
 800de8c:	4618      	mov	r0, r3
 800de8e:	f001 f85f 	bl	800ef50 <memset>
  uint8_t index_input = 0;
 800de92:	2300      	movs	r3, #0
 800de94:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 800de98:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800de9c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800dea0:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dea4:	8812      	ldrh	r2, [r2, #0]
 800dea6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800dea8:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800deac:	3302      	adds	r3, #2
 800deae:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800deb2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800deb6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800deba:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800debe:	7812      	ldrb	r2, [r2, #0]
 800dec0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800dec2:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800dec6:	3301      	adds	r3, #1
 800dec8:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800decc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ded0:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	2b01      	cmp	r3, #1
 800ded8:	d002      	beq.n	800dee0 <aci_gatt_add_char+0xce>
 800deda:	2b02      	cmp	r3, #2
 800dedc:	d004      	beq.n	800dee8 <aci_gatt_add_char+0xd6>
 800dede:	e007      	b.n	800def0 <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800dee0:	2302      	movs	r3, #2
 800dee2:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800dee6:	e005      	b.n	800def4 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800dee8:	2310      	movs	r3, #16
 800deea:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800deee:	e001      	b.n	800def4 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800def0:	2347      	movs	r3, #71	@ 0x47
 800def2:	e091      	b.n	800e018 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800def4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800def8:	1cd8      	adds	r0, r3, #3
 800defa:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800defe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800df02:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800df06:	6819      	ldr	r1, [r3, #0]
 800df08:	f001 f84e 	bl	800efa8 <memcpy>
    index_input += size;
 800df0c:	f897 2133 	ldrb.w	r2, [r7, #307]	@ 0x133
 800df10:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800df14:	4413      	add	r3, r2
 800df16:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800df1a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800df1e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800df22:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800df26:	8812      	ldrh	r2, [r2, #0]
 800df28:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800df2a:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800df2e:	3302      	adds	r3, #2
 800df30:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800df34:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800df38:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800df3c:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800df3e:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800df42:	3301      	adds	r3, #1
 800df44:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800df48:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800df4c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800df50:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800df52:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800df56:	3301      	adds	r3, #1
 800df58:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800df5c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800df60:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800df64:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800df66:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800df6a:	3301      	adds	r3, #1
 800df6c:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800df70:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800df74:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800df78:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800df7a:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800df7e:	3301      	adds	r3, #1
 800df80:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800df84:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800df88:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800df8c:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800df8e:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800df92:	3301      	adds	r3, #1
 800df94:	f887 3133 	strb.w	r3, [r7, #307]	@ 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800df98:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800df9c:	2218      	movs	r2, #24
 800df9e:	2100      	movs	r1, #0
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f000 ffd5 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800dfa6:	233f      	movs	r3, #63	@ 0x3f
 800dfa8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800dfac:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800dfb0:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800dfb4:	f107 0314 	add.w	r3, r7, #20
 800dfb8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800dfbc:	f897 3133 	ldrb.w	r3, [r7, #307]	@ 0x133
 800dfc0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800dfc4:	f107 0310 	add.w	r3, r7, #16
 800dfc8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800dfcc:	2303      	movs	r3, #3
 800dfce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800dfd2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800dfd6:	2100      	movs	r1, #0
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f000 fbb3 	bl	800e744 <hci_send_req>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	da01      	bge.n	800dfe8 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800dfe4:	23ff      	movs	r3, #255	@ 0xff
 800dfe6:	e017      	b.n	800e018 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 800dfe8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dfec:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dff0:	781b      	ldrb	r3, [r3, #0]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d005      	beq.n	800e002 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800dff6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dffa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dffe:	781b      	ldrb	r3, [r3, #0]
 800e000:	e00a      	b.n	800e018 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800e002:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800e006:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e00a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e00e:	b29a      	uxth	r2, r3
 800e010:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800e014:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e016:	2300      	movs	r3, #0
}
 800e018:	4618      	mov	r0, r3
 800e01a:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800e01e:	46bd      	mov	sp, r7
 800e020:	bd90      	pop	{r4, r7, pc}

0800e022 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800e022:	b5b0      	push	{r4, r5, r7, lr}
 800e024:	b0cc      	sub	sp, #304	@ 0x130
 800e026:	af00      	add	r7, sp, #0
 800e028:	4605      	mov	r5, r0
 800e02a:	460c      	mov	r4, r1
 800e02c:	4610      	mov	r0, r2
 800e02e:	4619      	mov	r1, r3
 800e030:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e034:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e038:	462a      	mov	r2, r5
 800e03a:	801a      	strh	r2, [r3, #0]
 800e03c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e040:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e044:	4622      	mov	r2, r4
 800e046:	801a      	strh	r2, [r3, #0]
 800e048:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e04c:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800e050:	4602      	mov	r2, r0
 800e052:	701a      	strb	r2, [r3, #0]
 800e054:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e058:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e05c:	460a      	mov	r2, r1
 800e05e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800e060:	f107 030c 	add.w	r3, r7, #12
 800e064:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e068:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e06c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e070:	2200      	movs	r2, #0
 800e072:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e074:	2300      	movs	r3, #0
 800e076:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 800e07a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e07e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e082:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e086:	8812      	ldrh	r2, [r2, #0]
 800e088:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e08a:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e08e:	3302      	adds	r3, #2
 800e090:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 800e094:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e098:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e09c:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800e0a0:	8812      	ldrh	r2, [r2, #0]
 800e0a2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800e0a4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e0a8:	3302      	adds	r3, #2
 800e0aa:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800e0ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e0b6:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800e0ba:	7812      	ldrb	r2, [r2, #0]
 800e0bc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800e0be:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800e0c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0cc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e0d0:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800e0d4:	7812      	ldrb	r2, [r2, #0]
 800e0d6:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800e0d8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e0dc:	3301      	adds	r3, #1
 800e0de:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800e0e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0e6:	1d98      	adds	r0, r3, #6
 800e0e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e0ec:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800e0f8:	f000 ff56 	bl	800efa8 <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 800e0fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e100:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e104:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	4413      	add	r3, r2
 800e10c:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e110:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e114:	2218      	movs	r2, #24
 800e116:	2100      	movs	r1, #0
 800e118:	4618      	mov	r0, r3
 800e11a:	f000 ff19 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800e11e:	233f      	movs	r3, #63	@ 0x3f
 800e120:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800e124:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800e128:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e12c:	f107 030c 	add.w	r3, r7, #12
 800e130:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e134:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e138:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e13c:	f107 030b 	add.w	r3, r7, #11
 800e140:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e144:	2301      	movs	r3, #1
 800e146:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e14a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e14e:	2100      	movs	r1, #0
 800e150:	4618      	mov	r0, r3
 800e152:	f000 faf7 	bl	800e744 <hci_send_req>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	da01      	bge.n	800e160 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800e15c:	23ff      	movs	r3, #255	@ 0xff
 800e15e:	e00d      	b.n	800e17c <aci_gatt_update_char_value+0x15a>
  if (status) {
 800e160:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e164:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d005      	beq.n	800e17a <aci_gatt_update_char_value+0x158>
    return status;
 800e16e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e172:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e176:	781b      	ldrb	r3, [r3, #0]
 800e178:	e000      	b.n	800e17c <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 800e17a:	2300      	movs	r3, #0
}
 800e17c:	4618      	mov	r0, r3
 800e17e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e182:	46bd      	mov	sp, r7
 800e184:	bdb0      	pop	{r4, r5, r7, pc}

0800e186 <aci_gatt_allow_read>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle)
{
 800e186:	b580      	push	{r7, lr}
 800e188:	b0cc      	sub	sp, #304	@ 0x130
 800e18a:	af00      	add	r7, sp, #0
 800e18c:	4602      	mov	r2, r0
 800e18e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e192:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e196:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 800e198:	f107 030c 	add.w	r3, r7, #12
 800e19c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e1a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e1a4:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800e1b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e1b6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e1ba:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e1be:	8812      	ldrh	r2, [r2, #0]
 800e1c0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e1c2:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e1c6:	3302      	adds	r3, #2
 800e1c8:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e1cc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e1d0:	2218      	movs	r2, #24
 800e1d2:	2100      	movs	r1, #0
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f000 febb 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800e1da:	233f      	movs	r3, #63	@ 0x3f
 800e1dc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 800e1e0:	f240 1327 	movw	r3, #295	@ 0x127
 800e1e4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e1e8:	f107 030c 	add.w	r3, r7, #12
 800e1ec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e1f0:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e1f4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e1f8:	f107 030b 	add.w	r3, r7, #11
 800e1fc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e200:	2301      	movs	r3, #1
 800e202:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e206:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e20a:	2100      	movs	r1, #0
 800e20c:	4618      	mov	r0, r3
 800e20e:	f000 fa99 	bl	800e744 <hci_send_req>
 800e212:	4603      	mov	r3, r0
 800e214:	2b00      	cmp	r3, #0
 800e216:	da01      	bge.n	800e21c <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 800e218:	23ff      	movs	r3, #255	@ 0xff
 800e21a:	e00d      	b.n	800e238 <aci_gatt_allow_read+0xb2>
  if (status) {
 800e21c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e220:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d005      	beq.n	800e236 <aci_gatt_allow_read+0xb0>
    return status;
 800e22a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e22e:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e232:	781b      	ldrb	r3, [r3, #0]
 800e234:	e000      	b.n	800e238 <aci_gatt_allow_read+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800e236:	2300      	movs	r3, #0
}
 800e238:	4618      	mov	r0, r3
 800e23a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e23e:	46bd      	mov	sp, r7
 800e240:	bd80      	pop	{r7, pc}

0800e242 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800e242:	b580      	push	{r7, lr}
 800e244:	b0cc      	sub	sp, #304	@ 0x130
 800e246:	af00      	add	r7, sp, #0
 800e248:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e24c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e250:	601a      	str	r2, [r3, #0]
 800e252:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e256:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e25a:	4602      	mov	r2, r0
 800e25c:	701a      	strb	r2, [r3, #0]
 800e25e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e262:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e266:	460a      	mov	r2, r1
 800e268:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800e26a:	f107 030c 	add.w	r3, r7, #12
 800e26e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e272:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e276:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e27a:	2200      	movs	r2, #0
 800e27c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e27e:	2300      	movs	r3, #0
 800e280:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Offset = htob(Offset, 1);
 800e284:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e288:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e28c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e290:	7812      	ldrb	r2, [r2, #0]
 800e292:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e294:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e298:	3301      	adds	r3, #1
 800e29a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->Length = htob(Length, 1);
 800e29e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e2a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e2a6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e2aa:	7812      	ldrb	r2, [r2, #0]
 800e2ac:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e2ae:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e2b2:	3301      	adds	r3, #1
 800e2b4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800e2b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e2bc:	1c98      	adds	r0, r3, #2
 800e2be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2c2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e2c6:	781a      	ldrb	r2, [r3, #0]
 800e2c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2cc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e2d0:	6819      	ldr	r1, [r3, #0]
 800e2d2:	f000 fe69 	bl	800efa8 <memcpy>
    index_input += Length*sizeof(uint8_t);
 800e2d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e2da:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e2de:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	4413      	add	r3, r2
 800e2e6:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e2ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e2ee:	2218      	movs	r2, #24
 800e2f0:	2100      	movs	r1, #0
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	f000 fe2c 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800e2f8:	233f      	movs	r3, #63	@ 0x3f
 800e2fa:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800e2fe:	230c      	movs	r3, #12
 800e300:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e304:	f107 030c 	add.w	r3, r7, #12
 800e308:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e30c:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e310:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e314:	f107 030b 	add.w	r3, r7, #11
 800e318:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e31c:	2301      	movs	r3, #1
 800e31e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e322:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e326:	2100      	movs	r1, #0
 800e328:	4618      	mov	r0, r3
 800e32a:	f000 fa0b 	bl	800e744 <hci_send_req>
 800e32e:	4603      	mov	r3, r0
 800e330:	2b00      	cmp	r3, #0
 800e332:	da01      	bge.n	800e338 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800e334:	23ff      	movs	r3, #255	@ 0xff
 800e336:	e00d      	b.n	800e354 <aci_hal_write_config_data+0x112>
  if (status) {
 800e338:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e33c:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e340:	781b      	ldrb	r3, [r3, #0]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d005      	beq.n	800e352 <aci_hal_write_config_data+0x110>
    return status;
 800e346:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e34a:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e34e:	781b      	ldrb	r3, [r3, #0]
 800e350:	e000      	b.n	800e354 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800e352:	2300      	movs	r3, #0
}
 800e354:	4618      	mov	r0, r3
 800e356:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}

0800e35e <aci_hal_read_config_data>:
tBleStatus aci_hal_read_config_data(uint8_t Offset,
                                    uint8_t *Data_Length,
                                    uint8_t Data[])
{
 800e35e:	b580      	push	{r7, lr}
 800e360:	b0ee      	sub	sp, #440	@ 0x1b8
 800e362:	af00      	add	r7, sp, #0
 800e364:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e368:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800e36c:	6019      	str	r1, [r3, #0]
 800e36e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e372:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800e376:	601a      	str	r2, [r3, #0]
 800e378:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e37c:	f2a3 13a9 	subw	r3, r3, #425	@ 0x1a9
 800e380:	4602      	mov	r2, r0
 800e382:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer);
 800e384:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e388:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  aci_hal_read_config_data_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800e38c:	f107 0314 	add.w	r3, r7, #20
 800e390:	2280      	movs	r2, #128	@ 0x80
 800e392:	2100      	movs	r1, #0
 800e394:	4618      	mov	r0, r3
 800e396:	f000 fddb 	bl	800ef50 <memset>
  uint8_t index_input = 0;
 800e39a:	2300      	movs	r3, #0
 800e39c:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
  cp0->Offset = htob(Offset, 1);
 800e3a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800e3a4:	f507 72dc 	add.w	r2, r7, #440	@ 0x1b8
 800e3a8:	f2a2 12a9 	subw	r2, r2, #425	@ 0x1a9
 800e3ac:	7812      	ldrb	r2, [r2, #0]
 800e3ae:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e3b0:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800e3b4:	3301      	adds	r3, #1
 800e3b6:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e3ba:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800e3be:	2218      	movs	r2, #24
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	f000 fdc4 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800e3c8:	233f      	movs	r3, #63	@ 0x3f
 800e3ca:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198
  rq.ocf = 0x00d;
 800e3ce:	230d      	movs	r3, #13
 800e3d0:	f8a7 319a 	strh.w	r3, [r7, #410]	@ 0x19a
  rq.cparam = cmd_buffer;
 800e3d4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e3d8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
  rq.clen = index_input;
 800e3dc:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 800e3e0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
  rq.rparam = &resp;
 800e3e4:	f107 0314 	add.w	r3, r7, #20
 800e3e8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
  rq.rlen = sizeof(resp);
 800e3ec:	2380      	movs	r3, #128	@ 0x80
 800e3ee:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  if (hci_send_req(&rq, FALSE) < 0)
 800e3f2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800e3f6:	2100      	movs	r1, #0
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	f000 f9a3 	bl	800e744 <hci_send_req>
 800e3fe:	4603      	mov	r3, r0
 800e400:	2b00      	cmp	r3, #0
 800e402:	da01      	bge.n	800e408 <aci_hal_read_config_data+0xaa>
    return BLE_STATUS_TIMEOUT;
 800e404:	23ff      	movs	r3, #255	@ 0xff
 800e406:	e029      	b.n	800e45c <aci_hal_read_config_data+0xfe>
  if (resp.Status) {
 800e408:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e40c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800e410:	781b      	ldrb	r3, [r3, #0]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d005      	beq.n	800e422 <aci_hal_read_config_data+0xc4>
    return resp.Status;
 800e416:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e41a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	e01c      	b.n	800e45c <aci_hal_read_config_data+0xfe>
  }
  *Data_Length = btoh(resp.Data_Length, 1);
 800e422:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e426:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800e42a:	785a      	ldrb	r2, [r3, #1]
 800e42c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e430:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	701a      	strb	r2, [r3, #0]
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
 800e438:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e43c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	781b      	ldrb	r3, [r3, #0]
 800e444:	461a      	mov	r2, r3
 800e446:	f107 0314 	add.w	r3, r7, #20
 800e44a:	1c99      	adds	r1, r3, #2
 800e44c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800e450:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800e454:	6818      	ldr	r0, [r3, #0]
 800e456:	f000 fda7 	bl	800efa8 <memcpy>
  return BLE_STATUS_SUCCESS;
 800e45a:	2300      	movs	r3, #0
}
 800e45c:	4618      	mov	r0, r3
 800e45e:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}

0800e466 <aci_hal_set_tx_power_level>:
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800e466:	b580      	push	{r7, lr}
 800e468:	b0cc      	sub	sp, #304	@ 0x130
 800e46a:	af00      	add	r7, sp, #0
 800e46c:	4602      	mov	r2, r0
 800e46e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e472:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e476:	701a      	strb	r2, [r3, #0]
 800e478:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e47c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e480:	460a      	mov	r2, r1
 800e482:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800e484:	f107 030c 	add.w	r3, r7, #12
 800e488:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e48c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e490:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e494:	2200      	movs	r2, #0
 800e496:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800e498:	2300      	movs	r3, #0
 800e49a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->En_High_Power = htob(En_High_Power, 1);
 800e49e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e4a6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e4aa:	7812      	ldrb	r2, [r2, #0]
 800e4ac:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e4ae:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  cp0->PA_Level = htob(PA_Level, 1);
 800e4b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e4c0:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e4c4:	7812      	ldrb	r2, [r2, #0]
 800e4c6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e4c8:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e4cc:	3301      	adds	r3, #1
 800e4ce:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800e4d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e4d6:	2218      	movs	r2, #24
 800e4d8:	2100      	movs	r1, #0
 800e4da:	4618      	mov	r0, r3
 800e4dc:	f000 fd38 	bl	800ef50 <memset>
  rq.ogf = 0x3f;
 800e4e0:	233f      	movs	r3, #63	@ 0x3f
 800e4e2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800e4e6:	230f      	movs	r3, #15
 800e4e8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e4ec:	f107 030c 	add.w	r3, r7, #12
 800e4f0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e4f4:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 800e4f8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e4fc:	f107 030b 	add.w	r3, r7, #11
 800e500:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e504:	2301      	movs	r3, #1
 800e506:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800e50a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e50e:	2100      	movs	r1, #0
 800e510:	4618      	mov	r0, r3
 800e512:	f000 f917 	bl	800e744 <hci_send_req>
 800e516:	4603      	mov	r3, r0
 800e518:	2b00      	cmp	r3, #0
 800e51a:	da01      	bge.n	800e520 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800e51c:	23ff      	movs	r3, #255	@ 0xff
 800e51e:	e00d      	b.n	800e53c <aci_hal_set_tx_power_level+0xd6>
  if (status) {
 800e520:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e524:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e528:	781b      	ldrb	r3, [r3, #0]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d005      	beq.n	800e53a <aci_hal_set_tx_power_level+0xd4>
    return status;
 800e52e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e532:	f2a3 1325 	subw	r3, r3, #293	@ 0x125
 800e536:	781b      	ldrb	r3, [r3, #0]
 800e538:	e000      	b.n	800e53c <aci_hal_set_tx_power_level+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800e53a:	2300      	movs	r3, #0
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}

0800e546 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800e546:	b480      	push	{r7}
 800e548:	b085      	sub	sp, #20
 800e54a:	af00      	add	r7, sp, #0
 800e54c:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	3308      	adds	r3, #8
 800e552:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	781b      	ldrb	r3, [r3, #0]
 800e558:	2b04      	cmp	r3, #4
 800e55a:	d001      	beq.n	800e560 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800e55c:	2301      	movs	r3, #1
 800e55e:	e00c      	b.n	800e57a <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	3302      	adds	r3, #2
 800e564:	781b      	ldrb	r3, [r3, #0]
 800e566:	461a      	mov	r2, r3
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800e56e:	3b03      	subs	r3, #3
 800e570:	429a      	cmp	r2, r3
 800e572:	d001      	beq.n	800e578 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800e574:	2302      	movs	r3, #2
 800e576:	e000      	b.n	800e57a <verify_packet+0x34>
  
  return 0;      
 800e578:	2300      	movs	r3, #0
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3714      	adds	r7, #20
 800e57e:	46bd      	mov	sp, r7
 800e580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e584:	4770      	bx	lr
	...

0800e588 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b0a6      	sub	sp, #152	@ 0x98
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	607b      	str	r3, [r7, #4]
 800e590:	4603      	mov	r3, r0
 800e592:	81fb      	strh	r3, [r7, #14]
 800e594:	460b      	mov	r3, r1
 800e596:	81bb      	strh	r3, [r7, #12]
 800e598:	4613      	mov	r3, r2
 800e59a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800e59c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e5a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e5a4:	b21a      	sxth	r2, r3
 800e5a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e5aa:	029b      	lsls	r3, r3, #10
 800e5ac:	b21b      	sxth	r3, r3
 800e5ae:	4313      	orrs	r3, r2
 800e5b0:	b21b      	sxth	r3, r3
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800e5b6:	7afb      	ldrb	r3, [r7, #11]
 800e5b8:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800e5be:	f107 0318 	add.w	r3, r7, #24
 800e5c2:	3301      	adds	r3, #1
 800e5c4:	461a      	mov	r2, r3
 800e5c6:	f107 0314 	add.w	r3, r7, #20
 800e5ca:	8819      	ldrh	r1, [r3, #0]
 800e5cc:	789b      	ldrb	r3, [r3, #2]
 800e5ce:	8011      	strh	r1, [r2, #0]
 800e5d0:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800e5d2:	f107 0318 	add.w	r3, r7, #24
 800e5d6:	3304      	adds	r3, #4
 800e5d8:	7afa      	ldrb	r2, [r7, #11]
 800e5da:	6879      	ldr	r1, [r7, #4]
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f000 fce3 	bl	800efa8 <memcpy>
  
  if (hciContext.io.Send)
 800e5e2:	4b09      	ldr	r3, [pc, #36]	@ (800e608 <send_cmd+0x80>)
 800e5e4:	691b      	ldr	r3, [r3, #16]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d009      	beq.n	800e5fe <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800e5ea:	4b07      	ldr	r3, [pc, #28]	@ (800e608 <send_cmd+0x80>)
 800e5ec:	691b      	ldr	r3, [r3, #16]
 800e5ee:	7afa      	ldrb	r2, [r7, #11]
 800e5f0:	b292      	uxth	r2, r2
 800e5f2:	3204      	adds	r2, #4
 800e5f4:	b291      	uxth	r1, r2
 800e5f6:	f107 0218 	add.w	r2, r7, #24
 800e5fa:	4610      	mov	r0, r2
 800e5fc:	4798      	blx	r3
  }
}
 800e5fe:	bf00      	nop
 800e600:	3798      	adds	r7, #152	@ 0x98
 800e602:	46bd      	mov	sp, r7
 800e604:	bd80      	pop	{r7, pc}
 800e606:	bf00      	nop
 800e608:	20000e3c 	.word	0x20000e3c

0800e60c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
 800e614:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800e616:	e00a      	b.n	800e62e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800e618:	f107 030c 	add.w	r3, r7, #12
 800e61c:	4619      	mov	r1, r3
 800e61e:	6838      	ldr	r0, [r7, #0]
 800e620:	f000 fae8 	bl	800ebf4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	4619      	mov	r1, r3
 800e628:	6878      	ldr	r0, [r7, #4]
 800e62a:	f000 fa4f 	bl	800eacc <list_insert_head>
  while (!list_is_empty(src_list))
 800e62e:	6838      	ldr	r0, [r7, #0]
 800e630:	f000 fa2a 	bl	800ea88 <list_is_empty>
 800e634:	4603      	mov	r3, r0
 800e636:	2b00      	cmp	r3, #0
 800e638:	d0ee      	beq.n	800e618 <move_list+0xc>
  }
}
 800e63a:	bf00      	nop
 800e63c:	bf00      	nop
 800e63e:	3710      	adds	r7, #16
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}

0800e644 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b082      	sub	sp, #8
 800e648:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800e64a:	e009      	b.n	800e660 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800e64c:	1d3b      	adds	r3, r7, #4
 800e64e:	4619      	mov	r1, r3
 800e650:	4809      	ldr	r0, [pc, #36]	@ (800e678 <free_event_list+0x34>)
 800e652:	f000 faa8 	bl	800eba6 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	4619      	mov	r1, r3
 800e65a:	4808      	ldr	r0, [pc, #32]	@ (800e67c <free_event_list+0x38>)
 800e65c:	f000 fa5c 	bl	800eb18 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800e660:	4806      	ldr	r0, [pc, #24]	@ (800e67c <free_event_list+0x38>)
 800e662:	f000 faee 	bl	800ec42 <list_get_size>
 800e666:	4603      	mov	r3, r0
 800e668:	2b04      	cmp	r3, #4
 800e66a:	ddef      	ble.n	800e64c <free_event_list+0x8>
  }
}
 800e66c:	bf00      	nop
 800e66e:	bf00      	nop
 800e670:	3708      	adds	r7, #8
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}
 800e676:	bf00      	nop
 800e678:	200008bc 	.word	0x200008bc
 800e67c:	200008b4 	.word	0x200008b4

0800e680 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d002      	beq.n	800e696 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800e690:	4a18      	ldr	r2, [pc, #96]	@ (800e6f4 <hci_init+0x74>)
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800e696:	4818      	ldr	r0, [pc, #96]	@ (800e6f8 <hci_init+0x78>)
 800e698:	f000 f9e6 	bl	800ea68 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800e69c:	4817      	ldr	r0, [pc, #92]	@ (800e6fc <hci_init+0x7c>)
 800e69e:	f000 f9e3 	bl	800ea68 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800e6a2:	f7f2 fcb1 	bl	8001008 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	73fb      	strb	r3, [r7, #15]
 800e6aa:	e00c      	b.n	800e6c6 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800e6ac:	7bfb      	ldrb	r3, [r7, #15]
 800e6ae:	228c      	movs	r2, #140	@ 0x8c
 800e6b0:	fb02 f303 	mul.w	r3, r2, r3
 800e6b4:	4a12      	ldr	r2, [pc, #72]	@ (800e700 <hci_init+0x80>)
 800e6b6:	4413      	add	r3, r2
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	480f      	ldr	r0, [pc, #60]	@ (800e6f8 <hci_init+0x78>)
 800e6bc:	f000 fa2c 	bl	800eb18 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800e6c0:	7bfb      	ldrb	r3, [r7, #15]
 800e6c2:	3301      	adds	r3, #1
 800e6c4:	73fb      	strb	r3, [r7, #15]
 800e6c6:	7bfb      	ldrb	r3, [r7, #15]
 800e6c8:	2b09      	cmp	r3, #9
 800e6ca:	d9ef      	bls.n	800e6ac <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800e6cc:	4b09      	ldr	r3, [pc, #36]	@ (800e6f4 <hci_init+0x74>)
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d003      	beq.n	800e6dc <hci_init+0x5c>
 800e6d4:	4b07      	ldr	r3, [pc, #28]	@ (800e6f4 <hci_init+0x74>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	2000      	movs	r0, #0
 800e6da:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800e6dc:	4b05      	ldr	r3, [pc, #20]	@ (800e6f4 <hci_init+0x74>)
 800e6de:	689b      	ldr	r3, [r3, #8]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d002      	beq.n	800e6ea <hci_init+0x6a>
 800e6e4:	4b03      	ldr	r3, [pc, #12]	@ (800e6f4 <hci_init+0x74>)
 800e6e6:	689b      	ldr	r3, [r3, #8]
 800e6e8:	4798      	blx	r3
}
 800e6ea:	bf00      	nop
 800e6ec:	3710      	adds	r7, #16
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	bd80      	pop	{r7, pc}
 800e6f2:	bf00      	nop
 800e6f4:	20000e3c 	.word	0x20000e3c
 800e6f8:	200008b4 	.word	0x200008b4
 800e6fc:	200008bc 	.word	0x200008bc
 800e700:	200008c4 	.word	0x200008c4

0800e704 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800e704:	b480      	push	{r7}
 800e706:	b083      	sub	sp, #12
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	4a0b      	ldr	r2, [pc, #44]	@ (800e740 <hci_register_io_bus+0x3c>)
 800e712:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	68db      	ldr	r3, [r3, #12]
 800e718:	4a09      	ldr	r2, [pc, #36]	@ (800e740 <hci_register_io_bus+0x3c>)
 800e71a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	691b      	ldr	r3, [r3, #16]
 800e720:	4a07      	ldr	r2, [pc, #28]	@ (800e740 <hci_register_io_bus+0x3c>)
 800e722:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	699b      	ldr	r3, [r3, #24]
 800e728:	4a05      	ldr	r2, [pc, #20]	@ (800e740 <hci_register_io_bus+0x3c>)
 800e72a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	689b      	ldr	r3, [r3, #8]
 800e730:	4a03      	ldr	r2, [pc, #12]	@ (800e740 <hci_register_io_bus+0x3c>)
 800e732:	6093      	str	r3, [r2, #8]
}
 800e734:	bf00      	nop
 800e736:	370c      	adds	r7, #12
 800e738:	46bd      	mov	sp, r7
 800e73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73e:	4770      	bx	lr
 800e740:	20000e3c 	.word	0x20000e3c

0800e744 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b08e      	sub	sp, #56	@ 0x38
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
 800e74c:	460b      	mov	r3, r1
 800e74e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	885b      	ldrh	r3, [r3, #2]
 800e754:	b21b      	sxth	r3, r3
 800e756:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e75a:	b21a      	sxth	r2, r3
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	881b      	ldrh	r3, [r3, #0]
 800e760:	b21b      	sxth	r3, r3
 800e762:	029b      	lsls	r3, r3, #10
 800e764:	b21b      	sxth	r3, r3
 800e766:	4313      	orrs	r3, r2
 800e768:	b21b      	sxth	r3, r3
 800e76a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800e76c:	2300      	movs	r3, #0
 800e76e:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800e770:	f107 0308 	add.w	r3, r7, #8
 800e774:	4618      	mov	r0, r3
 800e776:	f000 f977 	bl	800ea68 <list_init_head>

  free_event_list();
 800e77a:	f7ff ff63 	bl	800e644 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	8818      	ldrh	r0, [r3, #0]
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	8859      	ldrh	r1, [r3, #2]
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	68db      	ldr	r3, [r3, #12]
 800e78a:	b2da      	uxtb	r2, r3
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	689b      	ldr	r3, [r3, #8]
 800e790:	f7ff fefa 	bl	800e588 <send_cmd>
  
  if (async)
 800e794:	78fb      	ldrb	r3, [r7, #3]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d001      	beq.n	800e79e <hci_send_req+0x5a>
  {
    return 0;
 800e79a:	2300      	movs	r3, #0
 800e79c:	e0e2      	b.n	800e964 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800e79e:	f7f4 f8e7 	bl	8002970 <HAL_GetTick>
 800e7a2:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800e7a4:	f7f4 f8e4 	bl	8002970 <HAL_GetTick>
 800e7a8:	4602      	mov	r2, r0
 800e7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7ac:	1ad3      	subs	r3, r2, r3
 800e7ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e7b2:	f200 80b3 	bhi.w	800e91c <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800e7b6:	486d      	ldr	r0, [pc, #436]	@ (800e96c <hci_send_req+0x228>)
 800e7b8:	f000 f966 	bl	800ea88 <list_is_empty>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d000      	beq.n	800e7c4 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800e7c2:	e7ef      	b.n	800e7a4 <hci_send_req+0x60>
      {
        break;
 800e7c4:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800e7c6:	f107 0310 	add.w	r3, r7, #16
 800e7ca:	4619      	mov	r1, r3
 800e7cc:	4867      	ldr	r0, [pc, #412]	@ (800e96c <hci_send_req+0x228>)
 800e7ce:	f000 f9ea 	bl	800eba6 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800e7d2:	693b      	ldr	r3, [r7, #16]
 800e7d4:	3308      	adds	r3, #8
 800e7d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800e7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7da:	781b      	ldrb	r3, [r3, #0]
 800e7dc:	2b04      	cmp	r3, #4
 800e7de:	d17f      	bne.n	800e8e0 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800e7e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7e2:	3301      	adds	r3, #1
 800e7e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	3308      	adds	r3, #8
 800e7ea:	3303      	adds	r3, #3
 800e7ec:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800e7f4:	3b03      	subs	r3, #3
 800e7f6:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800e7f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7fa:	781b      	ldrb	r3, [r3, #0]
 800e7fc:	2b3e      	cmp	r3, #62	@ 0x3e
 800e7fe:	d04c      	beq.n	800e89a <hci_send_req+0x156>
 800e800:	2b3e      	cmp	r3, #62	@ 0x3e
 800e802:	dc68      	bgt.n	800e8d6 <hci_send_req+0x192>
 800e804:	2b10      	cmp	r3, #16
 800e806:	f000 808b 	beq.w	800e920 <hci_send_req+0x1dc>
 800e80a:	2b10      	cmp	r3, #16
 800e80c:	dc63      	bgt.n	800e8d6 <hci_send_req+0x192>
 800e80e:	2b0e      	cmp	r3, #14
 800e810:	d023      	beq.n	800e85a <hci_send_req+0x116>
 800e812:	2b0f      	cmp	r3, #15
 800e814:	d15f      	bne.n	800e8d6 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800e816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e818:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800e81a:	69bb      	ldr	r3, [r7, #24]
 800e81c:	885b      	ldrh	r3, [r3, #2]
 800e81e:	b29b      	uxth	r3, r3
 800e820:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e822:	429a      	cmp	r2, r3
 800e824:	d17e      	bne.n	800e924 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	685b      	ldr	r3, [r3, #4]
 800e82a:	2b0f      	cmp	r3, #15
 800e82c:	d004      	beq.n	800e838 <hci_send_req+0xf4>
          if (cs->status) {
 800e82e:	69bb      	ldr	r3, [r7, #24]
 800e830:	781b      	ldrb	r3, [r3, #0]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d051      	beq.n	800e8da <hci_send_req+0x196>
            goto failed;
 800e836:	e078      	b.n	800e92a <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	695a      	ldr	r2, [r3, #20]
 800e83c:	6a3b      	ldr	r3, [r7, #32]
 800e83e:	429a      	cmp	r2, r3
 800e840:	bf28      	it	cs
 800e842:	461a      	movcs	r2, r3
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6918      	ldr	r0, [r3, #16]
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	695b      	ldr	r3, [r3, #20]
 800e850:	461a      	mov	r2, r3
 800e852:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e854:	f000 fba8 	bl	800efa8 <memcpy>
        goto done;
 800e858:	e078      	b.n	800e94c <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800e85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e85c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800e85e:	697b      	ldr	r3, [r7, #20]
 800e860:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e864:	b29b      	uxth	r3, r3
 800e866:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e868:	429a      	cmp	r2, r3
 800e86a:	d15d      	bne.n	800e928 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800e86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e86e:	3303      	adds	r3, #3
 800e870:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800e872:	6a3b      	ldr	r3, [r7, #32]
 800e874:	3b03      	subs	r3, #3
 800e876:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	695a      	ldr	r2, [r3, #20]
 800e87c:	6a3b      	ldr	r3, [r7, #32]
 800e87e:	429a      	cmp	r2, r3
 800e880:	bf28      	it	cs
 800e882:	461a      	movcs	r2, r3
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	6918      	ldr	r0, [r3, #16]
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	695b      	ldr	r3, [r3, #20]
 800e890:	461a      	mov	r2, r3
 800e892:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e894:	f000 fb88 	bl	800efa8 <memcpy>
        goto done;
 800e898:	e058      	b.n	800e94c <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800e89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e89c:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800e89e:	69fb      	ldr	r3, [r7, #28]
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	461a      	mov	r2, r3
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	685b      	ldr	r3, [r3, #4]
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d118      	bne.n	800e8de <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800e8ac:	6a3b      	ldr	r3, [r7, #32]
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	695a      	ldr	r2, [r3, #20]
 800e8b6:	6a3b      	ldr	r3, [r7, #32]
 800e8b8:	429a      	cmp	r2, r3
 800e8ba:	bf28      	it	cs
 800e8bc:	461a      	movcs	r2, r3
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	6918      	ldr	r0, [r3, #16]
 800e8c6:	69fb      	ldr	r3, [r7, #28]
 800e8c8:	1c59      	adds	r1, r3, #1
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	695b      	ldr	r3, [r3, #20]
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	f000 fb6a 	bl	800efa8 <memcpy>
        goto done;
 800e8d4:	e03a      	b.n	800e94c <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800e8d6:	bf00      	nop
 800e8d8:	e002      	b.n	800e8e0 <hci_send_req+0x19c>
          break;
 800e8da:	bf00      	nop
 800e8dc:	e000      	b.n	800e8e0 <hci_send_req+0x19c>
          break;
 800e8de:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800e8e0:	4823      	ldr	r0, [pc, #140]	@ (800e970 <hci_send_req+0x22c>)
 800e8e2:	f000 f8d1 	bl	800ea88 <list_is_empty>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d00d      	beq.n	800e908 <hci_send_req+0x1c4>
 800e8ec:	481f      	ldr	r0, [pc, #124]	@ (800e96c <hci_send_req+0x228>)
 800e8ee:	f000 f8cb 	bl	800ea88 <list_is_empty>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d007      	beq.n	800e908 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e8f8:	693b      	ldr	r3, [r7, #16]
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	481c      	ldr	r0, [pc, #112]	@ (800e970 <hci_send_req+0x22c>)
 800e8fe:	f000 f90b 	bl	800eb18 <list_insert_tail>
      hciReadPacket=NULL;
 800e902:	2300      	movs	r3, #0
 800e904:	613b      	str	r3, [r7, #16]
 800e906:	e008      	b.n	800e91a <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800e908:	693a      	ldr	r2, [r7, #16]
 800e90a:	f107 0308 	add.w	r3, r7, #8
 800e90e:	4611      	mov	r1, r2
 800e910:	4618      	mov	r0, r3
 800e912:	f000 f901 	bl	800eb18 <list_insert_tail>
      hciReadPacket=NULL;
 800e916:	2300      	movs	r3, #0
 800e918:	613b      	str	r3, [r7, #16]
  {
 800e91a:	e740      	b.n	800e79e <hci_send_req+0x5a>
        goto failed;
 800e91c:	bf00      	nop
 800e91e:	e004      	b.n	800e92a <hci_send_req+0x1e6>
        goto failed;
 800e920:	bf00      	nop
 800e922:	e002      	b.n	800e92a <hci_send_req+0x1e6>
          goto failed;
 800e924:	bf00      	nop
 800e926:	e000      	b.n	800e92a <hci_send_req+0x1e6>
          goto failed;
 800e928:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d004      	beq.n	800e93a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	4619      	mov	r1, r3
 800e934:	480e      	ldr	r0, [pc, #56]	@ (800e970 <hci_send_req+0x22c>)
 800e936:	f000 f8c9 	bl	800eacc <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800e93a:	f107 0308 	add.w	r3, r7, #8
 800e93e:	4619      	mov	r1, r3
 800e940:	480a      	ldr	r0, [pc, #40]	@ (800e96c <hci_send_req+0x228>)
 800e942:	f7ff fe63 	bl	800e60c <move_list>

  return -1;
 800e946:	f04f 33ff 	mov.w	r3, #4294967295
 800e94a:	e00b      	b.n	800e964 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800e94c:	693b      	ldr	r3, [r7, #16]
 800e94e:	4619      	mov	r1, r3
 800e950:	4807      	ldr	r0, [pc, #28]	@ (800e970 <hci_send_req+0x22c>)
 800e952:	f000 f8bb 	bl	800eacc <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800e956:	f107 0308 	add.w	r3, r7, #8
 800e95a:	4619      	mov	r1, r3
 800e95c:	4803      	ldr	r0, [pc, #12]	@ (800e96c <hci_send_req+0x228>)
 800e95e:	f7ff fe55 	bl	800e60c <move_list>

  return 0;
 800e962:	2300      	movs	r3, #0
}
 800e964:	4618      	mov	r0, r3
 800e966:	3738      	adds	r7, #56	@ 0x38
 800e968:	46bd      	mov	sp, r7
 800e96a:	bd80      	pop	{r7, pc}
 800e96c:	200008bc 	.word	0x200008bc
 800e970:	200008b4 	.word	0x200008b4

0800e974 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b082      	sub	sp, #8
 800e978:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800e97a:	2300      	movs	r3, #0
 800e97c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800e97e:	e013      	b.n	800e9a8 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800e980:	1d3b      	adds	r3, r7, #4
 800e982:	4619      	mov	r1, r3
 800e984:	480e      	ldr	r0, [pc, #56]	@ (800e9c0 <hci_user_evt_proc+0x4c>)
 800e986:	f000 f90e 	bl	800eba6 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800e98a:	4b0e      	ldr	r3, [pc, #56]	@ (800e9c4 <hci_user_evt_proc+0x50>)
 800e98c:	69db      	ldr	r3, [r3, #28]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d005      	beq.n	800e99e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800e992:	4b0c      	ldr	r3, [pc, #48]	@ (800e9c4 <hci_user_evt_proc+0x50>)
 800e994:	69db      	ldr	r3, [r3, #28]
 800e996:	687a      	ldr	r2, [r7, #4]
 800e998:	3208      	adds	r2, #8
 800e99a:	4610      	mov	r0, r2
 800e99c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	4809      	ldr	r0, [pc, #36]	@ (800e9c8 <hci_user_evt_proc+0x54>)
 800e9a4:	f000 f8b8 	bl	800eb18 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800e9a8:	4805      	ldr	r0, [pc, #20]	@ (800e9c0 <hci_user_evt_proc+0x4c>)
 800e9aa:	f000 f86d 	bl	800ea88 <list_is_empty>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d0e5      	beq.n	800e980 <hci_user_evt_proc+0xc>
  }
}
 800e9b4:	bf00      	nop
 800e9b6:	bf00      	nop
 800e9b8:	3708      	adds	r7, #8
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	bd80      	pop	{r7, pc}
 800e9be:	bf00      	nop
 800e9c0:	200008bc 	.word	0x200008bc
 800e9c4:	20000e3c 	.word	0x20000e3c
 800e9c8:	200008b4 	.word	0x200008b4

0800e9cc <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b086      	sub	sp, #24
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800e9d8:	2300      	movs	r3, #0
 800e9da:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800e9dc:	481f      	ldr	r0, [pc, #124]	@ (800ea5c <hci_notify_asynch_evt+0x90>)
 800e9de:	f000 f853 	bl	800ea88 <list_is_empty>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d132      	bne.n	800ea4e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800e9e8:	f107 030c 	add.w	r3, r7, #12
 800e9ec:	4619      	mov	r1, r3
 800e9ee:	481b      	ldr	r0, [pc, #108]	@ (800ea5c <hci_notify_asynch_evt+0x90>)
 800e9f0:	f000 f8d9 	bl	800eba6 <list_remove_head>
    
    if (hciContext.io.Receive)
 800e9f4:	4b1a      	ldr	r3, [pc, #104]	@ (800ea60 <hci_notify_asynch_evt+0x94>)
 800e9f6:	68db      	ldr	r3, [r3, #12]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d02a      	beq.n	800ea52 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800e9fc:	4b18      	ldr	r3, [pc, #96]	@ (800ea60 <hci_notify_asynch_evt+0x94>)
 800e9fe:	68db      	ldr	r3, [r3, #12]
 800ea00:	68fa      	ldr	r2, [r7, #12]
 800ea02:	3208      	adds	r2, #8
 800ea04:	2180      	movs	r1, #128	@ 0x80
 800ea06:	4610      	mov	r0, r2
 800ea08:	4798      	blx	r3
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800ea0e:	7cfb      	ldrb	r3, [r7, #19]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d016      	beq.n	800ea42 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	7cfa      	ldrb	r2, [r7, #19]
 800ea18:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	4618      	mov	r0, r3
 800ea20:	f7ff fd91 	bl	800e546 <verify_packet>
 800ea24:	4603      	mov	r3, r0
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d105      	bne.n	800ea36 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	480d      	ldr	r0, [pc, #52]	@ (800ea64 <hci_notify_asynch_evt+0x98>)
 800ea30:	f000 f872 	bl	800eb18 <list_insert_tail>
 800ea34:	e00d      	b.n	800ea52 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	4619      	mov	r1, r3
 800ea3a:	4808      	ldr	r0, [pc, #32]	@ (800ea5c <hci_notify_asynch_evt+0x90>)
 800ea3c:	f000 f846 	bl	800eacc <list_insert_head>
 800ea40:	e007      	b.n	800ea52 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	4619      	mov	r1, r3
 800ea46:	4805      	ldr	r0, [pc, #20]	@ (800ea5c <hci_notify_asynch_evt+0x90>)
 800ea48:	f000 f840 	bl	800eacc <list_insert_head>
 800ea4c:	e001      	b.n	800ea52 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800ea4e:	2301      	movs	r3, #1
 800ea50:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800ea52:	697b      	ldr	r3, [r7, #20]
  
}
 800ea54:	4618      	mov	r0, r3
 800ea56:	3718      	adds	r7, #24
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	bd80      	pop	{r7, pc}
 800ea5c:	200008b4 	.word	0x200008b4
 800ea60:	20000e3c 	.word	0x20000e3c
 800ea64:	200008bc 	.word	0x200008bc

0800ea68 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b083      	sub	sp, #12
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	687a      	ldr	r2, [r7, #4]
 800ea74:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	687a      	ldr	r2, [r7, #4]
 800ea7a:	605a      	str	r2, [r3, #4]
}
 800ea7c:	bf00      	nop
 800ea7e:	370c      	adds	r7, #12
 800ea80:	46bd      	mov	sp, r7
 800ea82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea86:	4770      	bx	lr

0800ea88 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800ea88:	b480      	push	{r7}
 800ea8a:	b087      	sub	sp, #28
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ea90:	f3ef 8310 	mrs	r3, PRIMASK
 800ea94:	60fb      	str	r3, [r7, #12]
  return(result);
 800ea96:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ea98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ea9a:	b672      	cpsid	i
}
 800ea9c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	687a      	ldr	r2, [r7, #4]
 800eaa4:	429a      	cmp	r2, r3
 800eaa6:	d102      	bne.n	800eaae <list_is_empty+0x26>
  {
    return_value = 1;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	75fb      	strb	r3, [r7, #23]
 800eaac:	e001      	b.n	800eab2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800eaae:	2300      	movs	r3, #0
 800eab0:	75fb      	strb	r3, [r7, #23]
 800eab2:	693b      	ldr	r3, [r7, #16]
 800eab4:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	f383 8810 	msr	PRIMASK, r3
}
 800eabc:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800eabe:	7dfb      	ldrb	r3, [r7, #23]
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	371c      	adds	r7, #28
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr

0800eacc <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800eacc:	b480      	push	{r7}
 800eace:	b087      	sub	sp, #28
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
 800ead4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ead6:	f3ef 8310 	mrs	r3, PRIMASK
 800eada:	60fb      	str	r3, [r7, #12]
  return(result);
 800eadc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eade:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800eae0:	b672      	cpsid	i
}
 800eae2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	687a      	ldr	r2, [r7, #4]
 800eaf0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	683a      	ldr	r2, [r7, #0]
 800eaf6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	683a      	ldr	r2, [r7, #0]
 800eafe:	605a      	str	r2, [r3, #4]
 800eb00:	697b      	ldr	r3, [r7, #20]
 800eb02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb04:	693b      	ldr	r3, [r7, #16]
 800eb06:	f383 8810 	msr	PRIMASK, r3
}
 800eb0a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800eb0c:	bf00      	nop
 800eb0e:	371c      	adds	r7, #28
 800eb10:	46bd      	mov	sp, r7
 800eb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb16:	4770      	bx	lr

0800eb18 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b087      	sub	sp, #28
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
 800eb20:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800eb22:	f3ef 8310 	mrs	r3, PRIMASK
 800eb26:	60fb      	str	r3, [r7, #12]
  return(result);
 800eb28:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eb2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800eb2c:	b672      	cpsid	i
}
 800eb2e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	687a      	ldr	r2, [r7, #4]
 800eb34:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	685a      	ldr	r2, [r3, #4]
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	683a      	ldr	r2, [r7, #0]
 800eb42:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	685b      	ldr	r3, [r3, #4]
 800eb48:	683a      	ldr	r2, [r7, #0]
 800eb4a:	601a      	str	r2, [r3, #0]
 800eb4c:	697b      	ldr	r3, [r7, #20]
 800eb4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb50:	693b      	ldr	r3, [r7, #16]
 800eb52:	f383 8810 	msr	PRIMASK, r3
}
 800eb56:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800eb58:	bf00      	nop
 800eb5a:	371c      	adds	r7, #28
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb62:	4770      	bx	lr

0800eb64 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800eb64:	b480      	push	{r7}
 800eb66:	b087      	sub	sp, #28
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800eb6c:	f3ef 8310 	mrs	r3, PRIMASK
 800eb70:	60fb      	str	r3, [r7, #12]
  return(result);
 800eb72:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eb74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800eb76:	b672      	cpsid	i
}
 800eb78:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	685b      	ldr	r3, [r3, #4]
 800eb7e:	687a      	ldr	r2, [r7, #4]
 800eb80:	6812      	ldr	r2, [r2, #0]
 800eb82:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	687a      	ldr	r2, [r7, #4]
 800eb8a:	6852      	ldr	r2, [r2, #4]
 800eb8c:	605a      	str	r2, [r3, #4]
 800eb8e:	697b      	ldr	r3, [r7, #20]
 800eb90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	f383 8810 	msr	PRIMASK, r3
}
 800eb98:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800eb9a:	bf00      	nop
 800eb9c:	371c      	adds	r7, #28
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr

0800eba6 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800eba6:	b580      	push	{r7, lr}
 800eba8:	b086      	sub	sp, #24
 800ebaa:	af00      	add	r7, sp, #0
 800ebac:	6078      	str	r0, [r7, #4]
 800ebae:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ebb0:	f3ef 8310 	mrs	r3, PRIMASK
 800ebb4:	60fb      	str	r3, [r7, #12]
  return(result);
 800ebb6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ebb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ebba:	b672      	cpsid	i
}
 800ebbc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681a      	ldr	r2, [r3, #0]
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	4618      	mov	r0, r3
 800ebcc:	f7ff ffca 	bl	800eb64 <list_remove_node>
  (*node)->next = NULL;
 800ebd0:	683b      	ldr	r3, [r7, #0]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	605a      	str	r2, [r3, #4]
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ebe4:	693b      	ldr	r3, [r7, #16]
 800ebe6:	f383 8810 	msr	PRIMASK, r3
}
 800ebea:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800ebec:	bf00      	nop
 800ebee:	3718      	adds	r7, #24
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}

0800ebf4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b086      	sub	sp, #24
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ebfe:	f3ef 8310 	mrs	r3, PRIMASK
 800ec02:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec04:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ec06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec08:	b672      	cpsid	i
}
 800ec0a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	685a      	ldr	r2, [r3, #4]
 800ec10:	683b      	ldr	r3, [r7, #0]
 800ec12:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	685b      	ldr	r3, [r3, #4]
 800ec18:	4618      	mov	r0, r3
 800ec1a:	f7ff ffa3 	bl	800eb64 <list_remove_node>
  (*node)->next = NULL;
 800ec1e:	683b      	ldr	r3, [r7, #0]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	2200      	movs	r2, #0
 800ec24:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	605a      	str	r2, [r3, #4]
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec32:	693b      	ldr	r3, [r7, #16]
 800ec34:	f383 8810 	msr	PRIMASK, r3
}
 800ec38:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800ec3a:	bf00      	nop
 800ec3c:	3718      	adds	r7, #24
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}

0800ec42 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800ec42:	b480      	push	{r7}
 800ec44:	b089      	sub	sp, #36	@ 0x24
 800ec46:	af00      	add	r7, sp, #0
 800ec48:	6078      	str	r0, [r7, #4]
  int size = 0;
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ec4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ec52:	613b      	str	r3, [r7, #16]
  return(result);
 800ec54:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ec56:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec58:	b672      	cpsid	i
}
 800ec5a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800ec62:	e005      	b.n	800ec70 <list_get_size+0x2e>
  {
    size++;
 800ec64:	69fb      	ldr	r3, [r7, #28]
 800ec66:	3301      	adds	r3, #1
 800ec68:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800ec6a:	69bb      	ldr	r3, [r7, #24]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800ec70:	69ba      	ldr	r2, [r7, #24]
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	429a      	cmp	r2, r3
 800ec76:	d1f5      	bne.n	800ec64 <list_get_size+0x22>
 800ec78:	697b      	ldr	r3, [r7, #20]
 800ec7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	f383 8810 	msr	PRIMASK, r3
}
 800ec82:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800ec84:	69fb      	ldr	r3, [r7, #28]
}
 800ec86:	4618      	mov	r0, r3
 800ec88:	3724      	adds	r7, #36	@ 0x24
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec90:	4770      	bx	lr
	...

0800ec94 <Set_SSN>:
  * 		@arg LOW: to clear the SSN pin
  * 		@arg HIGH: to set the SSN pin
  * @retval none
  */
void Set_SSN(uint8_t channel, uint8_t level)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	460a      	mov	r2, r1
 800ec9e:	71fb      	strb	r3, [r7, #7]
 800eca0:	4613      	mov	r3, r2
 800eca2:	71bb      	strb	r3, [r7, #6]
	GPIO_TypeDef* SSN_Port;
	uint16_t SSN_Pin;

	if(channel == 1)
 800eca4:	79fb      	ldrb	r3, [r7, #7]
 800eca6:	2b01      	cmp	r3, #1
 800eca8:	d104      	bne.n	800ecb4 <Set_SSN+0x20>
	{
		SSN_Port = SPI2_CS1_GPIO_Port;
 800ecaa:	4b17      	ldr	r3, [pc, #92]	@ (800ed08 <Set_SSN+0x74>)
 800ecac:	60fb      	str	r3, [r7, #12]
		SSN_Pin = SPI2_CS1_Pin;
 800ecae:	2340      	movs	r3, #64	@ 0x40
 800ecb0:	817b      	strh	r3, [r7, #10]
 800ecb2:	e00f      	b.n	800ecd4 <Set_SSN+0x40>
	}else if(channel == 2)
 800ecb4:	79fb      	ldrb	r3, [r7, #7]
 800ecb6:	2b02      	cmp	r3, #2
 800ecb8:	d104      	bne.n	800ecc4 <Set_SSN+0x30>
	{
		SSN_Port = SPI2_CS2_GPIO_Port;
 800ecba:	4b13      	ldr	r3, [pc, #76]	@ (800ed08 <Set_SSN+0x74>)
 800ecbc:	60fb      	str	r3, [r7, #12]
		SSN_Pin = SPI2_CS2_Pin;
 800ecbe:	2380      	movs	r3, #128	@ 0x80
 800ecc0:	817b      	strh	r3, [r7, #10]
 800ecc2:	e007      	b.n	800ecd4 <Set_SSN+0x40>
	}else if(channel == 3)
 800ecc4:	79fb      	ldrb	r3, [r7, #7]
 800ecc6:	2b03      	cmp	r3, #3
 800ecc8:	d118      	bne.n	800ecfc <Set_SSN+0x68>
	{
		SSN_Port = SPI2_CS3_GPIO_Port;
 800ecca:	4b0f      	ldr	r3, [pc, #60]	@ (800ed08 <Set_SSN+0x74>)
 800eccc:	60fb      	str	r3, [r7, #12]
		SSN_Pin = SPI2_CS3_Pin;
 800ecce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ecd2:	817b      	strh	r3, [r7, #10]
	}else
	{
		return;
	}
	if(level == LOW) {
 800ecd4:	79bb      	ldrb	r3, [r7, #6]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d106      	bne.n	800ece8 <Set_SSN+0x54>
		HAL_GPIO_WritePin(SSN_Port, SSN_Pin, GPIO_PIN_RESET);
 800ecda:	897b      	ldrh	r3, [r7, #10]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	4619      	mov	r1, r3
 800ece0:	68f8      	ldr	r0, [r7, #12]
 800ece2:	f7f8 fd29 	bl	8007738 <HAL_GPIO_WritePin>
	}else
	{
		return;
	}

  return;
 800ece6:	e00c      	b.n	800ed02 <Set_SSN+0x6e>
	}else if(level == HIGH) {
 800ece8:	79bb      	ldrb	r3, [r7, #6]
 800ecea:	2b01      	cmp	r3, #1
 800ecec:	d108      	bne.n	800ed00 <Set_SSN+0x6c>
		HAL_GPIO_WritePin(SSN_Port, SSN_Pin, GPIO_PIN_SET);
 800ecee:	897b      	ldrh	r3, [r7, #10]
 800ecf0:	2201      	movs	r2, #1
 800ecf2:	4619      	mov	r1, r3
 800ecf4:	68f8      	ldr	r0, [r7, #12]
 800ecf6:	f7f8 fd1f 	bl	8007738 <HAL_GPIO_WritePin>
  return;
 800ecfa:	e002      	b.n	800ed02 <Set_SSN+0x6e>
		return;
 800ecfc:	bf00      	nop
 800ecfe:	e000      	b.n	800ed02 <Set_SSN+0x6e>
		return;
 800ed00:	bf00      	nop
}
 800ed02:	3710      	adds	r7, #16
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}
 800ed08:	42020800 	.word	0x42020800

0800ed0c <Write_Opcode>:
  * @param  chan: channel to write into (1, 2 or 3)
  * @param  one_byte
  * @retval none
  */
void Write_Opcode(uint8_t chan, uint8_t one_byte)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b084      	sub	sp, #16
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	4603      	mov	r3, r0
 800ed14:	460a      	mov	r2, r1
 800ed16:	71fb      	strb	r3, [r7, #7]
 800ed18:	4613      	mov	r3, r2
 800ed1a:	71bb      	strb	r3, [r7, #6]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ed1c:	230a      	movs	r3, #10
 800ed1e:	73fb      	strb	r3, [r7, #15]

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, LOW);
 800ed20:	79fb      	ldrb	r3, [r7, #7]
 800ed22:	2100      	movs	r1, #0
 800ed24:	4618      	mov	r0, r3
 800ed26:	f7ff ffb5 	bl	800ec94 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, &one_byte, 1, timeout);
 800ed2a:	7bfb      	ldrb	r3, [r7, #15]
 800ed2c:	1db9      	adds	r1, r7, #6
 800ed2e:	2201      	movs	r2, #1
 800ed30:	4805      	ldr	r0, [pc, #20]	@ (800ed48 <Write_Opcode+0x3c>)
 800ed32:	f7fb f879 	bl	8009e28 <HAL_SPI_Transmit>

  /* 3. Put SSN high - Deactivate */
  Set_SSN(chan, HIGH);
 800ed36:	79fb      	ldrb	r3, [r7, #7]
 800ed38:	2101      	movs	r1, #1
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	f7ff ffaa 	bl	800ec94 <Set_SSN>

  return;
 800ed40:	bf00      	nop
}
 800ed42:	3710      	adds	r7, #16
 800ed44:	46bd      	mov	sp, r7
 800ed46:	bd80      	pop	{r7, pc}
 800ed48:	20000730 	.word	0x20000730

0800ed4c <Write_Byte_Auto_Incr>:
  * @param  byte_array
  * @param  to_addr (32 bit)
  * @retval none
  */
void Write_Byte_Auto_Incr(uint8_t chan, int opcode, int address, uint8_t *byte_array, int to_addr)
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b086      	sub	sp, #24
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	60b9      	str	r1, [r7, #8]
 800ed54:	607a      	str	r2, [r7, #4]
 800ed56:	603b      	str	r3, [r7, #0]
 800ed58:	4603      	mov	r3, r0
 800ed5a:	73fb      	strb	r3, [r7, #15]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ed5c:	230a      	movs	r3, #10
 800ed5e:	74fb      	strb	r3, [r7, #19]
  //RD_CFG = 0x23C0
  //opcodes for memory access
  //WR = 0xA0
  //RD = 0x20

  if (opcode<0x100) {
 800ed60:	68bb      	ldr	r3, [r7, #8]
 800ed62:	2bff      	cmp	r3, #255	@ 0xff
 800ed64:	dc0b      	bgt.n	800ed7e <Write_Byte_Auto_Incr+0x32>
	  spiTX[0] = (uint8_t)opcode | (uint8_t)(address>>8);
 800ed66:	68bb      	ldr	r3, [r7, #8]
 800ed68:	b2da      	uxtb	r2, r3
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	121b      	asrs	r3, r3, #8
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	4313      	orrs	r3, r2
 800ed72:	b2db      	uxtb	r3, r3
 800ed74:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(address);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	747b      	strb	r3, [r7, #17]
 800ed7c:	e00a      	b.n	800ed94 <Write_Byte_Auto_Incr+0x48>
  } else {
	  spiTX[0] = (uint8_t)(opcode>>8);
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	121b      	asrs	r3, r3, #8
 800ed82:	b2db      	uxtb	r3, r3
 800ed84:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(opcode) | (uint8_t)(address);
 800ed86:	68bb      	ldr	r3, [r7, #8]
 800ed88:	b2da      	uxtb	r2, r3
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	b2db      	uxtb	r3, r3
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	b2db      	uxtb	r3, r3
 800ed92:	747b      	strb	r3, [r7, #17]
  }

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, LOW);
 800ed94:	7bfb      	ldrb	r3, [r7, #15]
 800ed96:	2100      	movs	r1, #0
 800ed98:	4618      	mov	r0, r3
 800ed9a:	f7ff ff7b 	bl	800ec94 <Set_SSN>

  /* 2.a Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 2, timeout);
 800ed9e:	7cfb      	ldrb	r3, [r7, #19]
 800eda0:	f107 0110 	add.w	r1, r7, #16
 800eda4:	2202      	movs	r2, #2
 800eda6:	480f      	ldr	r0, [pc, #60]	@ (800ede4 <Write_Byte_Auto_Incr+0x98>)
 800eda8:	f7fb f83e 	bl	8009e28 <HAL_SPI_Transmit>

  /* 2.b Transmit register address incrementally */
  for (int i = address; i <= to_addr; i++) {
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	617b      	str	r3, [r7, #20]
 800edb0:	e00b      	b.n	800edca <Write_Byte_Auto_Incr+0x7e>
    HAL_SPI_Transmit(&hspi2, byte_array, 1, timeout);
 800edb2:	7cfb      	ldrb	r3, [r7, #19]
 800edb4:	2201      	movs	r2, #1
 800edb6:	6839      	ldr	r1, [r7, #0]
 800edb8:	480a      	ldr	r0, [pc, #40]	@ (800ede4 <Write_Byte_Auto_Incr+0x98>)
 800edba:	f7fb f835 	bl	8009e28 <HAL_SPI_Transmit>

    byte_array++;
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	3301      	adds	r3, #1
 800edc2:	603b      	str	r3, [r7, #0]
  for (int i = address; i <= to_addr; i++) {
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	3301      	adds	r3, #1
 800edc8:	617b      	str	r3, [r7, #20]
 800edca:	697a      	ldr	r2, [r7, #20]
 800edcc:	6a3b      	ldr	r3, [r7, #32]
 800edce:	429a      	cmp	r2, r3
 800edd0:	ddef      	ble.n	800edb2 <Write_Byte_Auto_Incr+0x66>
  }

  /* 3. Put SSN high - Deactivate */
  Set_SSN(chan, HIGH);
 800edd2:	7bfb      	ldrb	r3, [r7, #15]
 800edd4:	2101      	movs	r1, #1
 800edd6:	4618      	mov	r0, r3
 800edd8:	f7ff ff5c 	bl	800ec94 <Set_SSN>

  return;
 800eddc:	bf00      	nop
}
 800edde:	3718      	adds	r7, #24
 800ede0:	46bd      	mov	sp, r7
 800ede2:	bd80      	pop	{r7, pc}
 800ede4:	20000730 	.word	0x20000730

0800ede8 <Read_Byte_Auto_Incr>:
  * @param  byte array (byte 0), "Byte0"
  * @param  to address
  * @retval none
  */
void Read_Byte_Auto_Incr(uint8_t chan, int opcode, int address, uint8_t *spiRX, int to_addr)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b086      	sub	sp, #24
 800edec:	af00      	add	r7, sp, #0
 800edee:	60b9      	str	r1, [r7, #8]
 800edf0:	607a      	str	r2, [r7, #4]
 800edf2:	603b      	str	r3, [r7, #0]
 800edf4:	4603      	mov	r3, r0
 800edf6:	73fb      	strb	r3, [r7, #15]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800edf8:	230a      	movs	r3, #10
 800edfa:	75fb      	strb	r3, [r7, #23]
  uint8_t spiTX[2]; //max index

  uint16_t n_byte = 0;
 800edfc:	2300      	movs	r3, #0
 800edfe:	82bb      	strh	r3, [r7, #20]
  n_byte = (to_addr - address) + 1;
 800ee00:	6a3b      	ldr	r3, [r7, #32]
 800ee02:	b29a      	uxth	r2, r3
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	b29b      	uxth	r3, r3
 800ee08:	1ad3      	subs	r3, r2, r3
 800ee0a:	b29b      	uxth	r3, r3
 800ee0c:	3301      	adds	r3, #1
 800ee0e:	82bb      	strh	r3, [r7, #20]
  //RD_CFG = 0x23C0
  //opcodes for memory access
  //WR = 0xA0
  //RD = 0x20

  if (opcode<0x100) {
 800ee10:	68bb      	ldr	r3, [r7, #8]
 800ee12:	2bff      	cmp	r3, #255	@ 0xff
 800ee14:	dc0b      	bgt.n	800ee2e <Read_Byte_Auto_Incr+0x46>
	  spiTX[0] = (uint8_t)(opcode) | (uint8_t)(address>>8);
 800ee16:	68bb      	ldr	r3, [r7, #8]
 800ee18:	b2da      	uxtb	r2, r3
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	121b      	asrs	r3, r3, #8
 800ee1e:	b2db      	uxtb	r3, r3
 800ee20:	4313      	orrs	r3, r2
 800ee22:	b2db      	uxtb	r3, r3
 800ee24:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(address);
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	b2db      	uxtb	r3, r3
 800ee2a:	747b      	strb	r3, [r7, #17]
 800ee2c:	e00a      	b.n	800ee44 <Read_Byte_Auto_Incr+0x5c>
  } else {
	  spiTX[0] = (uint8_t)(opcode>>8);
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	121b      	asrs	r3, r3, #8
 800ee32:	b2db      	uxtb	r3, r3
 800ee34:	743b      	strb	r3, [r7, #16]
	  spiTX[1] = (uint8_t)(opcode) | (uint8_t)(address);
 800ee36:	68bb      	ldr	r3, [r7, #8]
 800ee38:	b2da      	uxtb	r2, r3
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	b2db      	uxtb	r3, r3
 800ee3e:	4313      	orrs	r3, r2
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	747b      	strb	r3, [r7, #17]
  }

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, LOW);
 800ee44:	7bfb      	ldrb	r3, [r7, #15]
 800ee46:	2100      	movs	r1, #0
 800ee48:	4618      	mov	r0, r3
 800ee4a:	f7ff ff23 	bl	800ec94 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 2, timeout);
 800ee4e:	7dfb      	ldrb	r3, [r7, #23]
 800ee50:	f107 0110 	add.w	r1, r7, #16
 800ee54:	2202      	movs	r2, #2
 800ee56:	4809      	ldr	r0, [pc, #36]	@ (800ee7c <Read_Byte_Auto_Incr+0x94>)
 800ee58:	f7fa ffe6 	bl	8009e28 <HAL_SPI_Transmit>

  /* 3. Read n bytes */
  HAL_SPI_Receive(&hspi2, spiRX, n_byte, timeout);
 800ee5c:	7dfb      	ldrb	r3, [r7, #23]
 800ee5e:	8aba      	ldrh	r2, [r7, #20]
 800ee60:	6839      	ldr	r1, [r7, #0]
 800ee62:	4806      	ldr	r0, [pc, #24]	@ (800ee7c <Read_Byte_Auto_Incr+0x94>)
 800ee64:	f7fb f9f4 	bl	800a250 <HAL_SPI_Receive>

  /* 4. Put SSN high - Deactivate */
  Set_SSN(chan, HIGH);
 800ee68:	7bfb      	ldrb	r3, [r7, #15]
 800ee6a:	2101      	movs	r1, #1
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	f7ff ff11 	bl	800ec94 <Set_SSN>

  return;
 800ee72:	bf00      	nop
}
 800ee74:	3718      	adds	r7, #24
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}
 800ee7a:	bf00      	nop
 800ee7c:	20000730 	.word	0x20000730

0800ee80 <Read_Byte2>:
  * @param  chan: channel to read from (1, 2 or 3)
  * @param  opcode (byte)
  * @retval 8-bit value
  */
uint8_t Read_Byte2(uint8_t chan, uint8_t rd_opcode)
{
 800ee80:	b580      	push	{r7, lr}
 800ee82:	b084      	sub	sp, #16
 800ee84:	af00      	add	r7, sp, #0
 800ee86:	4603      	mov	r3, r0
 800ee88:	460a      	mov	r2, r1
 800ee8a:	71fb      	strb	r3, [r7, #7]
 800ee8c:	4613      	mov	r3, r2
 800ee8e:	71bb      	strb	r3, [r7, #6]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800ee90:	230a      	movs	r3, #10
 800ee92:	73fb      	strb	r3, [r7, #15]
  uint8_t spiTX[1];
  uint8_t spiRX[1];

  spiTX[0] = rd_opcode;
 800ee94:	79bb      	ldrb	r3, [r7, #6]
 800ee96:	733b      	strb	r3, [r7, #12]

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, LOW);
 800ee98:	79fb      	ldrb	r3, [r7, #7]
 800ee9a:	2100      	movs	r1, #0
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f7ff fef9 	bl	800ec94 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 1, timeout);
 800eea2:	7bfb      	ldrb	r3, [r7, #15]
 800eea4:	f107 010c 	add.w	r1, r7, #12
 800eea8:	2201      	movs	r2, #1
 800eeaa:	480a      	ldr	r0, [pc, #40]	@ (800eed4 <Read_Byte2+0x54>)
 800eeac:	f7fa ffbc 	bl	8009e28 <HAL_SPI_Transmit>

  /*3. Read one bytes */
  HAL_SPI_Receive(&hspi2, spiRX, 1, timeout);
 800eeb0:	7bfb      	ldrb	r3, [r7, #15]
 800eeb2:	f107 0108 	add.w	r1, r7, #8
 800eeb6:	2201      	movs	r2, #1
 800eeb8:	4806      	ldr	r0, [pc, #24]	@ (800eed4 <Read_Byte2+0x54>)
 800eeba:	f7fb f9c9 	bl	800a250 <HAL_SPI_Receive>

  /* 4. Put SSN high - Deactivate */
  Set_SSN(chan, HIGH);
 800eebe:	79fb      	ldrb	r3, [r7, #7]
 800eec0:	2101      	movs	r1, #1
 800eec2:	4618      	mov	r0, r3
 800eec4:	f7ff fee6 	bl	800ec94 <Set_SSN>

  return spiRX[0];
 800eec8:	7a3b      	ldrb	r3, [r7, #8]
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3710      	adds	r7, #16
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
 800eed2:	bf00      	nop
 800eed4:	20000730 	.word	0x20000730

0800eed8 <Read_Dword_Lite>:
  * @param  opcode (byte)
  * @param  address (byte)
  * @retval 32-bit value
  */
uint32_t Read_Dword_Lite(uint8_t chan, uint8_t rd_opcode, uint8_t address)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b086      	sub	sp, #24
 800eedc:	af00      	add	r7, sp, #0
 800eede:	4603      	mov	r3, r0
 800eee0:	71fb      	strb	r3, [r7, #7]
 800eee2:	460b      	mov	r3, r1
 800eee4:	71bb      	strb	r3, [r7, #6]
 800eee6:	4613      	mov	r3, r2
 800eee8:	717b      	strb	r3, [r7, #5]
  /* Timeout duration in millisecond [ms] */
  uint8_t timeout = 10;
 800eeea:	230a      	movs	r3, #10
 800eeec:	75fb      	strb	r3, [r7, #23]
  uint8_t spiTX[1];
  uint8_t spiRX[4];
  uint32_t temp_u32 = 0;
 800eeee:	2300      	movs	r3, #0
 800eef0:	613b      	str	r3, [r7, #16]

  spiTX[0] = rd_opcode | address;
 800eef2:	79ba      	ldrb	r2, [r7, #6]
 800eef4:	797b      	ldrb	r3, [r7, #5]
 800eef6:	4313      	orrs	r3, r2
 800eef8:	b2db      	uxtb	r3, r3
 800eefa:	733b      	strb	r3, [r7, #12]

  /* 1. Put SSN low - Activate */
  Set_SSN(chan, LOW);
 800eefc:	79fb      	ldrb	r3, [r7, #7]
 800eefe:	2100      	movs	r1, #0
 800ef00:	4618      	mov	r0, r3
 800ef02:	f7ff fec7 	bl	800ec94 <Set_SSN>

  /* 2. Transmit register address */
  HAL_SPI_Transmit(&hspi2, spiTX, 1, timeout);
 800ef06:	7dfb      	ldrb	r3, [r7, #23]
 800ef08:	f107 010c 	add.w	r1, r7, #12
 800ef0c:	2201      	movs	r2, #1
 800ef0e:	480f      	ldr	r0, [pc, #60]	@ (800ef4c <Read_Dword_Lite+0x74>)
 800ef10:	f7fa ff8a 	bl	8009e28 <HAL_SPI_Transmit>

  /*3. Read four bytes */
  HAL_SPI_Receive(&hspi2, spiRX, 4, timeout);
 800ef14:	7dfb      	ldrb	r3, [r7, #23]
 800ef16:	f107 0108 	add.w	r1, r7, #8
 800ef1a:	2204      	movs	r2, #4
 800ef1c:	480b      	ldr	r0, [pc, #44]	@ (800ef4c <Read_Dword_Lite+0x74>)
 800ef1e:	f7fb f997 	bl	800a250 <HAL_SPI_Receive>

  /* 4. Put SSN high - Deactivate */
  Set_SSN(chan, HIGH);
 800ef22:	79fb      	ldrb	r3, [r7, #7]
 800ef24:	2101      	movs	r1, #1
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7ff feb4 	bl	800ec94 <Set_SSN>

  /*Concatenate of bytes (from LSB to MSB), e.g. used by PICOCAP */
  temp_u32 = (spiRX[3]<<24) + (spiRX[2]<<16) + (spiRX[1]<<8) + (spiRX[0]);
 800ef2c:	7afb      	ldrb	r3, [r7, #11]
 800ef2e:	061a      	lsls	r2, r3, #24
 800ef30:	7abb      	ldrb	r3, [r7, #10]
 800ef32:	041b      	lsls	r3, r3, #16
 800ef34:	441a      	add	r2, r3
 800ef36:	7a7b      	ldrb	r3, [r7, #9]
 800ef38:	021b      	lsls	r3, r3, #8
 800ef3a:	4413      	add	r3, r2
 800ef3c:	7a3a      	ldrb	r2, [r7, #8]
 800ef3e:	4413      	add	r3, r2
 800ef40:	613b      	str	r3, [r7, #16]

  return temp_u32;
 800ef42:	693b      	ldr	r3, [r7, #16]
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3718      	adds	r7, #24
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}
 800ef4c:	20000730 	.word	0x20000730

0800ef50 <memset>:
 800ef50:	4402      	add	r2, r0
 800ef52:	4603      	mov	r3, r0
 800ef54:	4293      	cmp	r3, r2
 800ef56:	d100      	bne.n	800ef5a <memset+0xa>
 800ef58:	4770      	bx	lr
 800ef5a:	f803 1b01 	strb.w	r1, [r3], #1
 800ef5e:	e7f9      	b.n	800ef54 <memset+0x4>

0800ef60 <__libc_init_array>:
 800ef60:	b570      	push	{r4, r5, r6, lr}
 800ef62:	4d0d      	ldr	r5, [pc, #52]	@ (800ef98 <__libc_init_array+0x38>)
 800ef64:	2600      	movs	r6, #0
 800ef66:	4c0d      	ldr	r4, [pc, #52]	@ (800ef9c <__libc_init_array+0x3c>)
 800ef68:	1b64      	subs	r4, r4, r5
 800ef6a:	10a4      	asrs	r4, r4, #2
 800ef6c:	42a6      	cmp	r6, r4
 800ef6e:	d109      	bne.n	800ef84 <__libc_init_array+0x24>
 800ef70:	4d0b      	ldr	r5, [pc, #44]	@ (800efa0 <__libc_init_array+0x40>)
 800ef72:	2600      	movs	r6, #0
 800ef74:	4c0b      	ldr	r4, [pc, #44]	@ (800efa4 <__libc_init_array+0x44>)
 800ef76:	f000 f825 	bl	800efc4 <_init>
 800ef7a:	1b64      	subs	r4, r4, r5
 800ef7c:	10a4      	asrs	r4, r4, #2
 800ef7e:	42a6      	cmp	r6, r4
 800ef80:	d105      	bne.n	800ef8e <__libc_init_array+0x2e>
 800ef82:	bd70      	pop	{r4, r5, r6, pc}
 800ef84:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef88:	3601      	adds	r6, #1
 800ef8a:	4798      	blx	r3
 800ef8c:	e7ee      	b.n	800ef6c <__libc_init_array+0xc>
 800ef8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef92:	3601      	adds	r6, #1
 800ef94:	4798      	blx	r3
 800ef96:	e7f2      	b.n	800ef7e <__libc_init_array+0x1e>
 800ef98:	0800f29c 	.word	0x0800f29c
 800ef9c:	0800f29c 	.word	0x0800f29c
 800efa0:	0800f29c 	.word	0x0800f29c
 800efa4:	0800f2a0 	.word	0x0800f2a0

0800efa8 <memcpy>:
 800efa8:	440a      	add	r2, r1
 800efaa:	1e43      	subs	r3, r0, #1
 800efac:	4291      	cmp	r1, r2
 800efae:	d100      	bne.n	800efb2 <memcpy+0xa>
 800efb0:	4770      	bx	lr
 800efb2:	b510      	push	{r4, lr}
 800efb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efb8:	4291      	cmp	r1, r2
 800efba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800efbe:	d1f9      	bne.n	800efb4 <memcpy+0xc>
 800efc0:	bd10      	pop	{r4, pc}
	...

0800efc4 <_init>:
 800efc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efc6:	bf00      	nop
 800efc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efca:	bc08      	pop	{r3}
 800efcc:	469e      	mov	lr, r3
 800efce:	4770      	bx	lr

0800efd0 <_fini>:
 800efd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efd2:	bf00      	nop
 800efd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efd6:	bc08      	pop	{r3}
 800efd8:	469e      	mov	lr, r3
 800efda:	4770      	bx	lr
