{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@321:503@HdlStmIf", "    .RXRECCLK1_SEL ());\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 2) begin\n  GTHE4_COMMON #(\n    .AEN_QPLL0_FBDIV (1'b1),\n    .AEN_QPLL1_FBDIV (1'b1),\n    .AEN_SDM0TOGGLE (1'b0),\n    .AEN_SDM1TOGGLE (1'b0),\n    .A_SDM0TOGGLE (1'b0),\n    .A_SDM1DATA_HIGH (9'b000000000),\n    .A_SDM1DATA_LOW (16'b0000000000000000),\n    .A_SDM1TOGGLE (1'b0),\n    .BIAS_CFG0 (16'h0000),\n    .BIAS_CFG1 (16'h0000),\n    .BIAS_CFG2 (16'h0124),\n    .BIAS_CFG3 (16'h0041),\n    .BIAS_CFG4 (16'h0010),\n    .BIAS_CFG_RSVD (16'h0000),\n    .COMMON_CFG0 (16'h0000),\n    .COMMON_CFG1 (16'h0000),\n    .POR_CFG (16'h0006),\n    .PPF0_CFG (16'h0600),\n    .PPF1_CFG (16'h0600),\n    .QPLL0CLKOUT_RATE (\"HALF\"),\n    .QPLL0_CFG0 (16'h331c),\n    .QPLL0_CFG1 (16'hd038),\n    .QPLL0_CFG1_G3 (16'hd038),\n    .QPLL0_CFG2 (16'h0fc0),\n    .QPLL0_CFG2_G3 (16'h0fc0),\n    .QPLL0_CFG3 (16'h0120),\n    .QPLL0_CFG4 (16'h0003),\n    .QPLL0_CP (10'b0001111111),\n    .QPLL0_CP_G3 (10'b0000011111),\n    .QPLL0_FBDIV (QPLL_FBDIV),\n    .QPLL0_FBDIV_G3 (160),\n    .QPLL0_INIT_CFG0 (16'h02b2),\n    .QPLL0_INIT_CFG1 (8'h00),\n    .QPLL0_LOCK_CFG (16'h25e8),\n    .QPLL0_LOCK_CFG_G3 (16'h25e8),\n    .QPLL0_LPF (10'b0100110111),\n    .QPLL0_LPF_G3 (10'b0111010101),\n    .QPLL0_PCI_EN (1'b0),\n    .QPLL0_RATE_SW_USE_DRP (1'b1),\n    .QPLL0_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL0_SDM_CFG0 (16'h0080),\n    .QPLL0_SDM_CFG1 (16'h0000),\n    .QPLL0_SDM_CFG2 (16'h0000),\n    .QPLL1CLKOUT_RATE (\"HALF\"),\n    .QPLL1_CFG0 (16'h331c),\n    .QPLL1_CFG1 (16'hd038),\n    .QPLL1_CFG1_G3 (16'hd038),\n    .QPLL1_CFG2 (16'h0fc0),\n    .QPLL1_CFG2_G3 (16'h0fc0),\n    .QPLL1_CFG3 (16'h0120),\n    .QPLL1_CFG4 (16'h0003),\n    .QPLL1_CP (10'b1111111111),\n    .QPLL1_CP_G3 (10'b0011111111),\n    .QPLL1_FBDIV (QPLL_FBDIV),\n    .QPLL1_FBDIV_G3 (80),\n    .QPLL1_INIT_CFG0 (16'h02b2),\n    .QPLL1_INIT_CFG1 (8'h00),\n    .QPLL1_LOCK_CFG (16'h25e8),\n    .QPLL1_LOCK_CFG_G3 (16'h25e8),\n    .QPLL1_LPF (10'b0100110101),\n    .QPLL1_LPF_G3 (10'b0111010100),\n    .QPLL1_PCI_EN (1'b0),\n    .QPLL1_RATE_SW_USE_DRP (1'b1),\n    .QPLL1_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL1_SDM_CFG0 (16'h0080),\n    .QPLL1_SDM_CFG1 (16'h0000),\n    .QPLL1_SDM_CFG2 (16'h0000),\n    .RSVD_ATTR0 (16'h0000),\n    .RSVD_ATTR1 (16'h0000),\n    .RSVD_ATTR2 (16'h0000),\n    .RSVD_ATTR3 (16'h0000),\n    .RXRECCLKOUT0_SEL (2'b00),\n    .RXRECCLKOUT1_SEL (2'b00),\n    .SARC_ENB (1'b0),\n    .SARC_SEL (1'b0),\n    .SDM0INITSEED0_0 (16'b0000000100010001),\n    .SDM0INITSEED0_1 (9'b000010001),\n    .SDM1INITSEED0_0 (16'b0000000100010001),\n    .SDM1INITSEED0_1 (9'b000010001),\n    .SIM_MODE (\"FAST\"),\n    .SIM_RESET_SPEEDUP (\"TRUE\"),\n    .SIM_VERSION (1)) \n  i_gthe4_common (\n    .BGBYPASSB (1'd1),\n    .BGMONITORENB (1'd1),\n    .BGPDB (1'd1),\n    .BGRCALOVRD (5'b11111),\n    .BGRCALOVRDENB (1'd1),\n    .DRPADDR ({4'd0, up_addr_int}),\n    .DRPCLK (up_clk),\n    .DRPDI (up_wdata_int),\n    .DRPDO (up_rdata_s),\n    .DRPEN (up_enb_int),\n    .DRPRDY (up_ready_s),\n    .DRPWE (up_wr_int),\n    .GTGREFCLK0 (1'd0),\n    .GTGREFCLK1 (1'd0),\n    .GTNORTHREFCLK00 (1'd0),\n    .GTNORTHREFCLK01 (1'd0),\n    .GTNORTHREFCLK10 (1'd0),\n    .GTNORTHREFCLK11 (1'd0),\n    .GTREFCLK00 (qpll_ref_clk),\n    .GTREFCLK01 (1'd0),\n    .GTREFCLK10 (1'd0),\n    .GTREFCLK11 (1'd0),\n    .GTSOUTHREFCLK00 (1'd0),\n    .GTSOUTHREFCLK01 (1'd0),\n    .GTSOUTHREFCLK10 (1'd0),\n    .GTSOUTHREFCLK11 (1'd0),\n    .PCIERATEQPLL0 (3'd0),\n    .PCIERATEQPLL1 (3'd0),\n    .PMARSVD0 (8'd0),\n    .PMARSVD1 (8'd0),\n    .PMARSVDOUT0 (),\n    .PMARSVDOUT1 (),\n    .QPLL0CLKRSVD0 (1'd0),\n    .QPLL0CLKRSVD1 (1'd0),\n    .QPLL0FBCLKLOST (),\n    .QPLL0FBDIV (8'd0),\n    .QPLL0LOCK (qpll2ch_locked),\n    .QPLL0LOCKDETCLK (up_clk),\n    .QPLL0LOCKEN (1'd1),\n    .QPLL0OUTCLK (qpll2ch_clk),\n    .QPLL0OUTREFCLK (qpll2ch_ref_clk),\n    .QPLL0PD (1'd0),\n    .QPLL0REFCLKLOST (),\n    .QPLL0REFCLKSEL (3'b001),\n    .QPLL0RESET (up_qpll_rst),\n    .QPLL1CLKRSVD0 (1'd0),\n    .QPLL1CLKRSVD1 (1'd0),\n    .QPLL1FBCLKLOST (),\n    .QPLL1FBDIV (8'd0),\n    .QPLL1LOCK (),\n    .QPLL1LOCKDETCLK (1'd0),\n    .QPLL1LOCKEN (1'd0),\n    .QPLL1OUTCLK (),\n    .QPLL1OUTREFCLK (),\n    .QPLL1PD (1'd1),\n    .QPLL1REFCLKLOST (),\n    .QPLL1REFCLKSEL (3'b001),\n    .QPLL1RESET (1'd1),\n    .QPLLDMONITOR0 (),\n    .QPLLDMONITOR1 (),\n    .QPLLRSVD1 (8'd0),\n    .QPLLRSVD2 (5'd0),\n    .QPLLRSVD3 (5'd0),\n    .QPLLRSVD4 (8'd0),\n    .RCALENB (1'd1),\n    .REFCLKOUTMONITOR0 (),\n    .REFCLKOUTMONITOR1 (),\n    .RXRECCLK0SEL (),\n    .RXRECCLK1SEL (),\n    .SDM0DATA (25'd0),\n    .SDM0FINALOUT (),\n    .SDM0RESET (1'd0),\n    .SDM0TESTDATA (),\n    .SDM0TOGGLE (1'd0),\n    .SDM0WIDTH (2'd0),\n    .SDM1DATA (25'd0),\n    .SDM1FINALOUT (),\n    .SDM1RESET (1'd0),\n    .SDM1TESTDATA (),\n    .SDM1TOGGLE (1'd0),\n    .SDM1WIDTH (2'd0),\n    .TCONGPI (10'd0),\n    .TCONGPO (),\n    .TCONPOWERUP (1'd0),\n    .TCONRESET (2'd0),\n    .TCONRSVDIN1 (2'd0),\n    .TCONRSVDOUT0 ());\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[409, "    .SIM_VERSION (1)) \n"]], "Add": [[409, "    .SIM_VERSION (1'h1)) \n"]]}}