Reading pref.tcl

# 2024.2

# vsim -c -voptargs="+acc" tb_top "+TIMEOUT=1000000" "+num_of_testcases=1" "+test_mode=1" "+epsilon_mult=1.0" "+input_dir=../inputs" "+info_level=0" -do "run -all" 
# Start time: 20:02:55 on Nov 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "MyDesign(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim
# //  Version 2024.2 linux May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.MyDesign(fast)
# Loading work.MyMAC(fast)
# run -all
# INFO: number of testcases:           1
# INFO: DONE WITH RESETING DUT
# INFO:LVL0: ######## Running Test: 1 ########
# INFO: Reading memory file: ../inputs/proj_int_test_self_attn_1_input.dat
# INFO: Reading memory file: ../inputs/proj_int_test_self_attn_1_weight.dat
# INFO: reading ../inputs/proj_int_test_self_attn_1_result.dat
# INFO: Dimension of result matrix [          2,           4]
# ---------------- Checking the Query matrix result------------------  
# [          0] Result MATCH: expected_result =          45, dut_result =          45
# [          1] Result MATCH: expected_result =          78, dut_result =          78
# [          2] Result MATCH: expected_result =          40, dut_result =          40
# [          3] Result MATCH: expected_result =          58, dut_result =          58
# [          4] Result MATCH: expected_result =          52, dut_result =          52
# [          5] Result MATCH: expected_result =          35, dut_result =          35
# [          6] Result MATCH: expected_result =          22, dut_result =          22
# [          7] Result MATCH: expected_result =          62, dut_result =          62
# ---------------- Checking the Key matrix result------------------  
# [          8] Result MATCH: expected_result =          99, dut_result =          99
# [          9] Result MATCH: expected_result =          57, dut_result =          57
# [         10] Result MATCH: expected_result =          46, dut_result =          46
# [         11] Result MATCH: expected_result =          99, dut_result =          99
# [         12] Result MATCH: expected_result =          89, dut_result =          89
# [         13] Result MATCH: expected_result =          65, dut_result =          65
# [         14] Result MATCH: expected_result =          51, dut_result =          51
# [         15] Result MATCH: expected_result =          79, dut_result =          79
# ---------------- Checking the Value matrix result------------------  
# [         16] Result MATCH: expected_result =          81, dut_result =          81
# [         17] Result MATCH: expected_result =          89, dut_result =          89
# [         18] Result MATCH: expected_result =          83, dut_result =          83
# [         19] Result MATCH: expected_result =          98, dut_result =          98
# [         20] Result MATCH: expected_result =          89, dut_result =          89
# [         21] Result MATCH: expected_result =          62, dut_result =          62
# [         22] Result MATCH: expected_result =          49, dut_result =          49
# [         23] Result MATCH: expected_result =          88, dut_result =          88
# ---------------- Checking the Score matrix result------------------  
# [         24]: ERROR: SRAM result entry is missing
# [         25]: ERROR: SRAM result entry is missing
# [         26]: ERROR: SRAM result entry is missing
# [         27]: ERROR: SRAM result entry is missing
# ---------------- Checking the Attention matrix result------------------  
# [         28]: ERROR: SRAM result entry is missing
# [         29]: ERROR: SRAM result entry is missing
# [         30]: ERROR: SRAM result entry is missing
# [         31]: ERROR: SRAM result entry is missing
# [         32]: ERROR: SRAM result entry is missing
# [         33]: ERROR: SRAM result entry is missing
# [         34]: ERROR: SRAM result entry is missing
# [         35]: ERROR: SRAM result entry is missing
# ------------------------------------------------------------------------ 
# INFO: Total number of cases       : 1
# INFO: Total number of result pass : 24 / 36
# INFO: Final pass percentage       :  66.00
# INFO: Final Time Result           : 2440 ns
# INFO: Final Cycle Result          : 488 cycles
# 
# ** Note: $finish    : ../testbench/testbench.sv(451)
#    Time: 3180 ns  Iteration: 1  Instance: /tb_top
# End time: 20:02:58 on Nov 28,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
