

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:45 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     115|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     541|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     541|     283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_192_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln26_fu_204_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_282_p2     |         +|   0|  0|  14|           7|           2|
    |icmp_ln26_fu_186_p2    |      icmp|   0|  0|  20|          12|          13|
    |select_ln26_fu_226_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_218_p3   |    select|   0|  0|   7|           1|           1|
    |tmp_1_fu_303_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 115|          42|          59|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    7|         14|
    |i_fu_58                               |   9|          2|    7|         14|
    |indvar_flatten_fu_62                  |   9|          2|   12|         24|
    |j_1_fu_54                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   54|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_reg_418                      |  32|   0|   32|          0|
    |add58_1_reg_423                   |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |buff_A_1_load_reg_381             |  32|   0|   32|          0|
    |buff_A_load_reg_376               |  32|   0|   32|          0|
    |buff_y_out_1_addr_reg_392         |   5|   0|    5|          0|
    |buff_y_out_1_load_reg_413         |  32|   0|   32|          0|
    |buff_y_out_addr_reg_386           |   5|   0|    5|          0|
    |buff_y_out_load_reg_398           |  32|   0|   32|          0|
    |i_fu_58                           |   7|   0|    7|          0|
    |indvar_flatten_fu_62              |  12|   0|   12|          0|
    |j_1_fu_54                         |   7|   0|    7|          0|
    |lshr_ln5_5_reg_355                |   5|   0|    5|          0|
    |mul1_reg_403                      |  32|   0|   32|          0|
    |mul57_1_reg_408                   |  32|   0|   32|          0|
    |tmp_1_reg_370                     |  32|   0|   32|          0|
    |trunc_ln26_1_reg_340              |   1|   0|    1|          0|
    |buff_y_out_1_addr_reg_392         |  64|  32|    5|          0|
    |buff_y_out_addr_reg_386           |  64|  32|    5|          0|
    |lshr_ln5_5_reg_355                |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 541|  96|  364|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_opcode   |  out|    2|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1608_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_opcode   |  out|    2|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1612_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1616_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_din0     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_din1     |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_dout0    |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_1620_p_ce       |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|tmp1_address0          |  out|    5|   ap_memory|                   tmp1|         array|
|tmp1_ce0               |  out|    1|   ap_memory|                   tmp1|         array|
|tmp1_q0                |   in|   32|   ap_memory|                   tmp1|         array|
|tmp1_1_address0        |  out|    5|   ap_memory|                 tmp1_1|         array|
|tmp1_1_ce0             |  out|    1|   ap_memory|                 tmp1_1|         array|
|tmp1_1_q0              |   in|   32|   ap_memory|                 tmp1_1|         array|
|buff_A_address0        |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce0             |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q0              |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_1_address0      |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce0           |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q0            |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_y_out_address0    |  out|    5|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_we0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_d0          |  out|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_address1    |  out|    5|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce1         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_q1          |   in|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_1_address0  |  out|    5|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_we0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_d0        |  out|   32|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_address1  |  out|    5|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce1       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_q1        |   in|   32|   ap_memory|           buff_y_out_1|         array|
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/atax.c:5]   --->   Operation 13 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 17 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j_1" [src/atax.c:5]   --->   Operation 18 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/atax.c:26]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%icmp_ln26 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [src/atax.c:26]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln26_1 = add i12 %indvar_flatten_load, i12 1" [src/atax.c:26]   --->   Operation 22 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc64, void %for.inc74.preheader.exitStub" [src/atax.c:26]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [src/atax.c:5]   --->   Operation 24 'load' 'j_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/atax.c:26]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %i_load, i7 1" [src/atax.c:26]   --->   Operation 26 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6" [src/atax.c:27]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load" [src/atax.c:5]   --->   Operation 28 'select' 'select_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln26 = select i1 %tmp, i7 %add_ln26, i7 %i_load" [src/atax.c:26]   --->   Operation 29 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %select_ln26" [src/atax.c:26]   --->   Operation 30 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i7 %select_ln26" [src/atax.c:26]   --->   Operation 31 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln5_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln26, i32 1, i32 5" [src/atax.c:5]   --->   Operation 32 'partselect' 'lshr_ln5_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5_2" [src/atax.c:5]   --->   Operation 33 'zext' 'zext_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln5" [src/atax.c:5]   --->   Operation 34 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln5" [src/atax.c:5]   --->   Operation 35 'getelementptr' 'tmp1_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%mux_case_06 = load i5 %tmp1_addr" [src/atax.c:5]   --->   Operation 36 'load' 'mux_case_06' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/atax.c:5]   --->   Operation 37 'load' 'tmp1_1_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5" [src/atax.c:5]   --->   Operation 38 'partselect' 'lshr_ln5_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %lshr_ln5_5" [src/atax.c:28]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp_s" [src/atax.c:28]   --->   Operation 40 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 41 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 42 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 43 'load' 'buff_A_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 44 'load' 'buff_A_1_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %select_ln5, i7 2" [src/atax.c:27]   --->   Operation 45 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln26 = store i12 %add_ln26_1, i12 %indvar_flatten" [src/atax.c:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln26, i7 %i" [src/atax.c:5]   --->   Operation 47 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln27, i7 %j_1" [src/atax.c:5]   --->   Operation 48 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%mux_case_06 = load i5 %tmp1_addr" [src/atax.c:5]   --->   Operation 49 'load' 'mux_case_06' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i5 %tmp1_1_addr" [src/atax.c:5]   --->   Operation 50 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (0.44ns)   --->   "%tmp_1 = select i1 %trunc_ln26_1, i32 %tmp1_1_load, i32 %mux_case_06" [src/atax.c:26]   --->   Operation 51 'select' 'tmp_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 52 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 53 'load' 'buff_A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 54 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 54 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [3/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 55 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %lshr_ln5_5" [src/atax.c:5]   --->   Operation 56 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5_1" [src/atax.c:28]   --->   Operation 57 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (1.23ns)   --->   "%buff_y_out_load = load i5 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 58 'load' 'buff_y_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 59 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 59 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5_1" [src/atax.c:28]   --->   Operation 60 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 61 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (1.23ns)   --->   "%buff_y_out_1_load = load i5 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 62 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 63 [1/2] (1.23ns)   --->   "%buff_y_out_load = load i5 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 63 'load' 'buff_y_out_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 64 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %tmp_1" [src/atax.c:28]   --->   Operation 65 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (1.23ns)   --->   "%buff_y_out_1_load = load i5 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 66 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 67 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 67 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [4/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 68 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 69 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [3/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 70 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 71 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [2/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 72 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 73 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 74 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/atax.c:5]   --->   Operation 77 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %add1, i5 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 78 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln28 = store i32 %add58_1, i5 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 79 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc61" [src/atax.c:27]   --->   Operation 80 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ buff_y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ buff_y_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 01000000000]
i                     (alloca           ) [ 01000000000]
indvar_flatten        (alloca           ) [ 01000000000]
store_ln0             (store            ) [ 00000000000]
store_ln5             (store            ) [ 00000000000]
store_ln5             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
icmp_ln26             (icmp             ) [ 01111111110]
add_ln26_1            (add              ) [ 00000000000]
br_ln26               (br               ) [ 00000000000]
j_1_load              (load             ) [ 00000000000]
i_load                (load             ) [ 00000000000]
add_ln26              (add              ) [ 00000000000]
tmp                   (bitselect        ) [ 00000000000]
select_ln5            (select           ) [ 00000000000]
select_ln26           (select           ) [ 00000000000]
trunc_ln26            (trunc            ) [ 00000000000]
trunc_ln26_1          (trunc            ) [ 01100000000]
lshr_ln5_2            (partselect       ) [ 00000000000]
zext_ln5              (zext             ) [ 00000000000]
tmp1_addr             (getelementptr    ) [ 01100000000]
tmp1_1_addr           (getelementptr    ) [ 01100000000]
lshr_ln5_5            (partselect       ) [ 01111000000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
zext_ln28             (zext             ) [ 00000000000]
buff_A_addr           (getelementptr    ) [ 01100000000]
buff_A_1_addr         (getelementptr    ) [ 01100000000]
add_ln27              (add              ) [ 00000000000]
store_ln26            (store            ) [ 00000000000]
store_ln5             (store            ) [ 00000000000]
store_ln5             (store            ) [ 00000000000]
mux_case_06           (load             ) [ 00000000000]
tmp1_1_load           (load             ) [ 00000000000]
tmp_1                 (select           ) [ 01011100000]
buff_A_load           (load             ) [ 01011100000]
buff_A_1_load         (load             ) [ 01011100000]
zext_ln5_1            (zext             ) [ 00000000000]
buff_y_out_addr       (getelementptr    ) [ 01000111111]
buff_y_out_1_addr     (getelementptr    ) [ 01000111111]
buff_y_out_load       (load             ) [ 01000011110]
mul1                  (fmul             ) [ 01000011110]
mul57_1               (fmul             ) [ 01000011110]
buff_y_out_1_load     (load             ) [ 01000011110]
add1                  (fadd             ) [ 01000000001]
add58_1               (fadd             ) [ 01000000001]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln5      (specpipeline     ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln27               (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_y_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_y_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp3_lp4_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp1_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp1_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_06/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_1_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buff_A_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buff_A_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buff_y_out_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="6"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_y_out_load/4 store_ln28/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buff_y_out_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_1_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="6"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_y_out_1_load/4 store_ln28/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add58_1/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul57_1/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="12" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln5_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln5_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln26_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln26_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_1_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln26_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln26_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln26_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln26_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lshr_ln5_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="4" slack="0"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lshr_ln5_5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="4" slack="0"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_5/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln28_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln27_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln26_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="12" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln5_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln5_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln5_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="3"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="j_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvar_flatten_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="336" class="1005" name="icmp_ln26_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="8"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln26_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp1_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="1"/>
<pin id="347" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp1_1_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_1_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="lshr_ln5_5_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="3"/>
<pin id="357" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln5_5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="buff_A_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="1"/>
<pin id="362" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="buff_A_1_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="1"/>
<pin id="367" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="buff_A_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="buff_A_1_load_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="386" class="1005" name="buff_y_out_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="1"/>
<pin id="388" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="buff_y_out_1_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_1_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="buff_y_out_load_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_load "/>
</bind>
</comp>

<comp id="403" class="1005" name="mul1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="mul57_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul57_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="buff_y_out_1_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_1_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="add1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="add58_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add58_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="99" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="118" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="135" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="198" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="210" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="204" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="201" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="226" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="226" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="218" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="234" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="258" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="286"><net_src comp="218" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="192" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="226" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="282" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="86" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="80" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="318"><net_src comp="54" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="325"><net_src comp="58" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="332"><net_src comp="62" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="339"><net_src comp="186" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="238" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="348"><net_src comp="66" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="353"><net_src comp="73" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="358"><net_src comp="258" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="363"><net_src comp="92" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="368"><net_src comp="99" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="373"><net_src comp="303" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="379"><net_src comp="106" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="384"><net_src comp="112" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="389"><net_src comp="118" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="395"><net_src comp="135" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="401"><net_src comp="125" pin="7"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="406"><net_src comp="160" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="411"><net_src comp="164" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="416"><net_src comp="142" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="421"><net_src comp="152" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="426"><net_src comp="156" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_y_out | {10 }
	Port: buff_y_out_1 | {10 }
 - Input state : 
	Port: atax_Pipeline_lp3_lp4 : tmp1 | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : tmp1_1 | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : buff_A | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : buff_A_1 | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : buff_y_out | {4 5 }
	Port: atax_Pipeline_lp3_lp4 : buff_y_out_1 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln5 : 1
		store_ln5 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26_1 : 2
		br_ln26 : 3
		j_1_load : 1
		i_load : 1
		add_ln26 : 2
		tmp : 2
		select_ln5 : 3
		select_ln26 : 3
		trunc_ln26 : 4
		trunc_ln26_1 : 4
		lshr_ln5_2 : 4
		zext_ln5 : 5
		tmp1_addr : 6
		tmp1_1_addr : 6
		mux_case_06 : 7
		tmp1_1_load : 7
		lshr_ln5_5 : 4
		tmp_s : 5
		zext_ln28 : 6
		buff_A_addr : 7
		buff_A_1_addr : 7
		buff_A_load : 8
		buff_A_1_load : 8
		add_ln27 : 4
		store_ln26 : 3
		store_ln5 : 4
		store_ln5 : 5
	State 2
		tmp_1 : 1
	State 3
	State 4
		buff_y_out_addr : 1
		buff_y_out_load : 2
		buff_y_out_1_addr : 1
		buff_y_out_1_load : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_152     |    2    |   227   |   214   |
|          |      grp_fu_156     |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_160     |    3    |   128   |   135   |
|          |      grp_fu_164     |    3    |   128   |   135   |
|----------|---------------------|---------|---------|---------|
|          |  add_ln26_1_fu_192  |    0    |    0    |    19   |
|    add   |   add_ln26_fu_204   |    0    |    0    |    14   |
|          |   add_ln27_fu_282   |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |  select_ln5_fu_218  |    0    |    0    |    7    |
|  select  |  select_ln26_fu_226 |    0    |    0    |    7    |
|          |     tmp_1_fu_303    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln26_fu_186  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_210     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_234  |    0    |    0    |    0    |
|          | trunc_ln26_1_fu_238 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|  lshr_ln5_2_fu_242  |    0    |    0    |    0    |
|          |  lshr_ln5_5_fu_258  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln5_fu_252   |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_276  |    0    |    0    |    0    |
|          |  zext_ln5_1_fu_310  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_268    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    10   |   710   |   810   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       add1_reg_418      |   32   |
|     add58_1_reg_423     |   32   |
|  buff_A_1_addr_reg_365  |   11   |
|  buff_A_1_load_reg_381  |   32   |
|   buff_A_addr_reg_360   |   11   |
|   buff_A_load_reg_376   |   32   |
|buff_y_out_1_addr_reg_392|    5   |
|buff_y_out_1_load_reg_413|   32   |
| buff_y_out_addr_reg_386 |    5   |
| buff_y_out_load_reg_398 |   32   |
|        i_reg_322        |    7   |
|    icmp_ln26_reg_336    |    1   |
|  indvar_flatten_reg_329 |   12   |
|       j_1_reg_315       |    7   |
|    lshr_ln5_5_reg_355   |    5   |
|       mul1_reg_403      |   32   |
|     mul57_1_reg_408     |   32   |
|   tmp1_1_addr_reg_350   |    5   |
|    tmp1_addr_reg_345    |    5   |
|      tmp_1_reg_370      |   32   |
|   trunc_ln26_1_reg_340  |    1   |
+-------------------------+--------+
|          Total          |   363  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_86 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_125 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   710  |   810  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    2   |  1073  |   864  |
+-----------+--------+--------+--------+--------+
