{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411836167323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411836167323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 27 09:42:47 2014 " "Processing started: Sat Sep 27 09:42:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411836167323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1411836167323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1411836167323 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1411836167674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1411836167674 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 2 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 2 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TFlipFlop:move_to_minutes\|tOut " "Node  \"TFlipFlop:move_to_minutes\|tOut\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 168 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TFlipFlop:start_stop\|tOut " "Node  \"TFlipFlop:start_stop\|tOut\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 168 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167714 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1411836167714 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167714 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1411836167714 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 3 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 3 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_counter\[2\]~37 " "Node  \"clk_counter\[2\]~37\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167714 ""} { "Info" "IDRC_NODES_INFO" " clk_counter\[2\]~36 " "Node  \"clk_counter\[2\]~36\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167714 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167714 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1411836167714 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " clk_counter\[2\]~36 " "Node  \"clk_counter\[2\]~36\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " clk_counter\[2\]~37 " "Node  \"clk_counter\[2\]~37\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " state\[2\]~_Duplicate_1 " "Node  \"state\[2\]~_Duplicate_1\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " state\[1\]~_Duplicate_1 " "Node  \"state\[1\]~_Duplicate_1\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " state\[0\]~_Duplicate_1 " "Node  \"state\[0\]~_Duplicate_1\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[0\] " "Node  \"one_second_counter\[0\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[0\] " "Node  \"ten_second_counter\[0\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[0\] " "Node  \"ten_minute_counter\[0\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[0\] " "Node  \"one_minute_counter\[0\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[1\] " "Node  \"ten_second_counter\[1\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[1\] " "Node  \"one_second_counter\[1\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[1\] " "Node  \"ten_minute_counter\[1\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[2\] " "Node  \"one_second_counter\[2\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[3\] " "Node  \"one_second_counter\[3\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[2\] " "Node  \"ten_second_counter\[2\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[1\] " "Node  \"one_minute_counter\[1\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[0\]~3 " "Node  \"one_minute_counter\[0\]~3\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[2\] " "Node  \"ten_minute_counter\[2\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[3\] " "Node  \"ten_second_counter\[3\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " dec2_7seg:u1\|Equal0~0 " "Node  \"dec2_7seg:u1\|Equal0~0\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[2\] " "Node  \"one_minute_counter\[2\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[3\] " "Node  \"ten_minute_counter\[3\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " Equal9~0 " "Node  \"Equal9~0\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " always0~0 " "Node  \"always0~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[3\] " "Node  \"one_minute_counter\[3\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " TFlipFlop:start_stop\|tOut " "Node  \"TFlipFlop:start_stop\|tOut\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 168 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " dec2_7seg:u0\|Equal0~0 " "Node  \"dec2_7seg:u0\|Equal0~0\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_NODES_INFO" " Equal20~3 " "Node  \"Equal20~3\"" {  } { { "TimerController.v" "" { Text "D:/projects/Timer/TimerController.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411836167724 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1411836167724 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1411836167724 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "53 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 53 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1411836167724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411836167794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 27 09:42:47 2014 " "Processing ended: Sat Sep 27 09:42:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411836167794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411836167794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411836167794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1411836167794 ""}
