

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11'
================================================================
* Date:           Wed Feb 26 23:19:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.189 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_10_VITIS_LOOP_120_11  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1603|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     268|    307|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     990|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1258|   2124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+--------------------+---------+----+-----+-----+-----+
    |mul_61s_32s_61_3_1_U39  |mul_61s_32s_61_3_1  |        0|   7|  268|  307|    0|
    +------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                   |                    |        0|   7|  268|  307|    0|
    +------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln119_1_fu_216_p2         |         +|   0|  0|   71|          64|           1|
    |add_ln119_2_fu_207_p2         |         +|   0|  0|  135|         128|           1|
    |add_ln119_fu_263_p2           |         +|   0|  0|   71|          64|          64|
    |add_ln120_fu_242_p2           |         +|   0|  0|   10|           2|           1|
    |add_ln123_fu_278_p2           |         +|   0|  0|   68|          61|          61|
    |sub_ln123_fu_295_p2           |         -|   0|  0|   39|           1|          32|
    |brmerge47_demorgan_fu_301_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln119_1_fu_202_p2        |      icmp|   0|  0|  135|         128|         128|
    |icmp_ln119_fu_270_p2          |      icmp|   0|  0|   71|          64|          64|
    |icmp_ln120_fu_197_p2          |      icmp|   0|  0|   71|          64|          64|
    |lshr_ln123_fu_315_p2          |      lshr|   0|  0|  423|         128|         128|
    |pixel_val_fu_336_p3           |    select|   0|  0|    8|           1|           8|
    |select_ln119_1_fu_230_p3      |    select|   0|  0|   64|           1|          64|
    |select_ln119_fu_222_p3        |    select|   0|  0|    2|           1|           1|
    |select_ln124_fu_344_p3        |    select|   0|  0|    8|           1|           8|
    |shl_ln123_fu_323_p2           |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0                 |       xor|   0|  0|    2|           1|           2|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 1603|         838|         756|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten111_fu_74  |   9|          2|  128|        256|
    |k_3_fu_66                |   9|          2|    2|          4|
    |x_fu_70                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  197|        394|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln123_reg_456                 |   61|   0|   61|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |empty_reg_451                     |   61|   0|   61|          0|
    |icmp_ln119_reg_431                |    1|   0|    1|          0|
    |indvar_flatten111_fu_74           |  128|   0|  128|          0|
    |k_3_fu_66                         |    2|   0|    2|          0|
    |line_buffer_6_addr_reg_436        |   11|   0|   11|          0|
    |line_buffer_7_addr_reg_441        |   11|   0|   11|          0|
    |line_buffer_8_addr_reg_446        |   11|   0|   11|          0|
    |select_ln119_1_reg_421            |   64|   0|   64|          0|
    |select_ln119_reg_416              |    2|   0|    2|          0|
    |sext_ln75_1_cast_reg_402          |   31|   0|   64|         33|
    |sext_ln75_cast_reg_397            |   61|   0|   61|          0|
    |sub_ln123_reg_466                 |   29|   0|   32|          3|
    |trunc_ln119_reg_426               |   61|   0|   61|          0|
    |trunc_ln5_reg_461                 |   29|   0|   32|          3|
    |x_fu_70                           |   64|   0|   64|          0|
    |zext_ln114_cast_reg_407           |   31|   0|   64|         33|
    |icmp_ln119_reg_431                |   64|  32|    1|          0|
    |line_buffer_6_addr_reg_436        |   64|  32|   11|          0|
    |line_buffer_7_addr_reg_441        |   64|  32|   11|          0|
    |line_buffer_8_addr_reg_446        |   64|  32|   11|          0|
    |select_ln119_reg_416              |   64|  32|    2|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  990| 160|  778|         72|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|line_buffer_8_address0  |  out|   11|   ap_memory|                                               line_buffer_8|         array|
|line_buffer_8_ce0       |  out|    1|   ap_memory|                                               line_buffer_8|         array|
|line_buffer_8_we0       |  out|    1|   ap_memory|                                               line_buffer_8|         array|
|line_buffer_8_d0        |  out|    8|   ap_memory|                                               line_buffer_8|         array|
|line_buffer_7_address0  |  out|   11|   ap_memory|                                               line_buffer_7|         array|
|line_buffer_7_ce0       |  out|    1|   ap_memory|                                               line_buffer_7|         array|
|line_buffer_7_we0       |  out|    1|   ap_memory|                                               line_buffer_7|         array|
|line_buffer_7_d0        |  out|    8|   ap_memory|                                               line_buffer_7|         array|
|line_buffer_6_address0  |  out|   11|   ap_memory|                                               line_buffer_6|         array|
|line_buffer_6_ce0       |  out|    1|   ap_memory|                                               line_buffer_6|         array|
|line_buffer_6_we0       |  out|    1|   ap_memory|                                               line_buffer_6|         array|
|line_buffer_6_d0        |  out|    8|   ap_memory|                                               line_buffer_6|         array|
|xor_ln114               |   in|   64|     ap_none|                                                   xor_ln114|        scalar|
|mul_ln114               |   in|  128|     ap_none|                                                   mul_ln114|        scalar|
|zext_ln114              |   in|   31|     ap_none|                                                  zext_ln114|        scalar|
|sext_ln75_1             |   in|   31|     ap_none|                                                 sext_ln75_1|        scalar|
|sext_ln75               |   in|   32|     ap_none|                                                   sext_ln75|        scalar|
|cmp155                  |   in|    1|     ap_none|                                                      cmp155|        scalar|
|axie4_data              |   in|  128|     ap_none|                                                  axie4_data|        scalar|
+------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1" [filter_kernel.cpp:120]   --->   Operation 9 'alloca' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [filter_kernel.cpp:119]   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten111 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %axie4_data"   --->   Operation 12 'read' 'axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp155_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp155"   --->   Operation 13 'read' 'cmp155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln75"   --->   Operation 14 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln75_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln75_1"   --->   Operation 15 'read' 'sext_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln114_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln114"   --->   Operation 16 'read' 'zext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul_ln114_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln114"   --->   Operation 17 'read' 'mul_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xor_ln114_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xor_ln114"   --->   Operation 18 'read' 'xor_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i32 %sext_ln75_read"   --->   Operation 19 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln75_1_cast = zext i31 %sext_ln75_1_read"   --->   Operation 20 'zext' 'sext_ln75_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln114_cast = zext i31 %zext_ln114_read"   --->   Operation 21 'zext' 'zext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten111"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln119 = store i64 0, i64 %x" [filter_kernel.cpp:119]   --->   Operation 23 'store' 'store_ln119' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%store_ln120 = store i2 0, i2 %k_3" [filter_kernel.cpp:120]   --->   Operation 24 'store' 'store_ln120' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond143"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.66>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k = load i2 %k_3" [filter_kernel.cpp:120]   --->   Operation 26 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten111_load = load i128 %indvar_flatten111" [filter_kernel.cpp:119]   --->   Operation 27 'load' 'indvar_flatten111_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i2 %k" [filter_kernel.cpp:120]   --->   Operation 28 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.64ns)   --->   "%icmp_ln120 = icmp_eq  i64 %zext_ln120, i64 %xor_ln114_read" [filter_kernel.cpp:120]   --->   Operation 29 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (4.10ns)   --->   "%icmp_ln119_1 = icmp_eq  i128 %indvar_flatten111_load, i128 %mul_ln114_read" [filter_kernel.cpp:119]   --->   Operation 30 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 4.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (4.10ns)   --->   "%add_ln119_2 = add i128 %indvar_flatten111_load, i128 1" [filter_kernel.cpp:119]   --->   Operation 31 'add' 'add_ln119_2' <Predicate = true> <Delay = 4.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119_1, void %for.inc175, void %for.inc178.exitStub" [filter_kernel.cpp:119]   --->   Operation 32 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [filter_kernel.cpp:119]   --->   Operation 33 'load' 'x_load' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.64ns)   --->   "%add_ln119_1 = add i64 %x_load, i64 1" [filter_kernel.cpp:119]   --->   Operation 34 'add' 'add_ln119_1' <Predicate = (!icmp_ln119_1)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.72ns)   --->   "%select_ln119 = select i1 %icmp_ln120, i2 0, i2 %k" [filter_kernel.cpp:119]   --->   Operation 35 'select' 'select_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "%select_ln119_1 = select i1 %icmp_ln120, i64 %add_ln119_1, i64 %x_load" [filter_kernel.cpp:119]   --->   Operation 36 'select' 'select_ln119_1' <Predicate = (!icmp_ln119_1)> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i64 %select_ln119_1" [filter_kernel.cpp:119]   --->   Operation 37 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%switch_ln119 = switch i2 %select_ln119, void %arrayidx17015.case.2, i2 0, void %arrayidx17015.case.0, i2 1, void %arrayidx17015.case.1" [filter_kernel.cpp:119]   --->   Operation 38 'switch' 'switch_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 1.14>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%add_ln120 = add i2 %select_ln119, i2 1" [filter_kernel.cpp:120]   --->   Operation 39 'add' 'add_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%store_ln119 = store i128 %add_ln119_2, i128 %indvar_flatten111" [filter_kernel.cpp:119]   --->   Operation 40 'store' 'store_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 1.14>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%store_ln119 = store i64 %select_ln119_1, i64 %x" [filter_kernel.cpp:119]   --->   Operation 41 'store' 'store_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 1.14>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln120 = store i2 %add_ln120, i2 %k_3" [filter_kernel.cpp:120]   --->   Operation 42 'store' 'store_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 1.14>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.cond143" [filter_kernel.cpp:120]   --->   Operation 43 'br' 'br_ln120' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 44 [1/1] (2.64ns)   --->   "%add_ln119 = add i64 %select_ln119_1, i64 %zext_ln114_cast" [filter_kernel.cpp:119]   --->   Operation 44 'add' 'add_ln119' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (2.64ns)   --->   "%icmp_ln119 = icmp_slt  i64 %add_ln119, i64 %sext_ln75_1_cast" [filter_kernel.cpp:119]   --->   Operation 45 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [3/3] (7.18ns)   --->   "%empty = mul i61 %trunc_ln119, i61 %sext_ln75_cast" [filter_kernel.cpp:119]   --->   Operation 46 'mul' 'empty' <Predicate = true> <Delay = 7.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %add_ln119" [filter_kernel.cpp:119]   --->   Operation 47 'getelementptr' 'line_buffer_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %add_ln119" [filter_kernel.cpp:119]   --->   Operation 48 'getelementptr' 'line_buffer_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %add_ln119" [filter_kernel.cpp:119]   --->   Operation 49 'getelementptr' 'line_buffer_8_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 50 [2/3] (7.18ns)   --->   "%empty = mul i61 %trunc_ln119, i61 %sext_ln75_cast" [filter_kernel.cpp:119]   --->   Operation 50 'mul' 'empty' <Predicate = true> <Delay = 7.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 51 [1/3] (7.18ns)   --->   "%empty = mul i61 %trunc_ln119, i61 %sext_ln75_cast" [filter_kernel.cpp:119]   --->   Operation 51 'mul' 'empty' <Predicate = true> <Delay = 7.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i2 %select_ln119" [filter_kernel.cpp:120]   --->   Operation 52 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.58ns)   --->   "%add_ln123 = add i61 %zext_ln120_1, i61 %empty" [filter_kernel.cpp:123]   --->   Operation 53 'add' 'add_ln123' <Predicate = true> <Delay = 2.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i61 %add_ln123" [filter_kernel.cpp:123]   --->   Operation 54 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln123, i3 0" [filter_kernel.cpp:123]   --->   Operation 55 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.91ns)   --->   "%sub_ln123 = sub i32 0, i32 %trunc_ln5" [filter_kernel.cpp:123]   --->   Operation 56 'sub' 'sub_ln123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln119_1)> <Delay = 1.14>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_10_VITIS_LOOP_120_11_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%brmerge47_demorgan = and i1 %cmp155_read, i1 %icmp_ln119" [filter_kernel.cpp:119]   --->   Operation 58 'and' 'brmerge47_demorgan' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:121]   --->   Operation 59 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i61.i32, i61 %add_ln123, i32 60" [filter_kernel.cpp:123]   --->   Operation 60 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln5" [filter_kernel.cpp:123]   --->   Operation 61 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (3.21ns)   --->   "%lshr_ln123 = lshr i128 %axie4_data_read, i128 %zext_ln123" [filter_kernel.cpp:123]   --->   Operation 62 'lshr' 'lshr_ln123' <Predicate = true> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i32 %sub_ln123" [filter_kernel.cpp:123]   --->   Operation 63 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.21ns)   --->   "%shl_ln123 = shl i128 %axie4_data_read, i128 %zext_ln123_1" [filter_kernel.cpp:123]   --->   Operation 64 'shl' 'shl_ln123' <Predicate = true> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%trunc_ln123_1 = trunc i128 %shl_ln123" [filter_kernel.cpp:123]   --->   Operation 65 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%trunc_ln123_2 = trunc i128 %lshr_ln123" [filter_kernel.cpp:123]   --->   Operation 66 'trunc' 'trunc_ln123_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%pixel_val = select i1 %tmp, i8 %trunc_ln123_1, i8 %trunc_ln123_2" [filter_kernel.cpp:123]   --->   Operation 67 'select' 'pixel_val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %brmerge47_demorgan, i8 %pixel_val, i8 0" [filter_kernel.cpp:124]   --->   Operation 68 'select' 'select_ln124' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln124 = store i8 %select_ln124, i11 %line_buffer_7_addr" [filter_kernel.cpp:124]   --->   Operation 69 'store' 'store_ln124' <Predicate = (select_ln119 == 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx17015.exit"   --->   Operation 70 'br' 'br_ln0' <Predicate = (select_ln119 == 1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln124 = store i8 %select_ln124, i11 %line_buffer_6_addr" [filter_kernel.cpp:124]   --->   Operation 71 'store' 'store_ln124' <Predicate = (select_ln119 == 0)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx17015.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (select_ln119 == 0)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln124 = store i8 %select_ln124, i11 %line_buffer_8_addr" [filter_kernel.cpp:124]   --->   Operation 73 'store' 'store_ln124' <Predicate = (select_ln119 != 0 & select_ln119 != 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx17015.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (select_ln119 != 0 & select_ln119 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xor_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp155]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axie4_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_3                    (alloca        ) [ 01100000]
x                      (alloca        ) [ 01100000]
indvar_flatten111      (alloca        ) [ 01100000]
axie4_data_read        (read          ) [ 01111111]
cmp155_read            (read          ) [ 01111111]
sext_ln75_read         (read          ) [ 00000000]
sext_ln75_1_read       (read          ) [ 00000000]
zext_ln114_read        (read          ) [ 00000000]
mul_ln114_read         (read          ) [ 01100000]
xor_ln114_read         (read          ) [ 01100000]
sext_ln75_cast         (sext          ) [ 01111100]
sext_ln75_1_cast       (zext          ) [ 01110000]
zext_ln114_cast        (zext          ) [ 01110000]
store_ln0              (store         ) [ 00000000]
store_ln119            (store         ) [ 00000000]
store_ln120            (store         ) [ 00000000]
br_ln0                 (br            ) [ 00000000]
k                      (load          ) [ 00000000]
indvar_flatten111_load (load          ) [ 00000000]
zext_ln120             (zext          ) [ 00000000]
icmp_ln120             (icmp          ) [ 00000000]
icmp_ln119_1           (icmp          ) [ 01111110]
add_ln119_2            (add           ) [ 00000000]
br_ln119               (br            ) [ 00000000]
x_load                 (load          ) [ 00000000]
add_ln119_1            (add           ) [ 00000000]
select_ln119           (select        ) [ 01011111]
select_ln119_1         (select        ) [ 01010000]
trunc_ln119            (trunc         ) [ 01011100]
switch_ln119           (switch        ) [ 00000000]
add_ln120              (add           ) [ 00000000]
store_ln119            (store         ) [ 00000000]
store_ln119            (store         ) [ 00000000]
store_ln120            (store         ) [ 00000000]
br_ln120               (br            ) [ 00000000]
add_ln119              (add           ) [ 00000000]
icmp_ln119             (icmp          ) [ 01001111]
line_buffer_6_addr     (getelementptr ) [ 01001111]
line_buffer_7_addr     (getelementptr ) [ 01001111]
line_buffer_8_addr     (getelementptr ) [ 01001111]
empty                  (mul           ) [ 01000010]
zext_ln120_1           (zext          ) [ 00000000]
add_ln123              (add           ) [ 01000001]
trunc_ln123            (trunc         ) [ 00000000]
trunc_ln5              (bitconcatenate) [ 01000001]
sub_ln123              (sub           ) [ 01000001]
specloopname_ln0       (specloopname  ) [ 00000000]
brmerge47_demorgan     (and           ) [ 00000000]
specpipeline_ln121     (specpipeline  ) [ 00000000]
tmp                    (bitselect     ) [ 00000000]
zext_ln123             (zext          ) [ 00000000]
lshr_ln123             (lshr          ) [ 00000000]
zext_ln123_1           (zext          ) [ 00000000]
shl_ln123              (shl           ) [ 00000000]
trunc_ln123_1          (trunc         ) [ 00000000]
trunc_ln123_2          (trunc         ) [ 00000000]
pixel_val              (select        ) [ 00000000]
select_ln124           (select        ) [ 00000000]
store_ln124            (store         ) [ 00000000]
br_ln0                 (br            ) [ 00000000]
store_ln124            (store         ) [ 00000000]
br_ln0                 (br            ) [ 00000000]
store_ln124            (store         ) [ 00000000]
br_ln0                 (br            ) [ 00000000]
ret_ln0                (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buffer_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xor_ln114">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln114">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln114">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln75_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sext_ln75">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp155">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp155"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="axie4_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axie4_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_119_10_VITIS_LOOP_120_11_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i61.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="k_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten111_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten111/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="axie4_data_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="1" index="2" bw="128" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axie4_data_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cmp155_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp155_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln75_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln75_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="31" slack="0"/>
<pin id="99" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln114_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln114_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln114_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln114_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="xor_ln114_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln114_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="line_buffer_6_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_6_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="line_buffer_7_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_7_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="line_buffer_8_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_8_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln124_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="4"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln124_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="4"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln124_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="4"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="61" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="2"/>
<pin id="159" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln75_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln75_1_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln75_1_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln114_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="128" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln119_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln120_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="k_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten111_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="1"/>
<pin id="192" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten111_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln120_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln120_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="1"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln119_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="128" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln119_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="128" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="x_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln119_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln119_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="0" index="2" bw="2" slack="0"/>
<pin id="226" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln119_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln119_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln120_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln119_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="128" slack="0"/>
<pin id="250" dir="0" index="1" bw="128" slack="1"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln119_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="1"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln120_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln119_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="0" index="1" bw="31" slack="2"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln119_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="2"/>
<pin id="273" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln120_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="4"/>
<pin id="277" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln123_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="61" slack="1"/>
<pin id="281" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln123_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="61" slack="0"/>
<pin id="285" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="29" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln5/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln123_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln123/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="brmerge47_demorgan_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="6"/>
<pin id="303" dir="0" index="1" bw="1" slack="4"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge47_demorgan/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="61" slack="1"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln123_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="lshr_ln123_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="6"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln123/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln123_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln123_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="6"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln123/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln123_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="128" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123_1/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln123_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="128" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123_2/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="pixel_val_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixel_val/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln124_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="k_3_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="x_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="369" class="1005" name="indvar_flatten111_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="128" slack="0"/>
<pin id="371" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten111 "/>
</bind>
</comp>

<comp id="376" class="1005" name="axie4_data_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="128" slack="6"/>
<pin id="378" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="axie4_data_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="cmp155_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="6"/>
<pin id="384" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="cmp155_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul_ln114_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="128" slack="1"/>
<pin id="389" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln114_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="xor_ln114_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln114_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="sext_ln75_cast_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="61" slack="2"/>
<pin id="399" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln75_cast "/>
</bind>
</comp>

<comp id="402" class="1005" name="sext_ln75_1_cast_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="2"/>
<pin id="404" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln75_1_cast "/>
</bind>
</comp>

<comp id="407" class="1005" name="zext_ln114_cast_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="2"/>
<pin id="409" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln114_cast "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln119_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="4"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="select_ln119_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="4"/>
<pin id="418" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln119 "/>
</bind>
</comp>

<comp id="421" class="1005" name="select_ln119_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln119_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="trunc_ln119_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="61" slack="1"/>
<pin id="428" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln119 "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_ln119_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="4"/>
<pin id="433" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="436" class="1005" name="line_buffer_6_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="4"/>
<pin id="438" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_6_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="line_buffer_7_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="4"/>
<pin id="443" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_7_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="line_buffer_8_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="4"/>
<pin id="448" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="line_buffer_8_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="empty_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="61" slack="1"/>
<pin id="453" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln123_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="61" slack="1"/>
<pin id="458" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="add_ln123 "/>
</bind>
</comp>

<comp id="461" class="1005" name="trunc_ln5_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sub_ln123_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="96" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="102" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="197" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="187" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="197" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="216" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="213" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="222" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="207" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="230" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="242" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="263" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="268"><net_src comp="263" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="315" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="305" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="328" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="301" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="353"><net_src comp="344" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="358"><net_src comp="66" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="365"><net_src comp="70" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="372"><net_src comp="74" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="379"><net_src comp="78" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="385"><net_src comp="84" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="390"><net_src comp="108" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="395"><net_src comp="114" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="400"><net_src comp="160" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="405"><net_src comp="164" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="410"><net_src comp="168" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="415"><net_src comp="202" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="222" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="424"><net_src comp="230" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="429"><net_src comp="238" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="434"><net_src comp="270" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="439"><net_src comp="120" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="444"><net_src comp="127" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="449"><net_src comp="134" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="454"><net_src comp="156" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="459"><net_src comp="278" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="464"><net_src comp="287" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="469"><net_src comp="295" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_8 | {7 }
	Port: line_buffer_7 | {7 }
	Port: line_buffer_6 | {7 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : xor_ln114 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : mul_ln114 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : zext_ln114 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : sext_ln75_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : sext_ln75 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : cmp155 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 : axie4_data | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln119 : 1
		store_ln120 : 1
	State 2
		zext_ln120 : 1
		icmp_ln120 : 2
		icmp_ln119_1 : 1
		add_ln119_2 : 1
		br_ln119 : 2
		add_ln119_1 : 1
		select_ln119 : 3
		select_ln119_1 : 3
		trunc_ln119 : 4
		switch_ln119 : 4
		add_ln120 : 4
		store_ln119 : 2
		store_ln119 : 4
		store_ln120 : 5
	State 3
		icmp_ln119 : 1
		line_buffer_6_addr : 1
		line_buffer_7_addr : 1
		line_buffer_8_addr : 1
	State 4
	State 5
	State 6
		add_ln123 : 1
		trunc_ln123 : 2
		trunc_ln5 : 3
		sub_ln123 : 4
	State 7
		lshr_ln123 : 1
		shl_ln123 : 1
		trunc_ln123_1 : 2
		trunc_ln123_2 : 2
		pixel_val : 3
		select_ln124 : 4
		store_ln124 : 5
		store_ln124 : 5
		store_ln124 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_156         |    7    |   268   |   307   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |      lshr_ln123_fu_315      |    0    |    0    |   423   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln123_fu_323      |    0    |    0    |   423   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln119_2_fu_207     |    0    |    0    |   135   |
|          |      add_ln119_1_fu_216     |    0    |    0    |    71   |
|    add   |       add_ln120_fu_242      |    0    |    0    |    10   |
|          |       add_ln119_fu_263      |    0    |    0    |    71   |
|          |       add_ln123_fu_278      |    0    |    0    |    68   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln120_fu_197      |    0    |    0    |    71   |
|   icmp   |     icmp_ln119_1_fu_202     |    0    |    0    |   135   |
|          |      icmp_ln119_fu_270      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln119_fu_222     |    0    |    0    |    2    |
|  select  |    select_ln119_1_fu_230    |    0    |    0    |    64   |
|          |       pixel_val_fu_336      |    0    |    0    |    8    |
|          |     select_ln124_fu_344     |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln123_fu_295      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    and   |  brmerge47_demorgan_fu_301  |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |  axie4_data_read_read_fu_78 |    0    |    0    |    0    |
|          |    cmp155_read_read_fu_84   |    0    |    0    |    0    |
|          |  sext_ln75_read_read_fu_90  |    0    |    0    |    0    |
|   read   | sext_ln75_1_read_read_fu_96 |    0    |    0    |    0    |
|          | zext_ln114_read_read_fu_102 |    0    |    0    |    0    |
|          |  mul_ln114_read_read_fu_108 |    0    |    0    |    0    |
|          |  xor_ln114_read_read_fu_114 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |    sext_ln75_cast_fu_160    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln75_1_cast_fu_164   |    0    |    0    |    0    |
|          |    zext_ln114_cast_fu_168   |    0    |    0    |    0    |
|   zext   |      zext_ln120_fu_193      |    0    |    0    |    0    |
|          |     zext_ln120_1_fu_275     |    0    |    0    |    0    |
|          |      zext_ln123_fu_312      |    0    |    0    |    0    |
|          |     zext_ln123_1_fu_320     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln119_fu_238     |    0    |    0    |    0    |
|   trunc  |      trunc_ln123_fu_283     |    0    |    0    |    0    |
|          |     trunc_ln123_1_fu_328    |    0    |    0    |    0    |
|          |     trunc_ln123_2_fu_332    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|       trunc_ln5_fu_287      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_305         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |   268   |   1908  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln123_reg_456    |   61   |
|  axie4_data_read_reg_376 |   128  |
|    cmp155_read_reg_382   |    1   |
|       empty_reg_451      |   61   |
|   icmp_ln119_1_reg_412   |    1   |
|    icmp_ln119_reg_431    |    1   |
| indvar_flatten111_reg_369|   128  |
|        k_3_reg_355       |    2   |
|line_buffer_6_addr_reg_436|   11   |
|line_buffer_7_addr_reg_441|   11   |
|line_buffer_8_addr_reg_446|   11   |
|  mul_ln114_read_reg_387  |   128  |
|  select_ln119_1_reg_421  |   64   |
|   select_ln119_reg_416   |    2   |
| sext_ln75_1_cast_reg_402 |   64   |
|  sext_ln75_cast_reg_397  |   61   |
|     sub_ln123_reg_466    |   32   |
|    trunc_ln119_reg_426   |   61   |
|     trunc_ln5_reg_461    |   32   |
|         x_reg_362        |   64   |
|  xor_ln114_read_reg_392  |   64   |
|  zext_ln114_cast_reg_407 |   64   |
+--------------------------+--------+
|           Total          |  1052  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   268  |  1908  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1052  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1320  |  1908  |
+-----------+--------+--------+--------+
