// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\pipe_in_v1\pipe_in_interpret.v
// Created: 2021-09-06 16:29:47
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: pipe_in_interpret
// Source Path: pipe_in_v1/cust_architecture/pipe_in_interpret
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module pipe_in_interpret
          (In1,
           Out1);


  input   [15:0] In1;  // uint16
  output  [15:0] Out1;  // uint16




  assign Out1 = In1;

endmodule  // pipe_in_interpret

