#内存相关的指令暂未实现<br>

| ChinoCPU 指令集       |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|--------------------|----|------------|------------|------------|----|---|---|---|---------------------------------------------------------|---|----------------------------------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 位运算指令              |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| or指令族              |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   | 指令行为                                                    |   | 备注                                           |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_0001 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 | reg3                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12b'0010_0000_0001 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = reg2 | imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 43         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12b'0011_0000_0001 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 | [addr]                                    |   | [addr]指addr指向的内存                             |   |   |   |   |   |   |   |   |   |   |   |   |   |
| and指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_0010 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 & reg3                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_0010 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = reg2 & imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 56 | 47         | 43         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_0010 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 & [addr]                                    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| xor指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_0011 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2  ^ reg3                                     |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_0011 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = reg2 ^ imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_0011 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 =reg2 ^ [addr]                                     |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| not指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 0          |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001_0000_0100 |    | reg1       | reg2       | 保留         |    |   |   |   | reg1 = ~reg1                                            |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 16         | 15         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0100 |    | reg1       | imm(32bit) | 保留         |    |   |   |   | reg1 = ~imm                                             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 16         | 15         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0010_0100 |    | reg1       | addr       | 保留         |    |   |   |   | reg1 = ~[addr]                                          |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 移位运算指令             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| shl指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_0101 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 << reg3                                     |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_0101 |    | reg1       | reg2       | imm(5bit)  | 保留 |   |   |   | reg1 = reg2 << imm                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_0101 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 << [addr]                                   |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| shr指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_0110 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 >> reg3                                     |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_0110 |    | reg1       | reg2       | imm(5bit)  | 保留 |   |   |   | reg1 = reg2 >> imm                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_0110 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 >> [addr]                                   |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| sar指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_0111 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = (reg1[31:31-reg3] = reg1[31]) | (reg2 >> reg3)   |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_0111 |    | reg1       | reg2       | imm(5bit)  | 保留 |   |   |   | reg1 = (reg1[31:31-reg3] = reg1[31]) | (reg2 >> imm)    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_0111 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = (reg1[31:31-reg3] = reg1[31]) | (reg2 >> [addr]) |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 移动运算指令             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| mov指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 41         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001_0000_1000 |    | reg1       | reg2       | 保留         |    |   |   |   | reg1 = reg2                                             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0000_1000 |    | reg1       | imm(32bit) | 保留         |    |   |   |   | reg1 = imm                                              |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1000 |    | reg1       | addr       | 保留         |    |   |   |   | reg1 = [addr]                                           |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| movz指令             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1001 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = if (reg2 == 0) reg3 else reg1                    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_1001 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = if(reg2 == 0) imm else reg1                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1001 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = if(reg2 == 0) [addr] else reg1                   |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| movn指令             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1010 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = if(reg2 != 0) reg3 else reg1                     |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0000_1010 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = if(reg2 != 0) imm else reg1                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1010 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = if(reg2 != 0) [addr] else reg1                   |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 算术运算指令             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| add指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1011 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 + reg3                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0000_1011 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = reg2 + imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1011 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 + [addr]                                    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| sub指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1100 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 - reg3                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0000_1100 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = reg2 - imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1100 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 - [addr]                                    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| mult指令族            |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 41         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1101 |    | reg1       | reg2       | 保留         |    |   |   |   | "{$31,$30} = reg1 * reg2"                               |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0000_1101 |    | reg1       | imm(32bit) | 保留         |    |   |   |   | "{$31,$30} = reg1 * imm"                                |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1101 |    | reg1       | reg2       | 保留         |    |   |   |   | "{$31,$30} = reg1 * [addr]"                             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| div指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1110 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | reg1 = reg2 / reg3                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0000_1110 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | reg1 = reg2 / imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1110 |    | reg1       | reg2       | addr       | 保留 |   |   |   | reg1 = reg2 / [addr]                                    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| multu指令族           |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 41         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0000_1111 |    | reg1       | reg2       | 保留         |    |   |   |   | "{$31,$30} = reg1 * reg2"                               |   | 无符号运算                                        |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0000_1111 |    | reg1       | imm(32bit) | 保留         |    |   |   |   | "{$31,$30} = reg1 * imm"                                |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0000_1111 |    | reg1       | addr       | 保留         |    |   |   |   | "{$31,$30} = reg1 * [addr]"                             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| divu指令族            |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 41         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0001_0000 |    | reg1       | reg2       | 保留         |    |   |   |   | reg1 = reg2 / reg3                                      |   | 无符号运算                                        |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0001_0000 |    | reg1       | imm(32bit) | 保留         |    |   |   |   | reg1 = reg2 / imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 15         | 14         |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0001_0000 |    | reg1       | addr       | 保留         |    |   |   |   | reg1 = reg2 / [addr]                                    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 转移指令               |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| jmp指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 46         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0001_0001 |    | reg1       | 保留         |            |    |   |   |   | pc = reg1                                               |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 20         | 19         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0001_0001 |    | imm(32bit) | 保留         |            |    |   |   |   | pc = imm                                                |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 20         | 19         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0011_0001_0001 |    | addr       | 保留         |            |    |   |   |   | pc = [addr]                                             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| jng指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0001_0001_0010 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | if(reg1 >= reg2) pc = reg3 else pc = pc + 8             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0010 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | if(reg1 >= reg2) pc = imm else pc = pc + 8              |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0001_0010 |    | reg1       | reg2       | addr       | 保留 |   |   |   | if(reg1 >= reg2)pc = [addr] else pc = pc + 8            |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| jg指令族              |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001_0001_0011 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | if(reg1 > reg2) pc = reg3 else pc = pc + 8              |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0011 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | if(reg1 > reg2) pc = imm else pc = pc + 8               |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0001_0011 |    | reg1       | reg2       | addr       | 保留 |   |   |   | if(reg1 > reg2) pc = [addr] else pc = pc + 8            |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| jnl指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0001_0001_0100 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | if(reg1 <= reg2) pc = reg3 else pc = pc + 8             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0100 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | if(reg1 <= reg2) pc = reg3 else pc = pc + 8             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0001_0100 |    | reg1       | reg2       | addr       | 保留 |   |   |   | if(reg1 <= reg2) pc = [addr] else pc = pc + 8           |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| jl指令族              |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001_0001_0101 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | if(reg1 < reg2) pc = reg3 else pc = pc + 8              |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0101 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | if(reg1 < reg2) pc = imm else pc = pc + 8               |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001_0001_0101 |    | reg1       | reg2       | addr       | 保留 |   |   |   | if(reg1 < reg2) pc = [addr] else pc = pc + 8            |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| je指令族              |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 37         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0001_0001_0110 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | if(reg1 == reg2) pc = reg3 else pc = pc + 8             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0110 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | if(reg1 == reg2) pc = imm else pc = pc + 8              |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0001_0110 |    | reg1       | reg2       | addr       | 保留 |   |   |   | if(reg2 == reg2) pc = [addr] else pc = pc + 8           |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| jne指令族             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 36         | 36 | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001_0001_0111 |    | reg1       | reg2       | reg3       | 保留 |   |   |   | if(reg1 != reg2) pc = reg3 else pc = pc + 8             |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_0111 |    | reg1       | reg2       | imm(32bit) | 保留 |   |   |   | if(reg1 != reg2) pc = imm else pc = pc + 8              |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011_0001_0111 |    | reg1       | reg2       | addr       | 保留 |   |   |   | if(reg1 != reg2) pc = [addr] else pc = pc + 8           |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| call指令族            |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 46         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0001_0001_1000 |    | reg1       | 保留         |            |    |   |   |   | $29 = pc + 8;pc = reg1                                  |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 20         | 19         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_1000 |    | imm(32bit) | 保留         |            |    |   |   |   | $29 = pc;pc = imm                                       |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| ret指令              |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 51         |            |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0100_0001_1001 |    | 保留         |            |            |    |   |   |   | pop pc;pc = pc + 8                                      |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| loop指令族            |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 46         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12;b0001_0001_1010 |    | reg1       | 保留         |            |    |   |   |   | if($28 != 0) pc = reg1;$28 = $28 - 1 else pc = pc + 8   |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 20         | 19         |            |    | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_1010 |    | imm(32bit) | 保留         |            |    |   |   |   | if($28 != 0) pc = imm;$28 = $28 - 1 else pc = pc + 8    |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 加载存储指令             |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                    |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| loadx指令族           |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0001_1011 |    | reg1       | base       | offset     | 保留 |   |   |   | reg1 = signed_extended((offset + GPR[base])[7:0])       |   | loadb指令:从offset+GPR[base]加载一个字节，并且有符号扩展至32位  |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0001_1100 |    | reg1       | base       | offset     | 保留 |   |   |   | reg1 = signed_extended((offset + GPR[base])[15:0])      |   | loadh指令:从offset+GPR[base]加载两个字节，并且有符号扩展至32位  |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0001_1101 |    | reg1       | base       | offset     | 保留 |   |   |   | reg1 = offset + GPR[base]                               |   | loadw指令:从offset+GPR[base]加载四个字节              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| loadxu指令族          |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0001_1110 |    | reg1       | base       | offset     | 保留 |   |   |   | reg1 = unsigned_extended((offset + GPR[base])[7:0])     |   | loadbu指令:从offset+GPR[base]加载一个字节，并且无符号扩展至32位 |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0001_1111 |    | reg1       | base       | offset     | 保留 |   |   |   | reg1 = unsigned_extended((offset + GPR[base])[15:0])    |   | loadhu指令:从offset+GPR[base]加载两个字节，并且无符号扩展至32位 |   |   |   |   |   |   |   |   |   |   |   |   |   |
| storex指令族          |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0010_0000 |    | reg1       | base       | offset     | 保留 |   |   |   | (offset + GPR[base]) = reg1[7:0]                        |   | storeb指令                                     |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0010_0001 |    | reg1       | base       | offset     | 保留 |   |   |   | (offset + GPR[base]) = reg1[15:0]                       |   | storeh指令                                     |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0010_0010 |    | reg1       | base       | offset     | 保留 |   |   |   | (offset + GPR[base]) = reg1                             |   | storew指令                                     |   |   |   |   |   |   |   |   |   |   |   |   |   |
| loadwl指令           |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0010_0011 |    | reg1       | base       | offset     | 保留 |   |   |   |                                                         |   | 与mips的lwl相同                                  |   |   |   |   |   |   |   |   |   |   |   |   |   |
| loadwr指令           |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010_0010_0100 |    | reg1       | base       | offset     | 保留 |   |   |   |                                                         |   | 与mips的lwr相同                                  |   |   |   |   |   |   |   |   |   |   |   |   |   |
| storewl指令          |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010_0010_0101 |    | reg1       | base       | offset     | 保留 |   |   |   |                                                         |   | 与mips的storewl相同                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| storewr指令          |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0010_0110 |    | reg1       | base       | offset     | 保留 |   |   |   |                                                         |   | 与mips的storewr相同                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| lload指令            |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 42         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0010_0111 |    | reg1       | base       | offset     | 保留 |   |   |   |                                                         |   | 与mips的ll指令相同                                 |   |   |   |   |   |   |   |   |   |   |   |   |   |
| storec指令           |    |            |            |            |    |   |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                 | 52 | 47         | 52         | 10         | 9  | 0 |   |   |                                                         |   |                                              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010_0010_1000 |    | reg1       | base       | offset     | 保留 |   |   |   |                                                         |   | 与mips的sc指令相同                                 |   |   |   |   |   |   |   |   |   |   |   |   |   |
