{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "VIM",
     "full name" : "Vectored Interrupt Manager",
     "offset" : ["REAL"],
     "registers" : [
       {
       "name" : "PARFLG",
       "info" : "Interrupt Vector Table Parity Flag Register",
       "lenght" : "32",
       "adress" : "0xfffffdec",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PARFLG",
         "info" : "The PARFLG indicates that a parity error has been found and that theInterrupt Vector Table is"
         }
        ]
       },
       {
       "name" : "PARCTL",
       "info" : "Interrupt Vector Table Parity Control Register",
       "lenght" : "32",
       "adress" : "0xfffffdf0",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST",
         "info" : "This bit maps the parity bits into the Interrupt Vector Table frame to make them accessible by the"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "PARENA",
         "info" : "VIM parity enable."
         }
        ]
       },
       {
       "name" : "ADDERR",
       "info" : "Address Parity Error Register",
       "lenght" : "32",
       "adress" : "0xfffffdf4",
       "fields" : [
         {
         "start_bit" : "9",
         "bit_lenght" : "23",
         "bit_Field_Name" : "Interrupt_Vector_Table",
         "info" : "Interrupt Vector Table offset."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "7",
         "bit_Field_Name" : "ADDERR",
         "info" : "Address parity error register."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "Word_offset",
         "info" : "Word offset. Reads are always 0; writes have no effect."
         }
        ]
       },
       {
       "name" : "FBPARERR",
       "info" : "Fall-Back Address Parity Error Register",
       "lenght" : "32",
       "adress" : "0xfffffdf8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "FBPARERR",
         "info" : "Fall back address parity error."
         }
        ]
       },
       {
       "name" : "IRQINDEX",
       "info" : "IRQ Index Offset Vector Register",
       "lenght" : "32",
       "adress" : "0xfffffe00",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "IRQINDEX",
         "info" : "IRQ index vector."
         }
        ]
       },
       {
       "name" : "FIQINDEX",
       "info" : "FIQ Index Offset Vector Register",
       "lenght" : "32",
       "adress" : "0xfffffe04",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "FIQINDEX",
         "info" : "FIQ index offset vector."
         }
        ]
       },
       {
       "name" : "FIRQPR",
       "info" : "FIQ/IRQ Program Control Register",
       "lenght" : "32",
       "adress" : "0xfffffe10",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "FIRQPRx",
         "info" : "FIQ/IRQ program control bits. 96 bit register. 0-1 bits reserved."
         }
        ]
       },
       {
       "name" : "INTREQ",
       "info" : "Pending Interrupt Read Location Register",
       "lenght" : "32",
       "adress" : "0xfffffe20",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "INTREQx",
         "info" : "Pending interrupt bits. 96 bit register."
         }
        ]
       },
       {
       "name" : "REQENASET",
       "info" : "Interrupt Enable Set Register ",
       "lenght" : "32",
       "adress" : "0xfffffe30",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "REQENASETx",
         "info" : "Request enable set bits. 96 bit register. 0-1 bits reserved."
         }
        ]
       },
       {
       "name" : "REQENACLR",
       "info" : "Interrupt Enable Clear Register ",
       "lenght" : "32",
       "adress" : "0xfffffe40",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "REQENACLRx",
         "info" : "Request enable clear bits. 96 bit register. 0-1 bits reserved."
         }
        ]
       },
       {
       "name" : "WAKEENASET",
       "info" : "Wake-Up Enable Set Register",
       "lenght" : "32",
       "adress" : "0xfffffe50",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "WAKEENASETx",
         "info" : "Wake-up enable set bits. This vector determines whether the wake-up interrupt line is enabled."
         }
        ]
       },
       {
       "name" : "WAKEENACLR",
       "info" : "Wake-Up Enable Clear Registers",
       "lenght" : "32",
       "adress" : "0xfffffe60",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "WAKEENACLRx",
         "info" : "Wake-up enable clear bits. This vector determines whether the wake-up interrupt line is enabled."
         }
        ]
       },
       {
       "name" : "IRQVECREG",
       "info" : "IRQ Interrupt Vector Register",
       "lenght" : "32",
       "adress" : "0xfffffe70",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "IRQVECREG",
         "info" : "IRQ interrupt vector register."
         }
        ]
       },
       {
       "name" : "FIQVECREG",
       "info" : "FIQ Interrupt Vector Register",
       "lenght" : "32",
       "adress" : "0xfffffe74",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "FIQVECREG",
         "info" : "FIQ interrupt vector register."
         }
        ]
       },
       {
       "name" : "CAPEVT",
       "info" : "Capture Event Register",
       "lenght" : "32",
       "adress" : "0xfffffe78",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "7",
         "bit_Field_Name" : "CAPEVTSRC1",
         "info" : "Capture event source 1 mapping control."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "7",
         "bit_Field_Name" : "CAPEVTSRC0",
         "info" : "the capture event source 0 of the RTI:"
         }
        ]
       },
       {
       "name" : "CHANCTRL",
       "info" : "VIM Interrupt Control Register",
       "lenght" : "32",
       "adress" : "0xfffffe80",
       "array" : "24",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "7",
         "bit_Field_Name" : "CHANMAPx0",
         "info" : "CHANMAPx 0(6-0). Interrupt CHANx 0 mapping control."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "7",
         "bit_Field_Name" : "CHANMAPx1",
         "info" : "CHANMAPx 1(6-0). Interrupt CHANx 1 mapping control."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "7",
         "bit_Field_Name" : "CHANMAPx2",
         "info" : "CHANMAPx 2(6-0). Interrupt CHANx 2 mapping control."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "7",
         "bit_Field_Name" : "CHANMAPx3",
         "info" : "CHANMAPx 3(6-0). Interrupt CHANx 3 mapping control."
         }
        ]
       }
     ]
   }
 ]
}
