Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 13 17:42:41 2022
| Host         : DESKTOP-S6J8FS7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_manager_timing_summary_routed.rpt -pb memory_manager_timing_summary_routed.pb -rpx memory_manager_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_manager
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (23)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   78          inf        0.000                      0                   78           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 2.011ns (32.456%)  route 4.185ns (67.544%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           1.016     6.196    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y9           FDRE                                         r  h_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 2.011ns (32.456%)  route 4.185ns (67.544%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           1.016     6.196    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y9           FDRE                                         r  h_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 2.011ns (34.225%)  route 3.865ns (65.775%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           0.696     5.876    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y12          FDRE                                         r  h_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 2.011ns (34.225%)  route 3.865ns (65.775%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           0.696     5.876    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y12          FDRE                                         r  h_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.542ns  (logic 2.011ns (36.288%)  route 3.531ns (63.712%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           0.362     5.542    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y11          FDRE                                         r  h_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.542ns  (logic 2.011ns (36.288%)  route 3.531ns (63.712%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           0.362     5.542    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y11          FDRE                                         r  h_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.542ns  (logic 2.011ns (36.288%)  route 3.531ns (63.712%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           0.362     5.542    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y11          FDRE                                         r  h_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.542ns  (logic 2.011ns (36.288%)  route 3.531ns (63.712%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 f  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           1.165     4.870    h_counter01_out
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.310     5.180 r  h_counter[7]_i_1/O
                         net (fo=8, routed)           0.362     5.542    base_addr_frame_buffer_copy_to_save
    SLICE_X0Y11          FDRE                                         r  h_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.470ns  (logic 2.011ns (36.763%)  route 3.459ns (63.237%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 r  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           0.961     4.666    h_counter01_out
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.310     4.976 r  h_counter[7]_i_2/O
                         net (fo=8, routed)           0.495     5.470    h_counter
    SLICE_X0Y9           FDRE                                         r  h_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.470ns  (logic 2.011ns (36.763%)  route 3.459ns (63.237%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  h_counter_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  h_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     1.345    h_counter_reg[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.321     1.666 r  h_counter[7]_i_4/O
                         net (fo=3, routed)           1.137     2.803    h_counter[7]_i_4_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.328     3.131 r  base_addr_frame_buffer_copy[12]_i_11/O
                         net (fo=1, routed)           0.000     3.131    base_addr_frame_buffer_copy[12]_i_11_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.705 r  base_addr_frame_buffer_copy_reg[12]_i_4/CO[2]
                         net (fo=3, routed)           0.961     4.666    h_counter01_out
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.310     4.976 r  h_counter[7]_i_2/O
                         net (fo=8, routed)           0.495     5.470    h_counter
    SLICE_X0Y9           FDRE                                         r  h_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            posedge_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.249ns (80.777%)  route 0.059ns (19.223%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  start_d_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  start_d_reg/Q
                         net (fo=1, routed)           0.059     0.210    start_d
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.098     0.308 r  posedge_start_i_1/O
                         net (fo=1, routed)           0.000     0.308    posedge_start0
    SLICE_X0Y20          FDRE                                         r  posedge_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_cleaning_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_cleaning_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.591%)  route 0.155ns (45.409%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  h_counter_cleaning_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  h_counter_cleaning_reg[2]/Q
                         net (fo=7, routed)           0.155     0.296    h_counter_cleaning_reg_n_0_[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  h_counter_cleaning[5]_i_1/O
                         net (fo=1, routed)           0.000     0.341    cleaning_pfb1[5]
    SLICE_X1Y11          FDRE                                         r  h_counter_cleaning_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 posedge_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_size_copy_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.167ns (48.722%)  route 0.176ns (51.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  posedge_start_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  posedge_start_reg/Q
                         net (fo=21, routed)          0.176     0.343    posedge_start
    SLICE_X0Y18          FDRE                                         r  v_size_copy_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 posedge_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_size_copy_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.167ns (48.722%)  route 0.176ns (51.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  posedge_start_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  posedge_start_reg/Q
                         net (fo=21, routed)          0.176     0.343    posedge_start
    SLICE_X0Y18          FDRE                                         r  v_size_copy_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 posedge_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_size_copy_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.167ns (48.722%)  route 0.176ns (51.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  posedge_start_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  posedge_start_reg/Q
                         net (fo=21, routed)          0.176     0.343    posedge_start
    SLICE_X0Y18          FDRE                                         r  v_size_copy_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 posedge_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_size_copy_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.167ns (48.722%)  route 0.176ns (51.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  posedge_start_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  posedge_start_reg/Q
                         net (fo=21, routed)          0.176     0.343    posedge_start
    SLICE_X0Y18          FDRE                                         r  v_size_copy_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_cleaning_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_cleaning_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  h_counter_cleaning_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  h_counter_cleaning_reg[2]/Q
                         net (fo=7, routed)           0.167     0.308    h_counter_cleaning_reg_n_0_[2]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.353 r  h_counter_cleaning[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    cleaning_pfb1[2]
    SLICE_X1Y11          FDRE                                         r  h_counter_cleaning_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  h_counter_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  h_counter_reg[2]/Q
                         net (fo=7, routed)           0.161     0.325    h_counter_reg[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.370    h_counter10_in[5]
    SLICE_X0Y11          FDRE                                         r  h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_cleaning_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_cleaning_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  h_counter_cleaning_reg[0]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  h_counter_cleaning_reg[0]/Q
                         net (fo=9, routed)           0.175     0.339    h_counter_cleaning_reg_n_0_[0]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  h_counter_cleaning[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    cleaning_pfb1[1]
    SLICE_X2Y10          FDRE                                         r  h_counter_cleaning_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_counter_cleaning_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_counter_cleaning_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  h_counter_cleaning_reg[0]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  h_counter_cleaning_reg[0]/Q
                         net (fo=9, routed)           0.175     0.339    h_counter_cleaning_reg_n_0_[0]
    SLICE_X2Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  h_counter_cleaning[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    cleaning_pfb1[0]
    SLICE_X2Y10          FDRE                                         r  h_counter_cleaning_reg[0]/D
  -------------------------------------------------------------------    -------------------





