INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/main_clk/main_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/main_clk/main_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/vram_1/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/Zedboard.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:24]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:25]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/alu.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:25]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:26]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/comp.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_csr
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mtvec' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:232]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:47]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:50]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:56]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:57]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:58]
WARNING: [VRFC 10-3380] identifier 'mie_mtie' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:136]
WARNING: [VRFC 10-3380] identifier 'mstatus_mie' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/CSR/csr.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dfilter
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v:36]
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/dfilter.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnc_gpio
WARNING: [VRFC 10-3380] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:31]
WARNING: [VRFC 10-3380] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:32]
WARNING: [VRFC 10-3380] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:34]
WARNING: [VRFC 10-3380] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/fnc_gpio.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/fnc_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnc_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/fnc_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnc_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnc_vgacontroller
WARNING: [VRFC 10-3380] identifier 'horcount_full' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v:70]
WARNING: [VRFC 10-3380] identifier 'vercount_full' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:28]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:29]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:30]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:34]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:35]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:37]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:41]
WARNING: [VRFC 10-3380] identifier 'inst_funct3' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:66]
WARNING: [VRFC 10-3380] identifier 'inst_funct3' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module localbus
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'int_timer' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:68]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:33]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:35]
WARNING: [VRFC 10-3380] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:41]
WARNING: [VRFC 10-3380] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/LocalBus/localbus.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:33]
WARNING: [VRFC 10-3380] identifier 'DWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:34]
WARNING: [VRFC 10-3380] identifier 'DWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:36]
INFO: [VRFC 10-311] analyzing module bytewrite_ram_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/refclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refclk
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/refclk.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_gpio
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:28]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:30]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:31]
WARNING: [VRFC 10-3380] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:34]
WARNING: [VRFC 10-3380] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/reg_gpio.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ronly
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:27]
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_ronly.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_rw
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:27]
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:31]
WARNING: [VRFC 10-3380] identifier 'BW' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/reg_rw.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_timer
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/reg_timer.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_uart
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'tx_strt' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:49]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:29]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/reg_uart.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_vga
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:28]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:30]
WARNING: [VRFC 10-3380] identifier 'reg00_vga_en' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:63]
WARNING: [VRFC 10-3380] identifier 'reg04_vblank' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:74]
WARNING: [VRFC 10-3380] identifier 'reg04_hblank' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/reg_vga.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:26]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:29]
WARNING: [VRFC 10-3380] identifier 'DWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/rom.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/StateMachine/statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncronizer
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v:28]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Board_Common/synchronizer.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_core
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'inst_data' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:57]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'inst_addr' is not allowed [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:58]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:30]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:34]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:35]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/_top/top_core.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_execute
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:33]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:34]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:37]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:40]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:41]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:44]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Execute/top_execute.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fetch
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:39]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:41]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:44]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:46]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_gpio
WARNING: [VRFC 10-3380] identifier 'INNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:27]
WARNING: [VRFC 10-3380] identifier 'OUTNUM' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:28]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:34]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/GPIO/top_gpio.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_memoryaccess
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:34]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:39]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:40]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:41]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:43]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:44]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:48]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:52]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:55]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:56]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:57]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:58]
WARNING: [VRFC 10-3380] identifier 'mem_wdata' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/top_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_timer
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/top_timer.v:33]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/Timer/top_timer.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/top_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/top_uart.v:29]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/top_uart.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/UART/top_uart.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_vgacontroller
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v:38]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v:39]
WARNING: [VRFC 10-3380] identifier 'qout_reg' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/Peripheral/VGA/top_vgacontroller.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/SYNTH/Zedboard/top_zedboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_zedboard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:33]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:34]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:35]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:39]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:42]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:44]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:46]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/Company/RISCV/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/Company/RISCV/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_zedboard_tb
WARNING: [VRFC 10-3248] data object 'pc' is already declared [/home/aokim/Company/RISCV/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v:51]
WARNING: [VRFC 10-9364] second declaration of 'pc' is ignored [/home/aokim/Company/RISCV/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v:51]
