<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='215' type='void llvm::R600InstrInfo::reserveIndirectRegisters(llvm::BitVector &amp; Reserved, const llvm::MachineFunction &amp; MF, const llvm::R600RegisterInfo &amp; TRI) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='214'>/// Reserve the registers that may be accesed using indirect addressing.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1067' ll='1085' type='void llvm::R600InstrInfo::reserveIndirectRegisters(llvm::BitVector &amp; Reserved, const llvm::MachineFunction &amp; MF, const llvm::R600RegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='62' u='c' c='_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
