{
  "name": "core_arch::x86::avx512bf16::_mm256_maskz_cvtne2ps_pbh",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512bf16::_mm256_cvtne2ps_pbh": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Convert packed single-precision (32-bit) floating-point elements in two 256-bit vectors\n a and b to packed BF16 (16-bit) floating-point elements, and store the results in a\n 256-bit wide vector.\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=1769,1651,1654&avx512techs=AVX512_BF16&text=_mm256_cvtne2ps_pbh)\n",
      "adt": {
        "core_arch::x86::__m256bh": "Constructor"
      }
    },
    "core_arch::x86::__m256bh::as_u16x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u16x16": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::x86::__m256bh": [
      "Plain"
    ],
    "core_arch::simd::u16x16": [
      "Plain"
    ]
  },
  "path": 6237,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bf16.rs:111:1: 116:2",
  "src": "pub fn _mm256_maskz_cvtne2ps_pbh(k: __mmask16, a: __m256, b: __m256) -> __m256bh {\n    unsafe {\n        let cvt = _mm256_cvtne2ps_pbh(a, b).as_u16x16();\n        transmute(simd_select_bitmask(k, cvt, u16x16::ZERO))\n    }\n}",
  "mir": "fn core_arch::x86::avx512bf16::_mm256_maskz_cvtne2ps_pbh(_1: u16, _2: core_arch::x86::__m256, _3: core_arch::x86::__m256) -> core_arch::x86::__m256bh {\n    let mut _0: core_arch::x86::__m256bh;\n    let  _4: core_arch::simd::u16x16;\n    let mut _5: core_arch::x86::__m256bh;\n    let mut _6: core_arch::simd::u16x16;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug cvt => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512bf16::_mm256_cvtne2ps_pbh(_2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::__m256bh::as_u16x16(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageLive(_6);\n        _6 = intrinsics::simd::simd_select_bitmask::<u16, core_arch::simd::u16x16>(_1, _4, core_arch::simd::u16x16::ZERO) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = move _6 as core_arch::x86::__m256bh;\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Convert packed single-precision (32-bit) floating-point elements in two vectors a and b\n to packed BF16 (16-bit) floating-point elements, and store the results in single vector\n dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#expand=1769,1651,1654&avx512techs=AVX512_BF16&text=_mm256_maskz_cvtne2ps_pbh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}