
# AttendaceManagement
# Verilog Code for 16 (32-bit register)
## Logic of the code 
![alt text](https://github.com/sudhanshu55/vlsi/blob/master/logic%20.JPG?raw=true)
The above pic is like mux before the D-flip flop  
So with every clock pluse we can push or pull the data out. 
We also need to add reset. So that we can reset the output whenever we feel like resetting  

