#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 20 20:13:37 2022
# Process ID: 10784
# Current directory: D:/7sem/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9204 D:\7sem\lab2\lab2.xpr
# Log file: D:/7sem/lab2/vivado.log
# Journal file: D:/7sem/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/7sem/lab2/lab2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/lab2/lab2.srcs/sources_1/new/GenericAdder.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/lab2/lab2.srcs/sources_1/new/Decoder.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 913.797 ; gain = 170.191
update_compile_order -fileset sources_1
set_property top task3_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7sem/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'task3_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7sem/lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj task3_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/NOT_AND_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT_AND_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/NOT_AND_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT_AND_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/OR_2_NOT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_2_NOT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/task3_v8_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task3_v8_struct
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/task_3_v8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task_3_v8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/task3_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task3_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/7sem/lab2/lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ae0418b9016143ebb7befff0cba5028b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot task3_test_behav xil_defaultlib.task3_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.task_3_v8 [task_3_v8_default]
Compiling architecture behavioral of entity xil_defaultlib.NOT_AND_3 [not_and_3_default]
Compiling architecture behavioral of entity xil_defaultlib.NOT_AND_2 [not_and_2_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_2_NOT [or_2_not_default]
Compiling architecture structure of entity xil_defaultlib.task3_v8_struct [task3_v8_struct_default]
Compiling architecture behavioral of entity xil_defaultlib.task3_test
Built simulation snapshot task3_test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/7sem/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/task3_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 20 21:16:10 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/7sem/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "task3_test_behav -key {Behavioral:sim_1:Functional:task3_test} -tclbatch {task3_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source task3_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 160 ns  Iteration: 0  Process: /task3_test/p  File: D:/7sem/lab2/lab2.srcs/sources_1/new/task3_test.vhd
$finish called at time : 160 ns : File "D:/7sem/lab2/lab2.srcs/sources_1/new/task3_test.vhd" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'task3_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 971.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 21:21:12 2022...
