<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="maincode.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="crcENandDEC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="crcENandDEC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="crcENandDEC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="crcENandDEC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="crcENandDEC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="crcENandDEC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="crcENandDEC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="crcENandDEC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="crcENandDEC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="crcENandDEC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="crcENandDEC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="crcENandDEC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="crcENandDEC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="crcENandDEC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="crcENandDEC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="crcENandDEC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="crcENandDEC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="crcENandDEC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="crcENandDEC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="crcENandDEC.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="crcENandDEC_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="crcENandDEC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="crcENandDEC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="crcENandDEC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="crcENandDEC_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="crcENandDEC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="crcENandDEC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="crcENandDEC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="crcENandDEC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="crcENandDEC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="crcENandDEC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="crcENandDEC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="crcENandDEC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="crcENandDEC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="crcENandDEC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="crcENandDEC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="crcENandDEC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="crcENandDEC_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="crcenanddec.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="crcenanddec.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="crcenanddec.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1548061714" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1548061714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548328026" xil_pn:in_ck="5017108151408723278" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1548328026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="crcENandDEC.v"/>
    </transform>
    <transform xil_pn:end_ts="1548061714" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5525416980131231359" xil_pn:start_ts="1548061714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548061715" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8344638041424708415" xil_pn:start_ts="1548061714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548061715" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4627307696905936625" xil_pn:start_ts="1548061715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548328026" xil_pn:in_ck="5017108151408723278" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1548328026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="crcENandDEC.v"/>
    </transform>
    <transform xil_pn:end_ts="1548328032" xil_pn:in_ck="5017108151408723278" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4799013339383966081" xil_pn:start_ts="1548328026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="crcENandDEC_beh.prj"/>
      <outfile xil_pn:name="crcENandDEC_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548328032" xil_pn:in_ck="-7680266094478905159" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="503399336055116644" xil_pn:start_ts="1548328032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="crcENandDEC_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8636959495001010497" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4627307696905936625" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5525416980131231359" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547829707" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8608395218866874521" xil_pn:start_ts="1547829707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548545898" xil_pn:in_ck="5017108151408723278" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-466951871273132994" xil_pn:start_ts="1548545880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="crcENandDEC.lso"/>
      <outfile xil_pn:name="crcENandDEC.ngc"/>
      <outfile xil_pn:name="crcENandDEC.ngr"/>
      <outfile xil_pn:name="crcENandDEC.prj"/>
      <outfile xil_pn:name="crcENandDEC.stx"/>
      <outfile xil_pn:name="crcENandDEC.syr"/>
      <outfile xil_pn:name="crcENandDEC.xst"/>
      <outfile xil_pn:name="crcENandDEC_beh.prj"/>
      <outfile xil_pn:name="crcENandDEC_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1548546145" xil_pn:in_ck="155098904106" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5830143749678711124" xil_pn:start_ts="1548546145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548546152" xil_pn:in_ck="2810773720831130" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3384231441882352752" xil_pn:start_ts="1548546145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="crcENandDEC.bld"/>
      <outfile xil_pn:name="crcENandDEC.ngd"/>
      <outfile xil_pn:name="crcENandDEC_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548546166" xil_pn:in_ck="2810816339274107" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1548546152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="crcENandDEC.pcf"/>
      <outfile xil_pn:name="crcENandDEC_map.map"/>
      <outfile xil_pn:name="crcENandDEC_map.mrp"/>
      <outfile xil_pn:name="crcENandDEC_map.ncd"/>
      <outfile xil_pn:name="crcENandDEC_map.ngm"/>
      <outfile xil_pn:name="crcENandDEC_map.xrpt"/>
      <outfile xil_pn:name="crcENandDEC_summary.xml"/>
      <outfile xil_pn:name="crcENandDEC_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548546185" xil_pn:in_ck="-1504744705113627916" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1548546166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="crcENandDEC.ncd"/>
      <outfile xil_pn:name="crcENandDEC.pad"/>
      <outfile xil_pn:name="crcENandDEC.par"/>
      <outfile xil_pn:name="crcENandDEC.ptwx"/>
      <outfile xil_pn:name="crcENandDEC.unroutes"/>
      <outfile xil_pn:name="crcENandDEC.xpi"/>
      <outfile xil_pn:name="crcENandDEC_pad.csv"/>
      <outfile xil_pn:name="crcENandDEC_pad.txt"/>
      <outfile xil_pn:name="crcENandDEC_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548546206" xil_pn:in_ck="3394531066072366061" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1548546190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="crcENandDEC.ut"/>
      <outfile xil_pn:name="crcenanddec.bgn"/>
      <outfile xil_pn:name="crcenanddec.bit"/>
      <outfile xil_pn:name="crcenanddec.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548546185" xil_pn:in_ck="2805190704801143" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1548546178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="crcENandDEC.twr"/>
      <outfile xil_pn:name="crcENandDEC.twx"/>
    </transform>
  </transforms>

</generated_project>
