###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:34:22 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_tx_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[19] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [19] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.519
  Arrival Time                  0.699
  Slack Time                   -0.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [19] v |         | 0.000 |       |   0.600 |    1.420 | 
     | U3237                   | D v -> Y ^                   | AOI22X1 | 0.052 | 0.056 |   0.656 |    1.476 | 
     | U3238                   | B ^ -> Y v                   | NAND2X1 | 0.036 | 0.043 |   0.699 |    1.519 | 
     | \tx_rs/crc_tx_d_reg[19] | D v                          | DFFSR   | 0.036 | 0.000 |   0.699 |    1.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.820 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.637 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.397 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.118 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.150 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.394 | 
     | \tx_rs/crc_tx_d_reg[19]  | CLK ^        | DFFSR   | 0.177 | 0.011 |   1.224 |    0.404 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[31] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [31] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.519
  Arrival Time                  0.700
  Slack Time                   -0.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [31] v |         | 0.000 |       |   0.600 |    1.419 | 
     | U3351                   | D v -> Y ^                   | AOI22X1 | 0.056 | 0.058 |   0.658 |    1.477 | 
     | U3352                   | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.041 |   0.699 |    1.519 | 
     | \tx_rs/crc_tx_d_reg[31] | D v                          | DFFSR   | 0.035 | 0.000 |   0.700 |    1.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.819 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.637 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.396 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.117 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.151 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.394 | 
     | \tx_rs/crc_tx_d_reg[31]  | CLK ^        | DFFSR   | 0.177 | 0.010 |   1.224 |    0.405 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[13] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [13] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.225
+ Hold                          0.044
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.519
  Arrival Time                  0.701
  Slack Time                   -0.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [13] v |         | 0.000 |       |   0.600 |    1.418 | 
     | U3306                   | D v -> Y ^                   | AOI22X1 | 0.055 | 0.058 |   0.658 |    1.476 | 
     | U3307                   | B ^ -> Y v                   | NAND2X1 | 0.037 | 0.043 |   0.701 |    1.519 | 
     | \tx_rs/crc_tx_d_reg[13] | D v                          | DFFSR   | 0.037 | 0.000 |   0.701 |    1.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.818 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.636 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.395 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.116 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.152 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.395 | 
     | \tx_rs/crc_tx_d_reg[13]  | CLK ^        | DFFSR   | 0.177 | 0.011 |   1.225 |    0.407 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[14] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [14] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.519
  Arrival Time                  0.702
  Slack Time                   -0.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [14] v |         | 0.000 |       |   0.600 |    1.417 | 
     | U3336                   | D v -> Y ^                   | AOI22X1 | 0.058 | 0.060 |   0.660 |    1.477 | 
     | U3337                   | B ^ -> Y v                   | NAND2X1 | 0.036 | 0.042 |   0.702 |    1.519 | 
     | \tx_rs/crc_tx_d_reg[14] | D v                          | DFFSR   | 0.036 | 0.000 |   0.702 |    1.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.817 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.634 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.394 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.115 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.153 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.397 | 
     | \tx_rs/crc_tx_d_reg[14]  | CLK ^        | DFFSR   | 0.177 | 0.011 |   1.224 |    0.407 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[7] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [7] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.225
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.520
  Arrival Time                  0.703
  Slack Time                   -0.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf0.f0_rdata [7] v |         | 0.000 |       |   0.600 |    1.417 | 
     | U3344                  | C v -> Y ^                  | AOI22X1 | 0.062 | 0.060 |   0.660 |    1.477 | 
     | U3346                  | A ^ -> Y v                  | NAND2X1 | 0.034 | 0.043 |   0.703 |    1.520 | 
     | \tx_rs/crc_tx_d_reg[7] | D v                         | DFFSR   | 0.034 | 0.000 |   0.703 |    1.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.817 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.634 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.394 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.115 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.153 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.397 | 
     | \tx_rs/crc_tx_d_reg[7]   | CLK ^        | DFFSR   | 0.177 | 0.011 |   1.225 |    0.408 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[12] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [12] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.225
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.520
  Arrival Time                  0.704
  Slack Time                   -0.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [12] v |         | 0.000 |       |   0.600 |    1.416 | 
     | U3275                   | C v -> Y ^                   | AOI22X1 | 0.061 | 0.060 |   0.660 |    1.476 | 
     | U3277                   | A ^ -> Y v                   | NAND2X1 | 0.036 | 0.044 |   0.704 |    1.520 | 
     | \tx_rs/crc_tx_d_reg[12] | D v                          | DFFSR   | 0.036 | 0.000 |   0.704 |    1.520 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.816 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.633 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.393 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.114 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.154 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.398 | 
     | \tx_rs/crc_tx_d_reg[12]  | CLK ^        | DFFSR   | 0.177 | 0.011 |   1.225 |    0.409 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[23] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [23] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.519
  Arrival Time                  0.703
  Slack Time                   -0.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [23] v |         | 0.000 |       |   0.600 |    1.416 | 
     | U3356                   | C v -> Y ^                   | AOI22X1 | 0.060 | 0.058 |   0.658 |    1.474 | 
     | U3358                   | A ^ -> Y v                   | NAND2X1 | 0.036 | 0.045 |   0.703 |    1.519 | 
     | \tx_rs/crc_tx_d_reg[23] | D v                          | DFFSR   | 0.036 | 0.000 |   0.703 |    1.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.816 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.633 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.393 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.114 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.154 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.398 | 
     | \tx_rs/crc_tx_d_reg[23]  | CLK ^        | DFFSR   | 0.177 | 0.011 |   1.224 |    0.409 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[29] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [29] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.518
  Arrival Time                  0.704
  Slack Time                   -0.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [29] v |         | 0.000 |       |   0.600 |    1.414 | 
     | U3290                   | C v -> Y ^                   | AOI22X1 | 0.062 | 0.060 |   0.660 |    1.474 | 
     | U3292                   | A ^ -> Y v                   | NAND2X1 | 0.036 | 0.044 |   0.704 |    1.518 | 
     | \tx_rs/crc_tx_d_reg[29] | D v                          | DFFSR   | 0.036 | 0.000 |   0.704 |    1.518 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.814 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.632 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.391 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.112 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.156 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.399 | 
     | \tx_rs/crc_tx_d_reg[29]  | CLK ^        | DFFSR   | 0.177 | 0.010 |   1.224 |    0.410 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[30] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [30] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.221
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.509
  Arrival Time                  0.696
  Slack Time                   -0.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [30] v |         | 0.000 |       |   0.600 |    1.414 | 
     | U3321                   | D v -> Y ^                   | AOI22X1 | 0.050 | 0.055 |   0.655 |    1.469 | 
     | U3322                   | B ^ -> Y v                   | NAND2X1 | 0.034 | 0.040 |   0.696 |    1.509 | 
     | \tx_rs/crc_tx_d_reg[30] | D v                          | DFFSR   | 0.034 | 0.000 |   0.696 |    1.509 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.814 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.631 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.390 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.112 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.156 | 
     | FECTS_clks_clk___L5_I177 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.215 |    0.401 | 
     | \tx_rs/crc_tx_d_reg[30]  | CLK ^        | DFFSR   | 0.157 | 0.006 |   1.221 |    0.407 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \axi_slave/w_dch_cur_state_reg[1] /CLK 
Endpoint:   \axi_slave/w_dch_cur_state_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                        (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.473
  Arrival Time                  0.660
  Slack Time                   -0.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                   | \w_dch.WVALID  ^ |         | 0.000 |       |   0.600 |    1.413 | 
     | U3144                             | A ^ -> Y v       | OAI21X1 | 0.040 | 0.059 |   0.659 |    1.472 | 
     | \axi_slave/w_dch_cur_state_reg[1] | D v              | DFFSR   | 0.040 | 0.000 |   0.660 |    1.473 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.813 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.631 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.393 | 
     | FECTS_clks_clk___L3_I0            | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.252 |   0.673 |   -0.140 | 
     | FECTS_clks_clk___L4_I4            | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.273 |   0.946 |    0.133 | 
     | FECTS_clks_clk___L5_I20           | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.239 |   1.185 |    0.372 | 
     | \axi_slave/w_dch_cur_state_reg[1] | CLK ^        | DFFSR   | 0.153 | 0.002 |   1.187 |    0.374 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[21] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [21] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.044
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.518
  Arrival Time                  0.707
  Slack Time                   -0.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [21] v |         | 0.000 |       |   0.600 |    1.412 | 
     | U3297                   | D v -> Y ^                   | AOI22X1 | 0.062 | 0.063 |   0.663 |    1.474 | 
     | U3298                   | B ^ -> Y v                   | NAND2X1 | 0.038 | 0.044 |   0.706 |    1.518 | 
     | \tx_rs/crc_tx_d_reg[21] | D v                          | DFFSR   | 0.038 | 0.000 |   0.707 |    1.518 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.812 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.629 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.388 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.110 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.158 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.402 | 
     | \tx_rs/crc_tx_d_reg[21]  | CLK ^        | DFFSR   | 0.177 | 0.010 |   1.224 |    0.412 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[27] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [27] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.224
+ Hold                          0.044
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.518
  Arrival Time                  0.708
  Slack Time                   -0.810
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [27] v |         | 0.000 |       |   0.600 |    1.410 | 
     | U3230                   | C v -> Y ^                   | AOI22X1 | 0.061 | 0.060 |   0.660 |    1.470 | 
     | U3232                   | A ^ -> Y v                   | NAND2X1 | 0.039 | 0.048 |   0.707 |    1.518 | 
     | \tx_rs/crc_tx_d_reg[27] | D v                          | DFFSR   | 0.039 | 0.000 |   0.708 |    1.518 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.810 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.628 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.387 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.108 | 
     | FECTS_clks_clk___L4_I32  | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.268 |   0.970 |    0.159 | 
     | FECTS_clks_clk___L5_I165 | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.246 |   1.216 |    0.405 | 
     | \tx_rs/crc_tx_d_reg[27]  | CLK ^        | DFFSR   | 0.178 | 0.008 |   1.224 |    0.413 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin axi_master/arburst_d_reg/CLK 
Endpoint:   axi_master/arburst_d_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_ach.ARREADY           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.194
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.479
  Arrival Time                  0.672
  Slack Time                   -0.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                     |         |       |       |  Time   |   Time   | 
     |--------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                          | \m_r_ach.ARREADY  ^ |         | 0.000 |       |   0.600 |    1.407 | 
     | axi_master/U3109         | A ^ -> Y v          | OAI21X1 | 0.054 | 0.072 |   0.672 |    1.478 | 
     | axi_master/arburst_d_reg | D v                 | DFFSR   | 0.054 | 0.000 |   0.672 |    1.479 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.807 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.624 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.384 | 
     | FECTS_clks_clk___L3_I5   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.131 | 
     | FECTS_clks_clk___L4_I26  | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.270 |   0.945 |    0.139 | 
     | FECTS_clks_clk___L5_I139 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.242 |   1.187 |    0.381 | 
     | axi_master/arburst_d_reg | CLK ^        | DFFSR   | 0.157 | 0.007 |   1.194 |    0.388 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[16] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [16] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.508
  Arrival Time                  0.702
  Slack Time                   -0.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [16] v |         | 0.000 |       |   0.600 |    1.407 | 
     | U3387                   | D v -> Y ^                   | AOI22X1 | 0.060 | 0.061 |   0.661 |    1.467 | 
     | U3388                   | B ^ -> Y v                   | NAND2X1 | 0.035 | 0.041 |   0.702 |    1.508 | 
     | \tx_rs/crc_tx_d_reg[16] | D v                          | DFFSR   | 0.035 | 0.000 |   0.702 |    1.508 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.806 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.624 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.383 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.104 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.163 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.411 | 
     | \tx_rs/crc_tx_d_reg[16]  | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.222 |    0.416 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[6] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [6] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.221
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.507
  Arrival Time                  0.701
  Slack Time                   -0.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf1.f0_rdata [6] v |         | 0.000 |       |   0.600 |    1.406 | 
     | U3315                  | D v -> Y ^                  | AOI22X1 | 0.056 | 0.059 |   0.659 |    1.465 | 
     | U3316                  | B ^ -> Y v                  | NAND2X1 | 0.036 | 0.042 |   0.701 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[6] | D v                         | DFFSR   | 0.036 | 0.000 |   0.701 |    1.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.806 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.624 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.383 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.104 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.164 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.412 | 
     | \tx_rs/crc_tx_d_reg[6]   | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.221 |    0.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[0] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [0] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.507
  Arrival Time                  0.704
  Slack Time                   -0.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf1.f0_rdata [0] v |         | 0.000 |       |   0.600 |    1.403 | 
     | U3396                  | D v -> Y ^                  | AOI22X1 | 0.051 | 0.055 |   0.655 |    1.458 | 
     | U3397                  | B ^ -> Y v                  | NAND2X1 | 0.043 | 0.048 |   0.703 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[0] | D v                         | DFFSR   | 0.043 | 0.000 |   0.704 |    1.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.803 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.621 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.380 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.101 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.167 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.415 | 
     | \tx_rs/crc_tx_d_reg[0]   | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.222 |    0.419 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[8] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [8] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.507
  Arrival Time                  0.706
  Slack Time                   -0.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf1.f0_rdata [8] v |         | 0.000 |       |   0.600 |    1.401 | 
     | U3375                  | D v -> Y ^                  | AOI22X1 | 0.059 | 0.061 |   0.660 |    1.462 | 
     | U3376                  | B ^ -> Y v                  | NAND2X1 | 0.040 | 0.045 |   0.706 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[8] | D v                         | DFFSR   | 0.040 | 0.000 |   0.706 |    1.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.802 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.619 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.378 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.100 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.168 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.416 | 
     | \tx_rs/crc_tx_d_reg[8]   | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.222 |    0.420 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[5] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [5] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.221
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.508
  Arrival Time                  0.707
  Slack Time                   -0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf0.f0_rdata [5] v |         | 0.000 |       |   0.600 |    1.401 | 
     | U3284                  | C v -> Y ^                  | AOI22X1 | 0.064 | 0.062 |   0.662 |    1.463 | 
     | U3286                  | A ^ -> Y v                  | NAND2X1 | 0.037 | 0.045 |   0.707 |    1.508 | 
     | \tx_rs/crc_tx_d_reg[5] | D v                         | DFFSR   | 0.037 | 0.000 |   0.707 |    1.508 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.619 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.378 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.099 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.169 | 
     | FECTS_clks_clk___L5_I177 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.215 |    0.414 | 
     | \tx_rs/crc_tx_d_reg[5]   | CLK ^        | DFFSR   | 0.157 | 0.006 |   1.221 |    0.420 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[20] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [20] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.218
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.511
  Arrival Time                  0.710
  Slack Time                   -0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [20] v |         | 0.000 |       |   0.600 |    1.401 | 
     | U3267                   | D v -> Y ^                   | AOI22X1 | 0.062 | 0.063 |   0.663 |    1.464 | 
     | U3268                   | B ^ -> Y v                   | NAND2X1 | 0.042 | 0.047 |   0.710 |    1.511 | 
     | \tx_rs/crc_tx_d_reg[20] | D v                          | DFFSR   | 0.042 | 0.000 |   0.710 |    1.511 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.618 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.377 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.099 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.169 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.413 | 
     | \tx_rs/crc_tx_d_reg[20]  | CLK ^        | DFFSR   | 0.176 | 0.005 |   1.218 |    0.418 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[18] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [18] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.223
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.507
  Arrival Time                  0.706
  Slack Time                   -0.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [18] v |         | 0.000 |       |   0.600 |    1.401 | 
     | U3205                   | D v -> Y ^                   | AOI22X1 | 0.051 | 0.055 |   0.655 |    1.456 | 
     | U3206                   | B ^ -> Y v                   | NAND2X1 | 0.045 | 0.050 |   0.706 |    1.506 | 
     | \tx_rs/crc_tx_d_reg[18] | D v                          | DFFSR   | 0.045 | 0.000 |   0.706 |    1.507 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.801 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.618 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.377 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.099 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.169 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.417 | 
     | \tx_rs/crc_tx_d_reg[18]  | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.223 |    0.422 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[15] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [15] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.220
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.508
  Arrival Time                  0.707
  Slack Time                   -0.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [15] v |         | 0.000 |       |   0.600 |    1.400 | 
     | U3365                   | C v -> Y ^                   | AOI22X1 | 0.063 | 0.061 |   0.661 |    1.461 | 
     | U3367                   | A ^ -> Y v                   | NAND2X1 | 0.038 | 0.046 |   0.707 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[15] | D v                          | DFFSR   | 0.038 | 0.000 |   0.707 |    1.508 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.800 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.618 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.377 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.098 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.170 | 
     | FECTS_clks_clk___L5_I177 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.215 |    0.414 | 
     | \tx_rs/crc_tx_d_reg[15]  | CLK ^        | DFFSR   | 0.157 | 0.006 |   1.220 |    0.420 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[4] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [4] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.220
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.506
  Arrival Time                  0.706
  Slack Time                   -0.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf0.f0_rdata [4] v |         | 0.000 |       |   0.600 |    1.400 | 
     | U3254                  | C v -> Y ^                  | AOI22X1 | 0.060 | 0.059 |   0.659 |    1.459 | 
     | U3256                  | A ^ -> Y v                  | NAND2X1 | 0.038 | 0.047 |   0.705 |    1.506 | 
     | \tx_rs/crc_tx_d_reg[4] | D v                         | DFFSR   | 0.038 | 0.000 |   0.706 |    1.506 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.800 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.618 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.377 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.098 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.170 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.418 | 
     | \tx_rs/crc_tx_d_reg[4]   | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.220 |    0.420 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[2] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [2] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.508
  Arrival Time                  0.709
  Slack Time                   -0.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf0.f0_rdata [2] v |         | 0.000 |       |   0.600 |    1.399 | 
     | U3191                  | C v -> Y ^                  | AOI22X1 | 0.064 | 0.061 |   0.661 |    1.460 | 
     | U3193                  | A ^ -> Y v                  | NAND2X1 | 0.040 | 0.047 |   0.709 |    1.508 | 
     | \tx_rs/crc_tx_d_reg[2] | D v                         | DFFSR   | 0.040 | 0.000 |   0.709 |    1.508 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.799 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.617 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.376 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.097 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.171 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.419 | 
     | \tx_rs/crc_tx_d_reg[2]   | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.222 |    0.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[10] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [10] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.508
  Arrival Time                  0.709
  Slack Time                   -0.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [10] v |         | 0.000 |       |   0.600 |    1.398 | 
     | U3214                   | C v -> Y ^                   | AOI22X1 | 0.064 | 0.062 |   0.662 |    1.460 | 
     | U3216                   | A ^ -> Y v                   | NAND2X1 | 0.039 | 0.047 |   0.709 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[10] | D v                          | DFFSR   | 0.039 | 0.000 |   0.709 |    1.508 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.616 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.375 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.096 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.172 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.419 | 
     | \tx_rs/crc_tx_d_reg[10]  | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.222 |    0.424 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[3] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [3] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.221
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.507
  Arrival Time                  0.709
  Slack Time                   -0.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf0.f0_rdata [3] v |         | 0.000 |       |   0.600 |    1.398 | 
     | U3223                  | C v -> Y ^                  | AOI22X1 | 0.060 | 0.059 |   0.659 |    1.457 | 
     | U3225                  | A ^ -> Y v                  | NAND2X1 | 0.043 | 0.050 |   0.709 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[3] | D v                         | DFFSR   | 0.043 | 0.000 |   0.709 |    1.507 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.798 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.616 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.375 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.096 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.172 | 
     | FECTS_clks_clk___L5_I177 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.215 |    0.417 | 
     | \tx_rs/crc_tx_d_reg[3]   | CLK ^        | DFFSR   | 0.157 | 0.006 |   1.221 |    0.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[24] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [24] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.222
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.507
  Arrival Time                  0.711
  Slack Time                   -0.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [24] v |         | 0.000 |       |   0.600 |    1.396 | 
     | U3380                   | C v -> Y ^                   | AOI22X1 | 0.063 | 0.061 |   0.661 |    1.458 | 
     | U3382                   | A ^ -> Y v                   | NAND2X1 | 0.042 | 0.049 |   0.710 |    1.507 | 
     | \tx_rs/crc_tx_d_reg[24] | D v                          | DFFSR   | 0.042 | 0.000 |   0.711 |    1.507 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.796 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.614 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.373 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.094 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.174 | 
     | FECTS_clks_clk___L5_I175 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.248 |   1.218 |    0.422 | 
     | \tx_rs/crc_tx_d_reg[24]  | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.222 |    0.426 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[28] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [28] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.221
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.508
  Arrival Time                  0.713
  Slack Time                   -0.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [28] v |         | 0.000 |       |   0.600 |    1.395 | 
     | U3261                   | D v -> Y ^                   | AOI22X1 | 0.068 | 0.067 |   0.667 |    1.462 | 
     | U3262                   | B ^ -> Y v                   | NAND2X1 | 0.040 | 0.045 |   0.712 |    1.508 | 
     | \tx_rs/crc_tx_d_reg[28] | D v                          | DFFSR   | 0.040 | 0.000 |   0.713 |    1.508 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.795 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.613 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.372 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.093 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.174 | 
     | FECTS_clks_clk___L5_I177 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.215 |    0.419 | 
     | \tx_rs/crc_tx_d_reg[28]  | CLK ^        | DFFSR   | 0.157 | 0.006 |   1.221 |    0.426 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[22] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [22] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.214
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.506
  Arrival Time                  0.711
  Slack Time                   -0.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [22] v |         | 0.000 |       |   0.600 |    1.395 | 
     | U3327                   | D v -> Y ^                   | AOI22X1 | 0.062 | 0.063 |   0.663 |    1.458 | 
     | U3328                   | B ^ -> Y v                   | NAND2X1 | 0.043 | 0.047 |   0.710 |    1.505 | 
     | \tx_rs/crc_tx_d_reg[22] | D v                          | DFFSR   | 0.043 | 0.000 |   0.711 |    1.506 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.795 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.613 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.372 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.093 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.175 | 
     | FECTS_clks_clk___L5_I178 | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.244 |   1.214 |    0.418 | 
     | \tx_rs/crc_tx_d_reg[22]  | CLK ^        | DFFSR   | 0.173 | 0.000 |   1.214 |    0.419 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[11] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [11] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.220
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.506
  Arrival Time                  0.712
  Slack Time                   -0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [11] v |         | 0.000 |       |   0.600 |    1.394 | 
     | U3245                   | C v -> Y ^                   | AOI22X1 | 0.062 | 0.061 |   0.661 |    1.455 | 
     | U3247                   | A ^ -> Y v                   | NAND2X1 | 0.045 | 0.051 |   0.711 |    1.506 | 
     | \tx_rs/crc_tx_d_reg[11] | D v                          | DFFSR   | 0.045 | 0.000 |   0.712 |    1.506 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.612 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.371 | 
     | FECTS_clks_clk___L3_I6   | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.279 |   0.702 |   -0.092 | 
     | FECTS_clks_clk___L4_I34  | A ^ -> Y ^   | CLKBUF1 | 0.186 | 0.268 |   0.970 |    0.176 | 
     | FECTS_clks_clk___L5_I177 | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.245 |   1.215 |    0.420 | 
     | \tx_rs/crc_tx_d_reg[11]  | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.220 |    0.426 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[25] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [25] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.702
  Slack Time                   -0.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf1.f0_rdata [25] v |         | 0.000 |       |   0.600 |    1.384 | 
     | U3166                   | D v -> Y ^                   | AOI22X1 | 0.051 | 0.056 |   0.656 |    1.439 | 
     | U3167                   | B ^ -> Y v                   | NAND2X1 | 0.039 | 0.046 |   0.701 |    1.485 | 
     | \tx_rs/crc_tx_d_reg[25] | D v                          | DFFSR   | 0.039 | 0.000 |   0.702 |    1.485 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.784 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.601 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.361 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.090 | 
     | FECTS_clks_clk___L4_I22  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.244 |   0.937 |    0.154 | 
     | FECTS_clks_clk___L5_I116 | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.254 |   1.191 |    0.407 | 
     | \tx_rs/crc_tx_d_reg[25]  | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.198 |    0.414 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[9] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [9] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.485
  Arrival Time                  0.702
  Slack Time                   -0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf1.f0_rdata [9] v |         | 0.000 |       |   0.600 |    1.383 | 
     | U3158                  | D v -> Y ^                  | AOI22X1 | 0.048 | 0.053 |   0.653 |    1.436 | 
     | U3159                  | B ^ -> Y v                  | NAND2X1 | 0.042 | 0.048 |   0.701 |    1.484 | 
     | \tx_rs/crc_tx_d_reg[9] | D v                         | DFFSR   | 0.042 | 0.000 |   0.702 |    1.485 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.783 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.601 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.360 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.090 | 
     | FECTS_clks_clk___L4_I22  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.244 |   0.937 |    0.154 | 
     | FECTS_clks_clk___L5_I116 | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.254 |   1.191 |    0.408 | 
     | \tx_rs/crc_tx_d_reg[9]   | CLK ^        | DFFSR   | 0.159 | 0.007 |   1.198 |    0.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \axi_slave/awready_d_reg /CLK 
Endpoint:   \axi_slave/awready_d_reg /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_ach.AWVALID              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.198
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.487
  Arrival Time                  0.708
  Slack Time                   -0.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |         |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                          | \w_ach.AWVALID  v |         | 0.000 |       |   0.600 |    1.380 | 
     | U3125                    | A v -> Y ^        | NAND2X1 | 0.058 | 0.055 |   0.655 |    1.435 | 
     | U3126                    | B ^ -> Y v        | NOR2X1  | 0.041 | 0.052 |   0.708 |    1.487 | 
     | \axi_slave/awready_d_reg | D v               | DFFSR   | 0.041 | 0.000 |   0.708 |    1.487 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.780 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.597 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.356 | 
     | FECTS_clks_clk___L3_I5   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.104 | 
     | FECTS_clks_clk___L4_I29  | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.267 |   0.943 |    0.163 | 
     | FECTS_clks_clk___L5_I152 | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.252 |   1.195 |    0.415 | 
     | \axi_slave/awready_d_reg | CLK ^        | DFFSR   | 0.164 | 0.003 |   1.198 |    0.419 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[17] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [17] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.488
  Arrival Time                  0.710
  Slack Time                   -0.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [17] v |         | 0.000 |       |   0.600 |    1.378 | 
     | U3173                   | C v -> Y ^                   | AOI22X1 | 0.061 | 0.060 |   0.660 |    1.437 | 
     | U3175                   | A ^ -> Y v                   | NAND2X1 | 0.043 | 0.050 |   0.709 |    1.487 | 
     | \tx_rs/crc_tx_d_reg[17] | D v                          | DFFSR   | 0.043 | 0.000 |   0.710 |    1.488 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.778 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.596 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.355 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.085 | 
     | FECTS_clks_clk___L4_I22  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.244 |   0.937 |    0.159 | 
     | FECTS_clks_clk___L5_I117 | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.249 |   1.187 |    0.409 | 
     | \tx_rs/crc_tx_d_reg[17]  | CLK ^        | DFFSR   | 0.171 | 0.010 |   1.196 |    0.419 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin axi_master/arvalid_d_reg/CLK 
Endpoint:   axi_master/arvalid_d_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_ach.ARREADY           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.468
  Arrival Time                  0.690
  Slack Time                   -0.777
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance         |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                     |         |       |       |  Time   |   Time   | 
     |--------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                          | \m_r_ach.ARREADY  ^ |         | 0.000 |       |   0.600 |    1.377 | 
     | axi_master/U914          | A ^ -> Y v          | OAI21X1 | 0.079 | 0.090 |   0.690 |    1.467 | 
     | axi_master/arvalid_d_reg | D v                 | DFFSR   | 0.079 | 0.000 |   0.690 |    1.468 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.777 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.595 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.354 | 
     | FECTS_clks_clk___L3_I5   | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.252 |   0.676 |   -0.102 | 
     | FECTS_clks_clk___L4_I26  | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.270 |   0.945 |    0.168 | 
     | FECTS_clks_clk___L5_I140 | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.242 |   1.188 |    0.410 | 
     | axi_master/arvalid_d_reg | CLK ^        | DFFSR   | 0.156 | 0.001 |   1.189 |    0.412 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[26] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [26] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.197
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.484
  Arrival Time                  0.709
  Slack Time                   -0.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance         |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                              |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                         | \memif_crcf0.f0_rdata [26] v |         | 0.000 |       |   0.600 |    1.376 | 
     | U3197                   | C v -> Y ^                   | AOI22X1 | 0.060 | 0.059 |   0.659 |    1.435 | 
     | U3199                   | A ^ -> Y v                   | NAND2X1 | 0.042 | 0.049 |   0.708 |    1.484 | 
     | \tx_rs/crc_tx_d_reg[26] | D v                          | DFFSR   | 0.042 | 0.000 |   0.709 |    1.484 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.776 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.593 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.353 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.083 | 
     | FECTS_clks_clk___L4_I22  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.244 |   0.937 |    0.161 | 
     | FECTS_clks_clk___L5_I116 | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.254 |   1.191 |    0.415 | 
     | \tx_rs/crc_tx_d_reg[26]  | CLK ^        | DFFSR   | 0.159 | 0.006 |   1.197 |    0.421 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \tx_rs/crc_tx_d_reg[1] /CLK 
Endpoint:   \tx_rs/crc_tx_d_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \memif_crcf0.f0_rdata [1] (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.196
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.488
  Arrival Time                  0.714
  Slack Time                   -0.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                             |         |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                        | \memif_crcf0.f0_rdata [1] v |         | 0.000 |       |   0.600 |    1.374 | 
     | U3182                  | C v -> Y ^                  | AOI22X1 | 0.066 | 0.064 |   0.664 |    1.437 | 
     | U3184                  | A ^ -> Y v                  | NAND2X1 | 0.043 | 0.050 |   0.713 |    1.487 | 
     | \tx_rs/crc_tx_d_reg[1] | D v                         | DFFSR   | 0.043 | 0.000 |   0.714 |    1.488 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |         |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.774 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.591 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.241 |   0.423 |   -0.351 | 
     | FECTS_clks_clk___L3_I4   | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.270 |   0.693 |   -0.081 | 
     | FECTS_clks_clk___L4_I22  | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.244 |   0.937 |    0.163 | 
     | FECTS_clks_clk___L5_I117 | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.249 |   1.187 |    0.413 | 
     | \tx_rs/crc_tx_d_reg[1]   | CLK ^        | DFFSR   | 0.171 | 0.010 |   1.196 |    0.423 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[19] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[19] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[19] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[19] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[19] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[19] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[16] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[16] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[11] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[11] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[11] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[11] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.260 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[30] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[30] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[30] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[30] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[31] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[31] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[31] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[31] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data40_d_reg[37] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data40_d_reg[37] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[37] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.314 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data40_d_reg[37] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin40_d_reg[9] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin40_d_reg[9] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[9] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.313 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I30            | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin40_d_reg[9] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.260 |    0.526 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[20] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[20] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[20] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.552 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.313 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[20] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[20] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[20] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[20] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.551 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.313 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[20] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\crcin32_d_reg[27] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\crcin32_d_reg[27] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.260
+ Removal                       0.224
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                     |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                     | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.551 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.313 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5              | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I30             | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\crcin32_d_reg[27] | CLK ^        | DFFSR   | 0.178 | 0.006 |   1.260 |    0.526 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[1] /CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.551 | 
     | FECTS_clks_clk___L2_I0            | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.313 | 
     | FECTS_clks_clk___L3_I1            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[1] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin \tx_crc/crcpkt2 /\data32_d_reg[16] /
CLK 
Endpoint:   \tx_crc/crcpkt2 /\data32_d_reg[16] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                             (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.261
+ Removal                       0.223
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.734
  Arrival Time                  1.000
  Slack Time                   -0.734
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |              |       |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.734 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.734 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.734 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.182 |   0.182 |   -0.551 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.238 |   0.421 |   -0.313 | 
     | FECTS_clks_clk___L3_I1             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.267 |   0.687 |   -0.047 | 
     | FECTS_clks_clk___L4_I5             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.284 |   0.971 |    0.237 | 
     | FECTS_clks_clk___L5_I26            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.283 |   1.254 |    0.520 | 
     | \tx_crc/crcpkt2 /\data32_d_reg[16] | CLK ^        | DFFSR   | 0.176 | 0.007 |   1.261 |    0.527 | 
     +--------------------------------------------------------------------------------------------------+ 

