
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Red Hat Enterprise Linux Workstation release 6.3 (Santiago)' 
  is not supported on 'x86_64' officially, assuming linux compatibility by 
  default. Set VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
         Version E-2011.03_Full64 -- Wed Mar 13 00:47:27 2013
               Copyright (c) 1991-2011 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

DirectC Release 1.0 Copyright (c) 1991-2011 by Synopsys Inc.
Parsing design file 'test_res_station.v'
Parsing design file 'reservation_stations.v'
Top Level Modules:
       testbench
       reservation_station_table
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module testbench because:
	This module or some inlined child module(s) has/have been modified.
make[1]: Entering directory `/afs/umich.edu/user/n/o/nowakmr/eecs470/eecs470/test/csrc'
ld -r -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o      /usr/caen/vcs-2011.03/amd64/lib/libvirsim.so /usr/caen/vcs-2011.03/amd64/lib/liberrorinf.so /usr/caen/vcs-2011.03/amd64/lib/libsnpsmalloc.so     /usr/caen/vcs-2011.03/amd64/lib/libvcsnew.so /usr/caen/vcs-2011.03/amd64/lib/libuclinative.so         /usr/caen/vcs-2011.03/amd64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/afs/umich.edu/user/n/o/nowakmr/eecs470/eecs470/test/csrc'
Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version E-2011.03_Full64; Runtime version E-2011.03_Full64;  Mar 13 00:47 2013

STARTING TESTBENCH!

  preclock: reset=1 fill=0 dest_reg_in=00 waiting_taga_in=00 waiting_tagb_in=00 cdb_tag_in=00 rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=x dest_reg_out=xx rega_value_out=xxxxxxxxxxxxxxxx regb_value_out=xxxxxxxxxxxxxxxx 
 postclock: reset=1 fill=0 dest_reg_in=00 waiting_taga_in=00 waiting_tagb_in=00 cdb_tag_in=00 rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=0 dest_reg_out=00 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
  preclock: reset=0 fill=0 dest_reg_in=00 waiting_taga_in=00 waiting_tagb_in=00 cdb_tag_in=00 rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=0 dest_reg_out=00 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
 postclock: reset=0 fill=0 dest_reg_in=00 waiting_taga_in=00 waiting_tagb_in=00 cdb_tag_in=00 rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=4 dest_reg_out=00 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
  preclock: reset=0 fill=1 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=cd rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=4 dest_reg_out=00 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
 postclock: reset=0 fill=1 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=cd rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=3 dest_reg_out=02 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
  preclock: reset=0 fill=0 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=cd rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=3 dest_reg_out=02 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
 postclock: reset=0 fill=0 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=cd rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=0000000000000000 status_out=3 dest_reg_out=02 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
  preclock: reset=0 fill=0 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=aa rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=deadbeefbaadbeef status_out=3 dest_reg_out=02 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
 postclock: reset=0 fill=0 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=aa rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=deadbeefbaadbeef status_out=2 dest_reg_out=02 rega_value_out=deadbeefbaadbeef regb_value_out=0000000000000000 
  preclock: reset=0 fill=0 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=bb rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=a000000aa000000a status_out=2 dest_reg_out=02 rega_value_out=deadbeefbaadbeef regb_value_out=0000000000000000 
 postclock: reset=0 fill=0 dest_reg_in=02 waiting_taga_in=aa waiting_tagb_in=bb cdb_tag_in=bb rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=a000000aa000000a status_out=4 dest_reg_out=02 rega_value_out=deadbeefbaadbeef regb_value_out=a000000aa000000a 
  preclock: reset=0 fill=1 dest_reg_in=01 waiting_taga_in=ff waiting_tagb_in=ff cdb_tag_in=ff rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=ffffffffffffffff status_out=4 dest_reg_out=02 rega_value_out=deadbeefbaadbeef regb_value_out=a000000aa000000a 
 postclock: reset=0 fill=1 dest_reg_in=01 waiting_taga_in=ff waiting_tagb_in=ff cdb_tag_in=ff rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=ffffffffffffffff status_out=4 dest_reg_out=01 rega_value_out=ffffffffffffffff regb_value_out=ffffffffffffffff 
  preclock: reset=0 fill=1 dest_reg_in=01 waiting_taga_in=ff waiting_tagb_in=ff cdb_tag_in=ff rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=ffffffffffffffff status_out=4 dest_reg_out=01 rega_value_out=ffffffffffffffff regb_value_out=ffffffffffffffff 
 postclock: reset=0 fill=1 dest_reg_in=01 waiting_taga_in=ff waiting_tagb_in=ff cdb_tag_in=ff rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=ffffffffffffffff status_out=4 dest_reg_out=01 rega_value_out=ffffffffffffffff regb_value_out=ffffffffffffffff 
  preclock: reset=1 fill=1 dest_reg_in=01 waiting_taga_in=ff waiting_tagb_in=ff cdb_tag_in=ff rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=ffffffffffffffff status_out=4 dest_reg_out=01 rega_value_out=ffffffffffffffff regb_value_out=ffffffffffffffff 
 postclock: reset=1 fill=1 dest_reg_in=01 waiting_taga_in=ff waiting_tagb_in=ff cdb_tag_in=ff rega_value_in=0000000000000000 regb_value_in=0000000000000000 cdb_value_in=ffffffffffffffff status_out=0 dest_reg_out=00 rega_value_out=0000000000000000 regb_value_out=0000000000000000 
ENDING TESTBENCH : SUCCESS !

$finish called from file "test_res_station.v", line 178.
$finish at simulation time                   90
           V C S   S i m u l a t i o n   R e p o r t 
Time: 90
CPU Time:      0.010 seconds;       Data structure size:   0.0Mb
Wed Mar 13 00:47:27 2013
CPU time: .130 seconds to compile + .008 seconds to elab + .112 seconds to link + .036 seconds in simulation
