<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SGER: A VLIW/Superscalar Heterogeneous Multi-core Architecture and the Compiler Support</AwardTitle>
<AwardEffectiveDate>02/15/2006</AwardEffectiveDate>
<AwardExpirationDate>12/31/2007</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>111812</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Almadena Chtchelkanova</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Intellectual Merit&lt;br/&gt;This research will help to address the challenging and pressing issue&lt;br/&gt;of designing compiler-friendly multi-core architectures and developing effective compiler&lt;br/&gt;support for automatically parallelizing single-threaded programs to fully utilize the&lt;br/&gt;potential of multi-core processors. This research will also increase our understanding of&lt;br/&gt;the interactions between VLIW core(s) and superscalar core(s) on a single chip for&lt;br/&gt;collaboratively exploiting multi-grained parallelisms with different behaviors. The&lt;br/&gt;developed simulator/compiler framework will also be made publicly available, which can&lt;br/&gt;facilitate a number of stimulating follow-on researches, such as energy efficiency&lt;br/&gt;evaluation of the hybrid multi-core, or studying the integration of the hybrid compiler and&lt;br/&gt;O.S in multi-programming environments, etc.&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;Broader Impact&lt;br/&gt;The success of this project will open the door to a number of possible&lt;br/&gt;follow-on research projects to create practical hybrid multi-core processors and the&lt;br/&gt;related software systems, which will smoothen and accelerate the transition to the multicore&lt;br/&gt;processor-based systems and thus greatly benefit the microprocessor industry, as the&lt;br/&gt;single-thread performance can be continuously improved without fundamentally&lt;br/&gt;changing the programming paradigm. The proposed hybrid multi-core architecture can&lt;br/&gt;also be potentially customized for a great variety of embedded applications that demand&lt;br/&gt;both high performance and energy efficiency. Moreover, since future high-performance&lt;br/&gt;computing systems are very likely to utilize the multi-core processors as the basic nodes,&lt;br/&gt;the transparent single-thread performance enhancement achieved by this project will also&lt;br/&gt;help to advance the power of computing into the next generation for meeting the toughest&lt;br/&gt;computational challenges. Additionally, this project will attract and train graduate&lt;br/&gt;students in multi-core architecture and advanced compiler design, and the research results&lt;br/&gt;will also be incorporated into the graduate level computer architecture course, i.e., ECE&lt;br/&gt;532, to better prepare the students for this rapidly developing field.</AbstractNarration>
<MinAmdLetterDate>02/14/2006</MinAmdLetterDate>
<MaxAmdLetterDate>03/27/2007</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0613244</AwardID>
<Investigator>
<FirstName>Wei</FirstName>
<LastName>Zhang</LastName>
<EmailAddress>wei.zhang@louisville.edu</EmailAddress>
<StartDate>02/14/2006</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Southern Illinois University at Carbondale</Name>
<CityName>Carbondale</CityName>
<ZipCode>629014308</ZipCode>
<PhoneNumber>6184534540</PhoneNumber>
<StreetAddress>Ofc. of Sponsored Projects Admin</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Illinois</StateName>
<StateCode>IL</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7329</Code>
<Text>COMPILERS</Text>
</ProgramElement>
<ProgramElement>
<Code>7583</Code>
<Text>ITR-HECURA</Text>
</ProgramElement>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9237</Code>
<Text>SMALL GRANTS-EXPLORATORY RSRCH</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
