

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

5 non-gated/non-generated clock tree(s) driving 661 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================================= Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ident_coreinst.comm_block_INST.jtagi.b3_PK3             jtag_interface_x       380        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1]              
@KP:ckid0_1       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX     jtag_interface_x       8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]
@KP:ckid0_2       ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW         jtag_interface_x       8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0]           
@KP:ckid0_3       clk                                                     Unconstrained_port     252        cnt[31:0]                                                             
@KP:ckid0_4       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF       jtag_interface_x       13         ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY    
==================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

