// Seed: 3604912473
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri   id_2
    , id_4
);
  always @(posedge id_0 or negedge 1) begin : LABEL_0
    disable id_5;
  end
  wire id_7;
  module_2 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_4
  );
  assign id_6 = 1;
  assign module_1.id_1 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3
);
  assign id_2 = 1'b0 - id_0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_5;
  assign id_5 = 1;
  wire id_6;
  tri1 id_7;
  assign module_0.id_0 = 0;
  assign id_7 = id_5;
endmodule
