// Seed: 740553008
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wire id_6
);
  id_8 :
  assert property (@(posedge id_8 or posedge id_4) id_5)
  else;
endmodule
program module_1 #(
    parameter id_0  = 32'd49,
    parameter id_17 = 32'd20
) (
    output wire _id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wire id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    output wire id_7,
    input wire id_8,
    output wor id_9,
    input supply1 id_10,
    output tri id_11
    , id_19,
    input wand id_12,
    input wire id_13,
    input tri1 id_14,
    output tri id_15,
    output tri0 id_16,
    input tri _id_17
);
  assign id_15 = 1 - id_10;
  assign id_15 = id_1 && id_17;
  assign id_4  = id_17;
  wire id_20;
  logic [id_0 : id_17] id_21;
  ;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_13,
      id_9,
      id_10,
      id_8,
      id_4
  );
  assign modCall_1.id_2 = 0;
endprogram
