{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753759066462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753759066462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 29 00:17:46 2025 " "Processing started: Tue Jul 29 00:17:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753759066462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1753759066462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReconhecedorSequencia -c ReconhecedorSequencia --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReconhecedorSequencia -c ReconhecedorSequencia --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1753759066462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1753759066576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1753759066576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReconhecedorSequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReconhecedorSequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReconhecedorSequencia-arch " "Found design unit 1: ReconhecedorSequencia-arch" {  } { { "ReconhecedorSequencia.vhd" "" { Text "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753759070900 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReconhecedorSequencia " "Found entity 1: ReconhecedorSequencia" {  } { { "ReconhecedorSequencia.vhd" "" { Text "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753759070900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753759070900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReconhecedorSequencia " "Elaborating entity \"ReconhecedorSequencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1753759070932 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "KEY ReconhecedorSequencia.vhd(19) " "VHDL warning at ReconhecedorSequencia.vhd(19): sensitivity list already contains KEY" {  } { { "ReconhecedorSequencia.vhd" "" { Text "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia.vhd" 19 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753759070932 "|ReconhecedorSequencia"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753759070981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 29 00:17:50 2025 " "Processing ended: Tue Jul 29 00:17:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753759070981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753759070981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753759070981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1753759070981 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1753759071564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753759071859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753759071859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 29 00:17:51 2025 " "Processing started: Tue Jul 29 00:17:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753759071859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1753759071859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/vr3lxrd/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ReconhecedorSequencia ReconhecedorSequencia " "Command: quartus_sh -t /home/vr3lxrd/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ReconhecedorSequencia ReconhecedorSequencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1753759071859 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ReconhecedorSequencia ReconhecedorSequencia " "Quartus(args): --rtl_sim ReconhecedorSequencia ReconhecedorSequencia" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1753759071859 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1753759071902 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1753759071941 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1753759071941 ""}
{ "Warning" "0" "" "Warning: File ReconhecedorSequencia_run_msim_rtl_vhdl.do already exists - backing up current file as ReconhecedorSequencia_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File ReconhecedorSequencia_run_msim_rtl_vhdl.do already exists - backing up current file as ReconhecedorSequencia_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1753759071989 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/simulation/questa/ReconhecedorSequencia_run_msim_rtl_vhdl.do" {  } { { "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/simulation/questa/ReconhecedorSequencia_run_msim_rtl_vhdl.do" "0" { Text "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/simulation/questa/ReconhecedorSequencia_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/simulation/questa/ReconhecedorSequencia_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1753759071992 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1753759071992 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1753759071999 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1753759071999 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia_nativelink_simulation.rpt" {  } { { "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia_nativelink_simulation.rpt" "0" { Text "/home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/vr3lxrd/git/projeto-sd/quartus/MooreNovo/ReconhecedorSequencia_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1753759071999 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/vr3lxrd/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/vr3lxrd/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1753759071999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753759072000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 29 00:17:51 2025 " "Processing ended: Tue Jul 29 00:17:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753759072000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753759072000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753759072000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1753759072000 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1753759072561 ""}
