/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_2z;
  assign celloutsig_0_1z = ~in_data[28];
  assign celloutsig_1_3z = ~in_data[122];
  assign celloutsig_1_6z = ~in_data[118];
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_6z) & celloutsig_1_12z);
  assign celloutsig_1_10z = ~((in_data[108] | in_data[100]) & celloutsig_1_0z[2]);
  assign celloutsig_0_0z = ~(in_data[37] ^ in_data[52]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[1] ^ celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_10z ^ celloutsig_1_3z);
  reg [21:0] _12_;
  always_ff @(negedge celloutsig_1_2z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 22'h000000;
    else _12_ <= { celloutsig_0_3z[15:1], celloutsig_0_0z, celloutsig_0_6z };
  assign { _01_[21:17], _00_, _01_[15:0] } = _12_;
  assign celloutsig_0_9z = celloutsig_0_4z[21:18] || celloutsig_0_8z;
  assign celloutsig_1_1z = in_data[128:124] || { celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[8:7], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[11:7] };
  assign celloutsig_0_12z = { celloutsig_0_6z[4:2], celloutsig_0_5z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[9:3] };
  assign celloutsig_0_3z = { in_data[14:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[82:68] };
  assign celloutsig_0_17z = ~ celloutsig_0_12z[5:1];
  assign celloutsig_0_18z = ~ { _01_[14:8], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_2z = ~ { in_data[28:19], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[10:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } ^ { in_data[58:54], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_4z[16:13] ^ celloutsig_0_4z[8:5];
  assign celloutsig_1_0z = in_data[143:141] ^ in_data[185:183];
  assign _01_[16] = _00_;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
