

================================================================
== Vivado HLS Report for 'single_block_AES_encrypt_sub_bytes'
================================================================
* Date:           Tue Feb 06 11:53:21 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     14|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     11|
|Register         |        -|      -|      23|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      23|     25|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |                      Module                      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |s_box_U  |single_block_AES_encrypt_aes_key_expansion_s_box  |        1|  0|   0|   256|    8|     1|         2048|
    +---------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                                                  |        1|  0|   0|   256|    8|     1|         2048|
    +---------+--------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_73_p2        |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_97_p2        |     +    |      0|  0|   3|           3|           1|
    |tmp_6_fu_107_p2     |     +    |      0|  0|   4|           4|           4|
    |exitcond1_fu_67_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_91_p2   |   icmp   |      0|  0|   2|           3|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  14|          16|          14|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          6|    1|          6|
    |i_reg_45        |   3|          2|    3|          6|
    |j_reg_56        |   3|          2|    3|          6|
    |state_address0  |   4|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  11|         13|   11|         30|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_1_reg_125         |  3|   0|    3|          0|
    |i_reg_45            |  3|   0|    3|          0|
    |j_1_reg_138         |  3|   0|    3|          0|
    |j_reg_56            |  3|   0|    3|          0|
    |state_addr_reg_143  |  4|   0|    4|          0|
    |tmp_3_reg_130       |  2|   0|    4|          2|
    +--------------------+---+----+-----+-----------+
    |Total               | 23|   0|   25|          2|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | single_block_AES_encrypt_sub_bytes | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | single_block_AES_encrypt_sub_bytes | return value |
|ap_start        |  in |    1| ap_ctrl_hs | single_block_AES_encrypt_sub_bytes | return value |
|ap_done         | out |    1| ap_ctrl_hs | single_block_AES_encrypt_sub_bytes | return value |
|ap_idle         | out |    1| ap_ctrl_hs | single_block_AES_encrypt_sub_bytes | return value |
|ap_ready        | out |    1| ap_ctrl_hs | single_block_AES_encrypt_sub_bytes | return value |
|state_address0  | out |    4|  ap_memory |                state               |     array    |
|state_ce0       | out |    1|  ap_memory |                state               |     array    |
|state_we0       | out |    1|  ap_memory |                state               |     array    |
|state_d0        | out |    8|  ap_memory |                state               |     array    |
|state_q0        |  in |    8|  ap_memory |                state               |     array    |
+----------------+-----+-----+------------+------------------------------------+--------------+

