{
  "name": "core::core_arch::arm_shared::neon::generated::vextq_f32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:11917:1: 11917:78",
  "src": "pub fn vextq_f32<const N: i32>(a: float32x4_t, b: float32x4_t) -> float32x4_t {\n    static_assert_uimm_bits!(N, 2);\n    unsafe {\n        match N & 0b11 {\n            0 => simd_shuffle!(a, b, [0, 1, 2, 3]),\n            1 => simd_shuffle!(a, b, [1, 2, 3, 4]),\n            2 => simd_shuffle!(a, b, [2, 3, 4, 5]),\n            3 => simd_shuffle!(a, b, [3, 4, 5, 6]),\n            _ => unreachable_unchecked(),\n        }\n    }\n}"
}