{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700546031133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700546031148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:23:51 2023 " "Processing started: Tue Nov 21 11:23:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700546031148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546031148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morse_encoder -c morse_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off morse_encoder -c morse_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546031148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700546031646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700546031646 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_encoder.v(45) " "Verilog HDL information at morse_encoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700546039239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dot DOT morse_encoder.v(3) " "Verilog HDL Declaration information at morse_encoder.v(3): object \"dot\" differs only in case from object \"DOT\" in the same scope" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700546039239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dash DASH morse_encoder.v(4) " "Verilog HDL Declaration information at morse_encoder.v(4): object \"dash\" differs only in case from object \"DASH\" in the same scope" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700546039239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_encoder " "Found entity 1: morse_encoder" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700546039256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "disp4.v(5) " "Verilog HDL information at disp4.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "disp4.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/disp4.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700546039256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp4.v 1 1 " "Found 1 design units, including 1 entities, in source file disp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp4 " "Found entity 1: disp4" {  } { { "disp4.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/disp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700546039256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039256 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "morse_encoder.v(76) " "Verilog HDL Instantiation warning at morse_encoder.v(76): instance has no name" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1700546039256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morse_encoder " "Elaborating entity \"morse_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700546039303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outp morse_encoder.v(14) " "Verilog HDL or VHDL warning at morse_encoder.v(14): object \"outp\" assigned a value but never read" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state morse_encoder.v(16) " "Verilog HDL or VHDL warning at morse_encoder.v(16): object \"state\" assigned a value but never read" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ns morse_encoder.v(32) " "Verilog HDL Always Construct warning at morse_encoder.v(32): variable \"ns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_reg morse_encoder.v(37) " "Verilog HDL Always Construct warning at morse_encoder.v(37): variable \"shift_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_reg morse_encoder.v(41) " "Verilog HDL Always Construct warning at morse_encoder.v(41): variable \"shift_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_reg morse_encoder.v(34) " "Verilog HDL Always Construct warning at morse_encoder.v(34): inferring latch(es) for variable \"shift_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "morse_encoder.v(47) " "Verilog HDL Case Statement warning at morse_encoder.v(47): incomplete case statement has no default case item" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns morse_encoder.v(45) " "Verilog HDL Always Construct warning at morse_encoder.v(45): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.10 morse_encoder.v(45) " "Inferred latch for \"ns.10\" at morse_encoder.v(45)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.01 morse_encoder.v(45) " "Inferred latch for \"ns.01\" at morse_encoder.v(45)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.00 morse_encoder.v(45) " "Inferred latch for \"ns.00\" at morse_encoder.v(45)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[0\] morse_encoder.v(34) " "Inferred latch for \"shift_reg\[0\]\" at morse_encoder.v(34)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[1\] morse_encoder.v(34) " "Inferred latch for \"shift_reg\[1\]\" at morse_encoder.v(34)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[2\] morse_encoder.v(34) " "Inferred latch for \"shift_reg\[2\]\" at morse_encoder.v(34)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[3\] morse_encoder.v(34) " "Inferred latch for \"shift_reg\[3\]\" at morse_encoder.v(34)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_reg\[4\] morse_encoder.v(34) " "Inferred latch for \"shift_reg\[4\]\" at morse_encoder.v(34)" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp4 disp4:comb_83 " "Elaborating entity \"disp4\" for hierarchy \"disp4:comb_83\"" {  } { { "morse_encoder.v" "comb_83" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "disp4.v(7) " "Verilog HDL Case Statement warning at disp4.v(7): incomplete case statement has no default case item" {  } { { "disp4.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/disp4.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder|disp4:comb_69"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp disp4.v(5) " "Verilog HDL Always Construct warning at disp4.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "disp4.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/disp4.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700546039304 "|morse_encoder|disp4:comb_69"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd\[1\] GND " "Pin \"ssd\[1\]\" is stuck at GND" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700546039728 "|morse_encoder|ssd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd\[2\] GND " "Pin \"ssd\[2\]\" is stuck at GND" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700546039728 "|morse_encoder|ssd[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700546039728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700546039805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/hdlprojectfinal/output_files/morse_encoder.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/hdlprojectfinal/output_files/morse_encoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546040156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700546040265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700546040265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700546040316 "|morse_encoder|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "morse_encoder.v" "" { Text "C:/intelFPGA_lite/18.0/hdlprojectfinal/morse_encoder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700546040316 "|morse_encoder|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700546040316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700546040317 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700546040317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700546040317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700546040317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700546040326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:24:00 2023 " "Processing ended: Tue Nov 21 11:24:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700546040326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700546040326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700546040326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700546040326 ""}
