====
1:3c
    Generated on:           Jan 31 2024  11:14:06 pm
2:3c
    Generated on:           Jan 31 2024  11:30:15 pm
3:3c
    Generated on:           Feb 01 2024  12:16:57 am
====
1:6c
    Interconnect mode:      global
2:6c
    Interconnect mode:      spatial
3:6,7c
    Operating conditions:   _nominal_ 
    Interconnect mode:      placement
====3
1:12a
2:12a
3:14,38c
       Startpoint: (R) mem/dcache/mem_req_valid_reg/CLK
         Endpoint: (R) mem_req_valid
  
                              
        Data Path:-  5122     
  
  #--------------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point            Flags    Arc   Edge         Cell           Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                            Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/mem_req_valid_reg/CLK -       -      R     (arrival)             AO         3      -     0     0       0                  (-,-) 
    mem/dcache/mem_req_valid_reg/Q   (@)     CLK->Q R     DHLx1_ASAP7_75t_SL    AO         1   10.5   123    52      52   (102.16800,43.20000) 
    mem/arbiter/g91__5526/Y          (@)     B->Y   R     OR2x2_ASAP7_75t_SL    AO         1    1.6    22    85     137  (284.47200,384.48000) 
    FE_OFC1_mem_req_valid/Y          (@)     A->Y   F     INVxp33_ASAP7_75t_SL  AO         1    0.7    20    16     153  (328.10400,398.52000) 
    FE_OFC2_mem_req_valid/Y          (@)     A->Y   R     INVx1_ASAP7_75t_SL    AO         1    3.8    43    24     177  (327.88800,398.52000) 
    FE_OFC1288_mem_req_valid/Y       (@)     A->Y   R     BUFx24_ASAP7_75t_SL   AO         1 1007.2     8    25     202  (343.44000,363.96000) 
    mem_req_valid                    -       -      R     (port)                AO         -      -     -  4920    5122                  (-,-) 
  #--------------------------------------------------------------------------------------------------------------------------------------------
  
  (@) : Annotated capacitance.
  
  
  
  Path 2: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
====
1:16,17c
                             
        Data Path:-  477     
2:16,17c
                             
        Data Path:-  522     
3:42,43c
                              
        Data Path:-  5046     
====
1:19,28c
  #--------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point            Flags    Arc   Edge          Cell            Power Fanout  Load  Trans Delay Arrival Instance 
  #                                                                              Domain         (fF)   (ps)  (ps)   (ps)  Location 
  #--------------------------------------------------------------------------------------------------------------------------------
    mem/icache/mem_req_valid_reg/CLK -       -      R     (arrival)               AO         3      -     0     0       0    (-,-) 
    mem/icache/mem_req_valid_reg/Q   -       CLK->Q F     DHLx1_ASAP7_75t_SL      AO         3    1.7    21    33      33    (-,-) 
    mem/g12/Y                        -       A->Y   R     INVxp33_ASAP7_75t_SRAM  AO         1    2.6   140    76     109    (-,-) 
    g39/Y                            -       A->Y   R     BUFx24_ASAP7_75t_SL     AO         1 1000.3   618   261     370    (-,-) 
    mem_req_tag[0]                   -       -      R     (port)                  AO         -      -     -   107     477    (-,-) 
  #--------------------------------------------------------------------------------------------------------------------------------
2:19,28c
  #----------------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point            Flags    Arc   Edge          Cell            Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                              Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #----------------------------------------------------------------------------------------------------------------------------------------------
    mem/icache/mem_req_valid_reg/CLK -       -      R     (arrival)               AO         3      -     0     0       0                  (-,-) 
    mem/icache/mem_req_valid_reg/Q   -       CLK->Q F     DHLx1_ASAP7_75t_SL      AO         3    1.4    19    31      31  (330.56875,229.75475) 
    mem/g12/Y                        -       A->Y   R     INVxp33_ASAP7_75t_SRAM  AO         1    2.5   135    73     105                  (-,-) 
    g39/Y                            -       A->Y   R     BUFx24_ASAP7_75t_SL     AO         1 1000.2   618   261     366                  (-,-) 
    mem_req_tag[0]                   -       -      R     (port)                  AO         -      -     -   156     522                  (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------------
3:45,55c
  #----------------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point            Flags    Arc   Edge          Cell            Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                              Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #----------------------------------------------------------------------------------------------------------------------------------------------
    mem/icache/mem_req_valid_reg/CLK -       -      R     (arrival)               AO         3      -     0     0       0                  (-,-) 
    mem/icache/mem_req_valid_reg/Q   (@)     CLK->Q F     DHLx1_ASAP7_75t_SL      AO         3    2.4    26    37      37  (261.79200,363.96000) 
    mem/g12/Y                        (@)     A->Y   R     INVxp33_ASAP7_75t_SRAM  AO         1    1.5    83    53      90  (284.90400,393.12000) 
    FE_OFC4_mem_req_tag_0/Y          (@)     A->Y   R     HB1xp67_ASAP7_75t_SL    AO         1    3.8    63    48     138  (328.10400,398.52000) 
    FE_OFC1289_mem_req_tag_0/Y       (@)     A->Y   R     BUFx24_ASAP7_75t_SL     AO         1 1007.2     9    27     165  (343.44000,363.96000) 
    mem_req_tag[0]                   -       -      R     (port)                  AO         -      -     -  4880    5046                  (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------------
====3
1:29a
2:29a
3:57c
  (@) : Annotated capacitance.
====3
1:32c
2:32c
  Path 2: UNCONSTRAINED
3:60,61c
  
  Path 3: UNCONSTRAINED
====
1:34c
       Startpoint: (R) mem_resp_tag[3]
2:34c
       Startpoint: (R) cpu/PC_GEN/next_pc_reg[13]/CLK
3:63c
       Startpoint: (R) mem_req_data_ready
====
1:36c
         Endpoint: (F) mem/dcache/sram_mem_web_1_reg/CLK
2:36c
         Endpoint: (R) mem_req_addr[9]
3:65c
         Endpoint: (R) mem/dcache/sram_mem_web_1_reg/CLK
====2
1:40c
3:69c
          Drv Adjust:+       0         0     
2:39a
====
1:46,47c
         Input Delay:-     400               
           Data Path:-      70               
2:45,58c
           Data Path:-     502               
  
  #-------------------------------------------------------------------------------------------------------------------------------------------
  #         Timing Point           Flags    Arc    Edge         Cell           Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                           Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------
    cpu/PC_GEN/next_pc_reg[13]/CLK -       -       R     (arrival)             AO        63      -     0     0       0                  (-,-) 
    cpu/PC_GEN/next_pc_reg[13]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L  AO         3    1.6    33    57      57  (314.92000,248.36300) 
    mem/arbiter/g92__6783/Y        -       A->Y    R     AND2x2_ASAP7_75t_R    AO         1    2.5    26    40      97                  (-,-) 
    g41/Y                          -       A->Y    R     BUFx24_ASAP7_75t_SL   AO         1 1000.2   617   249     346                  (-,-) 
    mem_req_addr[9]                -       -       R     (port)                AO         -      -     -   156     502                  (-,-) 
  #-------------------------------------------------------------------------------------------------------------------------------------------
  
  
3:75,76c
         Input Delay:-     400               
           Data Path:-     210               
====
1:49,50c
  Exceptions/Constraints:
    input_delay             400             pin_constraints_frag_line_9_4_1 
2:60,63c
  Path 3: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) mem/icache/mem_req_valid_reg/CLK
         Endpoint: (R) mem_req_valid
3:78,79c
  Exceptions/Constraints:
    input_delay             400             my_constraint_mode.s_line_467 
====
1:52,63c
  #-----------------------------------------------------------------------------------------------------------------------------
  #           Timing Point            Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival Instance 
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #-----------------------------------------------------------------------------------------------------------------------------
    mem_resp_tag[3]                   -       -     R     (arrival)              AO         1  2.1     0     0     400    (-,-) 
    mem/arbiter/g154/Y                -       A->Y  F     INVx3_ASAP7_75t_SL     AO         1  2.2     6     5     405    (-,-) 
    mem/arbiter/g152__8246/Y          -       A->Y  R     NAND2x2_ASAP7_75t_SL   AO         2  4.5    31    17     422    (-,-) 
    mem/arbiter/g147__3680/Y          -       A->Y  F     NOR3x1_ASAP7_75t_SL    AO         4  2.5    34    21     443    (-,-) 
    mem/dcache/g1192/Y                -       A->Y  R     INVxp67_ASAP7_75t_SL   AO         1  0.8    23    15     458    (-,-) 
    mem/dcache/g1147__7410/Y          (i)     A1->Y F     OAI211xp5_ASAP7_75t_L  AO         2  0.0     0    12     470    (-,-) 
    mem/dcache/sram_mem_web_1_reg/CLK -       -     F     DHLx2_ASAP7_75t_SL     AO         2    -     -     0     470    (-,-) 
  #-----------------------------------------------------------------------------------------------------------------------------
2:65,66c
                             
        Data Path:-  487     
3:81,90c
  #-------------------------------------------------------------------------------------------------------------------------------------------------
  #              Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                      (@)     -     R     (arrival)              AO         1 12.1     4     0     400                  (-,-) 
    mem/dcache/FE_OFC6_mem_req_data_ready/Y (@)     A->Y  R     HB1xp67_ASAP7_75t_L    AO         1  8.4   159   128     528  (125.71200,398.52000) 
    mem/dcache/g1180__2883/Y                (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    70     598    (97.84800,46.44000) 
    mem/dcache/g1178__1666/Y                (i)     C->Y  R     OAI211xp5_ASAP7_75t_L  AO         2  0.0     0    11     610    (97.41600,42.12000) 
    mem/dcache/sram_mem_web_1_reg/CLK       -       -     R     DHLx1_ASAP7_75t_SL     AO         2    -     -     0     610    (99.57600,35.64000) 
  #-------------------------------------------------------------------------------------------------------------------------------------------------
====
1:65c
  (i) : Net is ideal.
2:68,77c
  #--------------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point            Flags    Arc   Edge         Cell           Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                            Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------
    mem/icache/mem_req_valid_reg/CLK -       -      R     (arrival)             AO         3      -     0     0       0                  (-,-) 
    mem/icache/mem_req_valid_reg/Q   -       CLK->Q R     DHLx1_ASAP7_75t_SL    AO         3    1.4    21    34      34  (330.56875,229.75475) 
    mem/arbiter/g91__5526/Y          -       A->Y   R     OR2x2_ASAP7_75t_SRAM  AO         1    2.5    30    47      82                  (-,-) 
    g38/Y                            -       A->Y   R     BUFx24_ASAP7_75t_SL   AO         1 1000.2   617   250     331                  (-,-) 
    mem_req_valid                    -       -      R     (port)                AO         -      -     -   156     487                  (-,-) 
  #--------------------------------------------------------------------------------------------------------------------------------------------
3:92,93c
  (@) : Annotated capacitance.
  (i) : Net is ideal.
====1
1:69c
  Path 3: UNCONSTRAINED
2:81c
3:97c
  Path 4: UNCONSTRAINED
====
1:71c
       Startpoint: (R) mem_resp_tag[3]
2:83c
       Startpoint: (R) mem_resp_tag[2]
3:99c
       Startpoint: (R) mem_req_data_ready
====
1:73c
         Endpoint: (F) mem/dcache/sram_mem_web_0_reg/CLK
2:85c
         Endpoint: (F) mem/dcache/sram_mem_web_1_reg/CLK
3:101c
         Endpoint: (R) mem/dcache/sram_mem_web_0_reg/CLK
====
1:84c
           Data Path:-      70               
2:96c
           Data Path:-      68               
3:112c
           Data Path:-     210               
====
1:87c
    input_delay             400             pin_constraints_frag_line_9_4_1 
2:99c
    input_delay             400             pin_constraints_frag_line_9_5_1 
3:115c
    input_delay             400             my_constraint_mode.s_line_467 
====
1:89,100c
  #-----------------------------------------------------------------------------------------------------------------------------
  #           Timing Point            Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival Instance 
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #-----------------------------------------------------------------------------------------------------------------------------
    mem_resp_tag[3]                   -       -     R     (arrival)              AO         1  2.1     0     0     400    (-,-) 
    mem/arbiter/g154/Y                -       A->Y  F     INVx3_ASAP7_75t_SL     AO         1  2.2     6     5     405    (-,-) 
    mem/arbiter/g152__8246/Y          -       A->Y  R     NAND2x2_ASAP7_75t_SL   AO         2  4.5    31    17     422    (-,-) 
    mem/arbiter/g147__3680/Y          -       A->Y  F     NOR3x1_ASAP7_75t_SL    AO         4  2.5    34    21     443    (-,-) 
    mem/dcache/g1192/Y                -       A->Y  R     INVxp67_ASAP7_75t_SL   AO         1  0.8    23    15     458    (-,-) 
    mem/dcache/g1147__7410/Y          (i)     A1->Y F     OAI211xp5_ASAP7_75t_L  AO         2  0.0     0    12     470    (-,-) 
    mem/dcache/sram_mem_web_0_reg/CLK -       -     F     DHLx2_ASAP7_75t_SL     AO         2    -     -     0     470    (-,-) 
  #-----------------------------------------------------------------------------------------------------------------------------
2:101,112c
  #-------------------------------------------------------------------------------------------------------------------------------------------
  #           Timing Point            Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------
    mem_resp_tag[2]                   -       -     R     (arrival)              AO         1  2.1     0     0     400                  (-,-) 
    mem/arbiter/g135__5122/Y          -       A->Y  F     NOR2x2_ASAP7_75t_SL    AO         1  1.5    11     7     407                  (-,-) 
    mem/arbiter/g133__2802/Y          -       A->Y  R     NAND3x1_ASAP7_75t_SL   AO         2  2.5    42    20     427                  (-,-) 
    mem/arbiter/g132__1617/Y          -       B->Y  F     NOR2x1_ASAP7_75t_SL    AO         4  2.2    28    20     447                  (-,-) 
    mem/dcache/g1225/Y                -       A->Y  R     INVx1_ASAP7_75t_SL     AO         1  0.7    17    11     458                  (-,-) 
    mem/dcache/g1178__1666/Y          (i)     A1->Y F     OAI211xp5_ASAP7_75t_L  AO         2  0.0     0    11     468                  (-,-) 
    mem/dcache/sram_mem_web_1_reg/CLK -       -     F     DHLx2_ASAP7_75t_SL     AO         2    -     -     0     468  (320.96175,209.73500) 
  #-------------------------------------------------------------------------------------------------------------------------------------------
3:117,126c
  #-------------------------------------------------------------------------------------------------------------------------------------------------
  #              Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                      (@)     -     R     (arrival)              AO         1 12.1     4     0     400                  (-,-) 
    mem/dcache/FE_OFC6_mem_req_data_ready/Y (@)     A->Y  R     HB1xp67_ASAP7_75t_L    AO         1  8.4   159   128     528  (125.71200,398.52000) 
    mem/dcache/g1180__2883/Y                (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    70     598    (97.84800,46.44000) 
    mem/dcache/g1178__1666/Y                (i)     C->Y  R     OAI211xp5_ASAP7_75t_L  AO         2  0.0     0    11     610    (97.41600,42.12000) 
    mem/dcache/sram_mem_web_0_reg/CLK       -       -     R     DHLx1_ASAP7_75t_SL     AO         2    -     -     0     610    (96.33600,36.72000) 
  #-------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:101a
2:113a
3:128c
  (@) : Annotated capacitance.
====1
1:106c
  Path 4: UNCONSTRAINED
2:118c
3:133c
  Path 5: UNCONSTRAINED
====
1:108c
       Startpoint: (R) cpu/PC_GEN/next_pc_reg[13]/CLK
2:120c
       Startpoint: (R) mem_resp_tag[2]
3:135c
       Startpoint: (R) mem_req_data_ready
====
1:110c
         Endpoint: (R) mem_req_addr[9]
2:122c
         Endpoint: (F) mem/dcache/sram_mem_web_0_reg/CLK
3:137c
         Endpoint: (R) mem/dcache/mem_req_data_valid_reg/CLK
====1
1:113a
2:126c
3:141c
          Drv Adjust:+       0         0     
====
1:119,132c
           Data Path:-     456               
  
  #-----------------------------------------------------------------------------------------------------------------------------
  #         Timing Point           Flags    Arc    Edge         Cell           Power Fanout  Load  Trans Delay Arrival Instance 
  #                                                                           Domain         (fF)   (ps)  (ps)   (ps)  Location 
  #-----------------------------------------------------------------------------------------------------------------------------
    cpu/PC_GEN/next_pc_reg[13]/CLK -       -       R     (arrival)             AO        63      -     0     0       0    (-,-) 
    cpu/PC_GEN/next_pc_reg[13]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L  AO         3    1.9    37    59      59    (-,-) 
    mem/arbiter/g88__6783/Y        -       A->Y    R     AND2x2_ASAP7_75t_R    AO         1    2.6    27    41     100    (-,-) 
    g41/Y                          -       A->Y    R     BUFx24_ASAP7_75t_SL   AO         1 1000.3   618   249     349    (-,-) 
    mem_req_addr[9]                -       -       R     (port)                AO         -      -     -   107     456    (-,-) 
  #-----------------------------------------------------------------------------------------------------------------------------
  
  
2:132,133c
         Input Delay:-     400               
           Data Path:-      68               
3:147,148c
         Input Delay:-     400               
           Data Path:-     206               
====
1:134,137c
  Path 5: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) mem/icache/mem_req_valid_reg/CLK
         Endpoint: (R) mem_req_valid
2:135,136c
  Exceptions/Constraints:
    input_delay             400             pin_constraints_frag_line_9_5_1 
3:150,151c
  Exceptions/Constraints:
    input_delay             400             my_constraint_mode.s_line_467 
====
1:139,140c
                             
        Data Path:-  441     
2:138,149c
  #-------------------------------------------------------------------------------------------------------------------------------------------
  #           Timing Point            Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------
    mem_resp_tag[2]                   -       -     R     (arrival)              AO         1  2.1     0     0     400                  (-,-) 
    mem/arbiter/g135__5122/Y          -       A->Y  F     NOR2x2_ASAP7_75t_SL    AO         1  1.5    11     7     407                  (-,-) 
    mem/arbiter/g133__2802/Y          -       A->Y  R     NAND3x1_ASAP7_75t_SL   AO         2  2.5    42    20     427                  (-,-) 
    mem/arbiter/g132__1617/Y          -       B->Y  F     NOR2x1_ASAP7_75t_SL    AO         4  2.2    28    20     447                  (-,-) 
    mem/dcache/g1225/Y                -       A->Y  R     INVx1_ASAP7_75t_SL     AO         1  0.7    17    11     458                  (-,-) 
    mem/dcache/g1178__1666/Y          (i)     A1->Y F     OAI211xp5_ASAP7_75t_L  AO         2  0.0     0    11     468                  (-,-) 
    mem/dcache/sram_mem_web_0_reg/CLK -       -     F     DHLx2_ASAP7_75t_SL     AO         2    -     -     0     468  (321.43900,212.35650) 
  #-------------------------------------------------------------------------------------------------------------------------------------------
3:153,162c
  #--------------------------------------------------------------------------------------------------------------------------------------------------
  #              Timing Point               Flags   Arc   Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                    Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                      (@)     -     R     (arrival)               AO         1 12.1     4     0     400                  (-,-) 
    mem/dcache/FE_OFC6_mem_req_data_ready/Y (@)     A->Y  R     HB1xp67_ASAP7_75t_L     AO         1  8.4   159   128     528  (125.71200,398.52000) 
    mem/dcache/g1180__2883/Y                (i)     B->Y  F     NAND4xp25_ASAP7_75t_R   AO         5  0.0     0    70     598    (97.84800,46.44000) 
    mem/dcache/g1177__6417/Y                (i)     B->Y  R     OAI21xp33_ASAP7_75t_SL  AO         1  0.0     0     8     606    (93.96000,46.44000) 
    mem/dcache/mem_req_data_valid_reg/CLK   -       -     R     DHLx1_ASAP7_75t_SL      AO         1    -     -     0     606    (90.07200,47.52000) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------
====
1:142,151c
  #------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point            Flags    Arc   Edge         Cell           Power Fanout  Load  Trans Delay Arrival Instance 
  #                                                                            Domain         (fF)   (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------
    mem/icache/mem_req_valid_reg/CLK -       -      R     (arrival)             AO         3      -     0     0       0    (-,-) 
    mem/icache/mem_req_valid_reg/Q   -       CLK->Q R     DHLx1_ASAP7_75t_SL    AO         3    1.7    24    36      36    (-,-) 
    mem/arbiter/g87__5526/Y          -       A->Y   R     OR2x2_ASAP7_75t_SRAM  AO         1    2.6    30    49      85    (-,-) 
    g38/Y                            -       A->Y   R     BUFx24_ASAP7_75t_SL   AO         1 1000.3   618   250     334    (-,-) 
    mem_req_valid                    -       -      R     (port)                AO         -      -     -   107     441    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------
2:151c
  (i) : Net is ideal.
3:164,165c
  (@) : Annotated capacitance.
  (i) : Net is ideal.
====2
1:156a
3:170a
2:157,176c
       Startpoint: (R) mem/dcache/mem_req_data_valid_reg/CLK
         Endpoint: (R) mem_req_data_valid
  
                             
        Data Path:-  446     
  
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags    Arc   Edge        Cell           Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                                Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/mem_req_data_valid_reg/CLK -       -      R     (arrival)            AO         1      -     0     0       0                  (-,-) 
    mem/dcache/mem_req_data_valid_reg/Q   -       CLK->Q R     DHLx1_ASAP7_75t_SL   AO         1    2.5    31    40      40  (338.80325,209.86000) 
    g40/Y                                 -       A->Y   R     BUFx24_ASAP7_75t_SL  AO         1 1000.2   617   250     290                  (-,-) 
    mem_req_data_valid                    -       -      R     (port)               AO         -      -     -   156     446                  (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  
  Path 7: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
====3
1:159c
2:179c
         Endpoint: (R) mem/dcache/mem_req_data_valid_reg/CLK
3:173c
         Endpoint: (F) mem/dcache/nextstate_reg[1]/CLK
====
1:170c
           Data Path:-      17               
2:190c
           Data Path:-      18               
3:184c
           Data Path:-     198               
====3
1:173c
2:193c
    input_delay             400             pin_constraints_frag_line_9_1_1 
3:187c
    input_delay             400             my_constraint_mode.s_line_467 
====
1:175,183c
  #----------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags   Arc   Edge          Cell            Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                    -       -     R     (arrival)               AO         1  0.7     0     0     400    (-,-) 
    mem/dcache/g1149__2346/Y              (i)     B->Y  F     NAND5xp2_ASAP7_75t_L    AO         5  0.0     0    13     413    (-,-) 
    mem/dcache/g1146__5477/Y              (i)     B->Y  R     OAI21xp33_ASAP7_75t_SL  AO         1  0.0     0     4     417    (-,-) 
    mem/dcache/mem_req_data_valid_reg/CLK -       -     R     DHLx1_ASAP7_75t_SL      AO         1    -     -     0     417    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------
2:195,203c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags   Arc   Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                    -       -     R     (arrival)               AO         1  0.6     0     0     400                  (-,-) 
    mem/dcache/g1180__2883/Y              (i)     B->Y  F     NAND4xp25_ASAP7_75t_R   AO         5  0.0     0    14     414                  (-,-) 
    mem/dcache/g1177__6417/Y              (i)     B->Y  R     OAI21xp33_ASAP7_75t_SL  AO         1  0.0     0     4     418                  (-,-) 
    mem/dcache/mem_req_data_valid_reg/CLK -       -     R     DHLx1_ASAP7_75t_SL      AO         1    -     -     0     418  (338.80325,209.86000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
3:189,197c
  #-------------------------------------------------------------------------------------------------------------------------------------------------
  #              Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                      (@)     -     R     (arrival)              AO         1 12.1     4     0     400                  (-,-) 
    mem/dcache/FE_OFC6_mem_req_data_ready/Y (@)     A->Y  R     HB1xp67_ASAP7_75t_L    AO         1  8.4   159   128     528  (125.71200,398.52000) 
    mem/dcache/g1180__2883/Y                (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    70     598    (97.84800,46.44000) 
    mem/dcache/nextstate_reg[1]/CLK         -       -     F     DHLx1_ASAP7_75t_SL     AO         5    -     -     0     598    (92.01600,42.12000) 
  #-------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:184a
2:204a
3:199c
  (@) : Annotated capacitance.
====2
1:189c
3:204c
  Path 7: UNCONSTRAINED
2:209c
  Path 8: UNCONSTRAINED
====3
1:193c
2:213c
         Endpoint: (F) mem/dcache/nextstate_reg[1]/CLK
3:208c
         Endpoint: (F) mem/dcache/nextstate_reg[2]/CLK
====
1:204c
           Data Path:-      13               
2:224c
           Data Path:-      14               
3:219c
           Data Path:-     198               
====3
1:207c
2:227c
    input_delay             400             pin_constraints_frag_line_9_1_1 
3:222c
    input_delay             400             my_constraint_mode.s_line_467 
====
1:209,216c
  #--------------------------------------------------------------------------------------------------------------------------
  #          Timing Point           Flags   Arc   Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                          Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #--------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready              -       -     R     (arrival)             AO         1  0.7     0     0     400    (-,-) 
    mem/dcache/g1149__2346/Y        (i)     B->Y  F     NAND5xp2_ASAP7_75t_L  AO         5  0.0     0    13     413    (-,-) 
    mem/dcache/nextstate_reg[1]/CLK -       -     F     DHLx1_ASAP7_75t_SL    AO         5    -     -     0     413    (-,-) 
  #--------------------------------------------------------------------------------------------------------------------------
2:229,236c
  #-----------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point           Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                           Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready              -       -     R     (arrival)              AO         1  0.6     0     0     400                  (-,-) 
    mem/dcache/g1180__2883/Y        (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    14     414                  (-,-) 
    mem/dcache/nextstate_reg[1]/CLK -       -     F     DHLx1_ASAP7_75t_SL     AO         5    -     -     0     414  (340.53175,228.80900) 
  #-----------------------------------------------------------------------------------------------------------------------------------------
3:224,232c
  #-------------------------------------------------------------------------------------------------------------------------------------------------
  #              Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                      (@)     -     R     (arrival)              AO         1 12.1     4     0     400                  (-,-) 
    mem/dcache/FE_OFC6_mem_req_data_ready/Y (@)     A->Y  R     HB1xp67_ASAP7_75t_L    AO         1  8.4   159   128     528  (125.71200,398.52000) 
    mem/dcache/g1180__2883/Y                (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    70     598    (97.84800,46.44000) 
    mem/dcache/nextstate_reg[2]/CLK         -       -     F     DHLx1_ASAP7_75t_SL     AO         5    -     -     0     598    (90.28800,46.44000) 
  #-------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:217a
2:237a
3:234c
  (@) : Annotated capacitance.
====2
1:222c
3:239c
  Path 8: UNCONSTRAINED
2:242c
  Path 9: UNCONSTRAINED
====3
1:226c
2:246c
         Endpoint: (F) mem/dcache/nextstate_reg[2]/CLK
3:243c
         Endpoint: (F) mem/dcache/nextstate_reg[0]/CLK
====
1:237c
           Data Path:-      13               
2:257c
           Data Path:-      14               
3:254c
           Data Path:-     198               
====3
1:240c
2:260c
    input_delay             400             pin_constraints_frag_line_9_1_1 
3:257c
    input_delay             400             my_constraint_mode.s_line_467 
====
1:242,249c
  #--------------------------------------------------------------------------------------------------------------------------
  #          Timing Point           Flags   Arc   Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                          Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #--------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready              -       -     R     (arrival)             AO         1  0.7     0     0     400    (-,-) 
    mem/dcache/g1149__2346/Y        (i)     B->Y  F     NAND5xp2_ASAP7_75t_L  AO         5  0.0     0    13     413    (-,-) 
    mem/dcache/nextstate_reg[2]/CLK -       -     F     DHLx1_ASAP7_75t_SL    AO         5    -     -     0     413    (-,-) 
  #--------------------------------------------------------------------------------------------------------------------------
2:262,269c
  #-----------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point           Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                           Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready              -       -     R     (arrival)              AO         1  0.6     0     0     400                  (-,-) 
    mem/dcache/g1180__2883/Y        (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    14     414                  (-,-) 
    mem/dcache/nextstate_reg[2]/CLK -       -     F     DHLx1_ASAP7_75t_SL     AO         5    -     -     0     414  (340.11175,238.40200) 
  #-----------------------------------------------------------------------------------------------------------------------------------------
3:259,267c
  #-------------------------------------------------------------------------------------------------------------------------------------------------
  #              Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                   Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready                      (@)     -     R     (arrival)              AO         1 12.1     4     0     400                  (-,-) 
    mem/dcache/FE_OFC6_mem_req_data_ready/Y (@)     A->Y  R     HB1xp67_ASAP7_75t_L    AO         1  8.4   159   128     528  (125.71200,398.52000) 
    mem/dcache/g1180__2883/Y                (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    70     598    (97.84800,46.44000) 
    mem/dcache/nextstate_reg[0]/CLK         -       -     F     DHLx1_ASAP7_75t_SL     AO         5    -     -     0     598    (94.17600,41.04000) 
  #-------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:250a
2:270a
3:269c
  (@) : Annotated capacitance.
====2
1:255c
3:274c
  Path 9: UNCONSTRAINED
2:275c
  Path 10: UNCONSTRAINED
====3
1:257c
2:277c
       Startpoint: (R) mem_req_data_ready
3:276c
       Startpoint: (R) cpu/PC_GEN/next_pc_reg[13]/CLK
====3
1:259c
2:279c
         Endpoint: (F) mem/dcache/nextstate_reg[0]/CLK
3:278c
         Endpoint: (R) mem_req_addr[9]
====3
1:263c
2:283c
          Drv Adjust:+       0         0     
3:281a
====
1:269,273c
         Input Delay:-     400               
           Data Path:-      13               
  
  Exceptions/Constraints:
    input_delay             400             pin_constraints_frag_line_9_1_1 
2:289,290c
         Input Delay:-     400               
           Data Path:-      14               
3:287c
           Data Path:-     447               
====
1:275,282c
  #--------------------------------------------------------------------------------------------------------------------------
  #          Timing Point           Flags   Arc   Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                          Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #--------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready              -       -     R     (arrival)             AO         1  0.7     0     0     400    (-,-) 
    mem/dcache/g1149__2346/Y        (i)     B->Y  F     NAND5xp2_ASAP7_75t_L  AO         5  0.0     0    13     413    (-,-) 
    mem/dcache/nextstate_reg[0]/CLK -       -     F     DHLx1_ASAP7_75t_SL    AO         5    -     -     0     413    (-,-) 
  #--------------------------------------------------------------------------------------------------------------------------
2:292,293c
  Exceptions/Constraints:
    input_delay             400             pin_constraints_frag_line_9_1_1 
3:289,298c
  #-------------------------------------------------------------------------------------------------------------------------------------------
  #         Timing Point           Flags    Arc    Edge         Cell           Power Fanout  Load  Trans Delay Arrival        Instance        
  #                                                                           Domain         (fF)   (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------
    cpu/PC_GEN/next_pc_reg[13]/CLK -       -       R     (arrival)             AO        63      -     0     0       0                  (-,-) 
    cpu/PC_GEN/next_pc_reg[13]/QN  (@)     CLK->QN R     DFFHQNx1_ASAP7_75t_L  AO         3    2.1    40    62      62  (282.74400,363.96000) 
    mem/arbiter/g92__6783/Y        (@)     A->Y    R     AND2x2_ASAP7_75t_R    AO         1    8.4    73    50     112  (262.44000,370.44000) 
    FE_OFC3_mem_req_addr_9/Y       (@)     A->Y    R     BUFx24_ASAP7_75t_SL   AO         1 1000.1   726   250     362    (0.00000,398.52000) 
    mem_req_addr[9]                -       -       R     (port)                AO         -      -     -    85     447                  (-,-) 
  #-------------------------------------------------------------------------------------------------------------------------------------------
====
1:284c
  (i) : Net is ideal.
2:295,302c
  #-----------------------------------------------------------------------------------------------------------------------------------------
  #          Timing Point           Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                           Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------
    mem_req_data_ready              -       -     R     (arrival)              AO         1  0.6     0     0     400                  (-,-) 
    mem/dcache/g1180__2883/Y        (i)     B->Y  F     NAND4xp25_ASAP7_75t_R  AO         5  0.0     0    14     414                  (-,-) 
    mem/dcache/nextstate_reg[0]/CLK -       -     F     DHLx1_ASAP7_75t_SL     AO         5    -     -     0     414  (339.85850,235.92675) 
  #-----------------------------------------------------------------------------------------------------------------------------------------
3:300c
  (@) : Annotated capacitance.
====
1:286,304c
  
  
  Path 10: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) mem/dcache/mem_req_data_valid_reg/CLK
         Endpoint: (R) mem_req_data_valid
  
                             
        Data Path:-  397     
  
  #----------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags    Arc   Edge        Cell           Power Fanout  Load  Trans Delay Arrival Instance 
  #                                                                                Domain         (fF)   (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/mem_req_data_valid_reg/CLK -       -      R     (arrival)            AO         1      -     0     0       0    (-,-) 
    mem/dcache/mem_req_data_valid_reg/Q   -       CLK->Q R     DHLx1_ASAP7_75t_SL   AO         1    2.6    32    40      40    (-,-) 
    g40/Y                                 -       A->Y   R     BUFx24_ASAP7_75t_SL  AO         1 1000.3   618   250     290    (-,-) 
    mem_req_data_valid                    -       -      R     (port)               AO         -      -     -   107     397    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------
2:304c
  (i) : Net is ideal.
3:302,322c
  
  
  Path 10: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) mem/dcache/mem_req_data_valid_reg/CLK
         Endpoint: (R) mem_req_data_valid
  
                             
        Data Path:-  429     
  
  #----------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags    Arc   Edge        Cell           Power Fanout  Load  Trans Delay Arrival       Instance       
  #                                                                                Domain         (fF)   (ps)  (ps)   (ps)        Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/mem_req_data_valid_reg/CLK -       -      R     (arrival)            AO         1      -     0     0       0                (-,-) 
    mem/dcache/mem_req_data_valid_reg/Q   (@)     CLK->Q R     DHLx1_ASAP7_75t_SL   AO         1   12.3   145    56      56  (90.07200,47.52000) 
    FE_OFC5_mem_req_data_valid/Y          (@)     A->Y   R     BUFx24_ASAP7_75t_SL  AO         1 1000.1   721   293     349  (0.00000,398.52000) 
    mem_req_data_valid                    -       -      R     (port)               AO         -      -     -    80     429                (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------------
  
  (@) : Annotated capacitance.
====1
1:321c
           Data Path:-     169               
2:321c
3:339c
           Data Path:-     170               
====
1:323,333c
  #---------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge         Cell            Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK         -       -       R     (arrival)              AO        63    -     0     0       0    (-,-) 
    mem/dcache/state_reg[2]/QN          -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL  AO         8  5.1    62    64      64    (-,-) 
    mem/dcache/g1060__2883/Y            -       B->Y    F     NOR2xp33_ASAP7_75t_SL  AO         2  1.6    51    34      98    (-,-) 
    mem/dcache/g1057__9315/Y            -       B->Y    R     NAND2xp5_ASAP7_75t_SL  AO         4  2.6    54    33     132    (-,-) 
    mem/dcache/g1198__6161/Y            (i)     B->Y    R     OA21x2_ASAP7_75t_R     AO         1  0.0     0    37     169    (-,-) 
    mem/dcache/dirty_bits_reg[0]308/CLK -       -       R     DLLx1_ASAP7_75t_SL     AO         1    -     -     0     169    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------
2:323,333c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK         -       -       R     (arrival)               AO        63    -     0     0       0                  (-,-) 
    mem/dcache/state_reg[2]/QN          -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL   AO        10  5.1    62    64      64  (335.32050,240.24325) 
    mem/dcache/g1233__9945/Y            -       B->Y    F     NOR2xp33_ASAP7_75t_SL   AO         2  0.9    38    25      89                  (-,-) 
    mem/dcache/g1075__6161/Y            -       B->Y    R     NAND2xp33_ASAP7_75t_SL  AO         4  1.9    71    39     129                  (-,-) 
    mem/dcache/g1074__4733/Y            (i)     B->Y    R     OA21x2_ASAP7_75t_R      AO         1  0.0     0    41     170                  (-,-) 
    mem/dcache/dirty_bits_reg[0]308/CLK -       -       R     DLLx1_ASAP7_75t_SL      AO         1    -     -     0     170  (328.48275,226.59475) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
3:341,351c
  #-----------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK         -       -       R     (arrival)               AO        63    -     0     0       0                 (-,-) 
    mem/dcache/state_reg[2]/QN          (@)     CLK->QN R     DFFHQNx1_ASAP7_75t_SL   AO         9  4.3    56    62      62   (89.64000,43.20000) 
    mem/dcache/g1233__9945/Y            (@)     B->Y    F     NOR2xp33_ASAP7_75t_SL   AO         2  0.8    36    24      86   (99.36000,42.12000) 
    mem/dcache/g1075__6161/Y            (@)     B->Y    R     NAND2xp33_ASAP7_75t_SL  AO         4  1.8    72    40     126  (100.22400,41.04000) 
    mem/dcache/g1074__4733/Y            (i)     B->Y    R     OA21x2_ASAP7_75t_R      AO         1  0.0     0    44     170   (99.57600,44.28000) 
    mem/dcache/dirty_bits_reg[0]308/CLK -       -       R     DLLx1_ASAP7_75t_SL      AO         1    -     -     0     170   (99.57600,46.44000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------
====3
1:334a
2:334a
3:353c
  (@) : Annotated capacitance.
====1
1:341c
       Startpoint: (R) mem/icache/state_reg[1]/CLK
2:341c
3:360c
       Startpoint: (R) mem/dcache/state_reg[2]/CLK
====1
1:343c
         Endpoint: (R) mem/icache/cpu_req_ready_reg304/CLK
2:343c
3:362c
         Endpoint: (R) mem/dcache/tag_cpu_web_reg/CLK
====
1:352c
           Data Path:-     157               
2:352c
           Data Path:-     135               
3:371c
           Data Path:-     134               
====
1:354,362c
  #-----------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge          Cell             Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                   Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #-----------------------------------------------------------------------------------------------------------------------------------
    mem/icache/state_reg[1]/CLK         -       -       R     (arrival)                AO        63    -     0     0       0    (-,-) 
    mem/icache/state_reg[1]/QN          -       CLK->QN F     DFFHQNx1_ASAP7_75t_SRAM  AO         7  4.4    92   138     138    (-,-) 
    mem/icache/g873__4733/Y             (i)     B->Y    R     NAND2xp33_ASAP7_75t_SL   AO         3  0.0     0    20     157    (-,-) 
    mem/icache/cpu_req_ready_reg304/CLK -       -       R     DHLx1_ASAP7_75t_SL       AO         3    -     -     0     157    (-,-) 
  #-----------------------------------------------------------------------------------------------------------------------------------
2:354,363c
  #-------------------------------------------------------------------------------------------------------------------------------------------
  #         Timing Point           Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK    -       -       R     (arrival)               AO        63    -     0     0       0                  (-,-) 
    mem/dcache/state_reg[2]/QN     -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL   AO        10  5.1    53    61      61  (335.32050,240.24325) 
    mem/dcache/g1235__5122/Y       -       A->Y    F     OR2x2_ASAP7_75t_SRAM    AO         3  1.4    23    63     124                  (-,-) 
    mem/dcache/g1069__2802/Y       (i)     A->Y    R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    12     135                  (-,-) 
    mem/dcache/tag_cpu_web_reg/CLK -       -       R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0     135  (320.91500,207.21400) 
  #-------------------------------------------------------------------------------------------------------------------------------------------
3:373,382c
  #------------------------------------------------------------------------------------------------------------------------------------------
  #         Timing Point           Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK    -       -       R     (arrival)               AO        63    -     0     0       0                 (-,-) 
    mem/dcache/state_reg[2]/QN     (@)     CLK->QN F     DFFHQNx1_ASAP7_75t_SL   AO         9  4.3    49    59      59   (89.64000,43.20000) 
    mem/dcache/g1235__5122/Y       (@)     A->Y    F     OR2x2_ASAP7_75t_SRAM    AO         3  1.2    22    61     120  (100.65600,42.12000) 
    mem/dcache/g1069__2802/Y       (i)     A->Y    R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    14     134  (101.73600,41.04000) 
    mem/dcache/tag_cpu_web_reg/CLK -       -       R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0     134  (101.95200,39.96000) 
  #------------------------------------------------------------------------------------------------------------------------------------------
====3
1:363a
2:364a
3:384c
  (@) : Annotated capacitance.
====1
1:372c
         Endpoint: (R) mem/dcache/tag_cpu_web_reg/CLK
2:373c
3:393c
         Endpoint: (R) mem/dcache/cpu_req_ready_reg304/CLK
====
1:381c
           Data Path:-     136               
2:382c
           Data Path:-     135               
3:402c
           Data Path:-     134               
====
1:383,392c
  #-----------------------------------------------------------------------------------------------------------------------------
  #         Timing Point           Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival Instance 
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #-----------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK    -       -       R     (arrival)               AO        63    -     0     0       0    (-,-) 
    mem/dcache/state_reg[2]/QN     -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL   AO         8  5.1    53    61      61    (-,-) 
    mem/dcache/g1200__1705/Y       -       A->Y    F     OR2x2_ASAP7_75t_SRAM    AO         3  1.7    25    64     124    (-,-) 
    mem/dcache/g1053__1617/Y       (i)     A->Y    R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    12     136    (-,-) 
    mem/dcache/tag_cpu_web_reg/CLK -       -       R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0     136    (-,-) 
  #-----------------------------------------------------------------------------------------------------------------------------
2:384,393c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK         -       -       R     (arrival)               AO        63    -     0     0       0                  (-,-) 
    mem/dcache/state_reg[2]/QN          -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL   AO        10  5.1    53    61      61  (335.32050,240.24325) 
    mem/dcache/g1235__5122/Y            -       A->Y    F     OR2x2_ASAP7_75t_SRAM    AO         3  1.4    23    63     124                  (-,-) 
    mem/dcache/g1069__2802/Y            (i)     A->Y    R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    12     135                  (-,-) 
    mem/dcache/cpu_req_ready_reg304/CLK -       -       R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0     135  (320.18275,217.11425) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
3:404,413c
  #-----------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK         -       -       R     (arrival)               AO        63    -     0     0       0                 (-,-) 
    mem/dcache/state_reg[2]/QN          (@)     CLK->QN F     DFFHQNx1_ASAP7_75t_SL   AO         9  4.3    49    59      59   (89.64000,43.20000) 
    mem/dcache/g1235__5122/Y            (@)     A->Y    F     OR2x2_ASAP7_75t_SRAM    AO         3  1.2    22    61     120  (100.65600,42.12000) 
    mem/dcache/g1069__2802/Y            (i)     A->Y    R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    14     134  (101.73600,41.04000) 
    mem/dcache/cpu_req_ready_reg304/CLK -       -       R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0     134  (101.73600,44.28000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------
====3
1:393a
2:394a
3:415c
  (@) : Annotated capacitance.
====
1:400c
       Startpoint: (R) mem/dcache/state_reg[2]/CLK
2:401c
       Startpoint: (R) mem/icache/state_reg[1]/CLK
3:422,758c
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (64.58400,37.80000) 
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 15: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[25]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[25]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (28.72800,41.04000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 16: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[26]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[26]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (31.32000,42.12000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 17: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[27]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[27]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (35.42400,38.88000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 18: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[28]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[28]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (44.49600,41.04000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 19: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[30]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[30]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (29.59200,37.80000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 20: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[29]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[29]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (47.08800,39.96000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 21: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[31]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[31]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (33.26400,37.80000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 22: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[23]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                 (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[23]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (20.95200,46.44000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 23: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (41.04000,36.72000) 
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 24: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (45.79200,38.88000) 
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 25: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (58.75200,36.72000) 
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 26: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (58.75200,35.64000) 
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 27: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (F) reset
         Endpoint: (F) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-     130            
  
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance       
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location       
  #----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (#)     -     F     (arrival)           AO         4 18.2     4     0       0                 (-,-) 
    FE_OFC0_reset/Y                                (i)     A->Y  F     BUFx2_ASAP7_75t_SL  AO        35  0.0     0   130     130  (203.47200,42.12000) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]/CLK -       -     F     DLLx1_ASAP7_75t_SL  AO        35    -     -     0     130   (63.28800,44.28000) 
  #----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (#) : Net either has Non-default Routes or has been promoted to higher metal layers.
  (i) : Net is ideal.
  
  
  
  Path 28: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) mem/icache/state_reg[1]/CLK
====1
1:402c
         Endpoint: (R) mem/dcache/cpu_req_ready_reg304/CLK
2:403c
3:760c
         Endpoint: (R) mem/icache/cpu_req_ready_reg304/CLK
====
1:411c
           Data Path:-     136               
2:412c
           Data Path:-      67               
3:769c
           Data Path:-      70               
====
1:413,422c
  #----------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc    Edge          Cell            Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------
    mem/dcache/state_reg[2]/CLK         -       -       R     (arrival)               AO        63    -     0     0       0    (-,-) 
    mem/dcache/state_reg[2]/QN          -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL   AO         8  5.1    53    61      61    (-,-) 
    mem/dcache/g1200__1705/Y            -       A->Y    F     OR2x2_ASAP7_75t_SRAM    AO         3  1.7    25    64     124    (-,-) 
    mem/dcache/g1053__1617/Y            (i)     A->Y    R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    12     136    (-,-) 
    mem/dcache/cpu_req_ready_reg304/CLK -       -       R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0     136    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------
2:414,422c
  #-----------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc   Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                 Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------
    mem/icache/state_reg[1]/CLK         -       -      R     (arrival)               AO        63    -     0     0       0                  (-,-) 
    mem/icache/state_reg[1]/Q           -       CLK->Q F     DFFHQx4_ASAP7_75t_SL    AO         7  3.4    14    58      58  (321.53650,239.15800) 
    mem/icache/g882__6161/Y             (i)     B->Y   R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0     8      67                  (-,-) 
    mem/icache/cpu_req_ready_reg304/CLK -       -      R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0      67  (317.72000,229.83300) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------
3:771,779c
  #-----------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags    Arc   Edge          Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                 Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------
    mem/icache/state_reg[1]/CLK         -       -      R     (arrival)               AO        63    -     0     0       0                  (-,-) 
    mem/icache/state_reg[1]/Q           (@)     CLK->Q F     DFFHQx4_ASAP7_75t_SL    AO         7  3.4    15    60      60  (256.39200,357.48000) 
    mem/icache/g882__6161/Y             (i)     B->Y   R     NAND2xp33_ASAP7_75t_SL  AO         3  0.0     0    11      70  (263.52000,361.80000) 
    mem/icache/cpu_req_ready_reg304/CLK -       -      R     DHLx1_ASAP7_75t_SL      AO         3    -     -     0      70  (263.95200,360.72000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------
====3
1:423a
2:423a
3:781c
  (@) : Annotated capacitance.
====3
1:428c
2:428c
  Path 15: UNCONSTRAINED
3:786c
  Path 29: UNCONSTRAINED
====
1:441c
           Data Path:-      59               
2:441c
           Data Path:-      57               
3:799c
           Data Path:-      62               
====
1:443,450c
  #----------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags    Arc    Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------
    cpu/PC_GEN/next_pc_reg[13]/CLK        -       -       R     (arrival)             AO        63    -     0     0       0    (-,-) 
    cpu/PC_GEN/next_pc_reg[13]/QN         -       CLK->QN R     DFFHQNx1_ASAP7_75t_L  AO         3  1.9    37    59      59    (-,-) 
    mem/icache/cpu_req_addr_reg_reg[11]/D -       -       R     DHLx1_ASAP7_75t_SL    AO         3    -     -     0      59    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------
2:443,450c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags    Arc    Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    cpu/PC_GEN/next_pc_reg[13]/CLK        -       -       R     (arrival)             AO        63    -     0     0       0                  (-,-) 
    cpu/PC_GEN/next_pc_reg[13]/QN         -       CLK->QN R     DFFHQNx1_ASAP7_75t_L  AO         3  1.6    33    57      57  (314.92000,248.36300) 
    mem/icache/cpu_req_addr_reg_reg[11]/D -       -       R     DHLx1_ASAP7_75t_SL    AO         3    -     -     0      57  (281.30850,246.76025) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
3:801,808c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point              Flags    Arc    Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    cpu/PC_GEN/next_pc_reg[13]/CLK        -       -       R     (arrival)             AO        63    -     0     0       0                  (-,-) 
    cpu/PC_GEN/next_pc_reg[13]/QN         (@)     CLK->QN R     DFFHQNx1_ASAP7_75t_L  AO         3  2.1    40    62      62  (282.74400,363.96000) 
    mem/icache/cpu_req_addr_reg_reg[11]/D -       -       R     DHLx1_ASAP7_75t_SL    AO         3    -     -     0      62  (283.39200,362.88000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:451a
2:451a
3:810c
  (@) : Annotated capacitance.
====3
1:454c
2:454c
  Path 16: UNCONSTRAINED
3:813,814c
  
  Path 30: UNCONSTRAINED
====3
1:469c
2:469c
           Data Path:-      13               
3:829c
           Data Path:-      17               
====
1:474,481c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][0]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:474,481c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][0]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (220.60575,155.08750) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:834,841c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][0]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (36.50400,37.80000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:487c
2:487c
  Path 17: UNCONSTRAINED
3:847c
  Path 31: UNCONSTRAINED
====3
1:502c
2:502c
           Data Path:-      13               
3:862c
           Data Path:-      17               
====
1:507,514c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][15]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:507,514c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][15]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (246.24775,157.70800) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:867,874c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][15]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (50.54400,39.96000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:520c
2:520c
  Path 18: UNCONSTRAINED
3:880c
  Path 32: UNCONSTRAINED
====3
1:535c
2:535c
           Data Path:-      13               
3:895c
           Data Path:-      17               
====
1:540,547c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][14]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:540,547c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][14]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (235.05800,156.45525) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:900,907c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][14]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (52.70400,38.88000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:553c
2:553c
  Path 19: UNCONSTRAINED
3:913c
  Path 33: UNCONSTRAINED
====3
1:568c
2:568c
           Data Path:-      13               
3:928c
           Data Path:-      17               
====
1:573,580c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][13]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:573,580c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][13]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (236.38275,163.89500) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:933,940c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][13]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (59.40000,37.80000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:586c
2:586c
  Path 20: UNCONSTRAINED
3:946c
  Path 34: UNCONSTRAINED
====3
1:601c
2:601c
           Data Path:-      13               
3:961c
           Data Path:-      17               
====
1:606,613c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][12]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:606,613c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][12]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (264.03225,121.17325) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:966,973c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][12]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (77.11200,36.72000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:619c
2:619c
  Path 21: UNCONSTRAINED
3:979c
  Path 35: UNCONSTRAINED
====3
1:634c
2:634c
           Data Path:-      13               
3:994c
           Data Path:-      17               
====
1:639,646c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][11]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:639,646c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][11]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (249.32175,126.12425) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:999,1006c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][11]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (80.78400,35.64000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:652c
2:652c
  Path 22: UNCONSTRAINED
3:1012c
  Path 36: UNCONSTRAINED
====3
1:667c
2:667c
           Data Path:-      13               
3:1027c
           Data Path:-      17               
====
1:672,679c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][10]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:672,679c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][10]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (260.52800,122.97475) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1032,1039c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][10]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (85.10400,35.64000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:685c
2:685c
  Path 23: UNCONSTRAINED
3:1045c
  Path 37: UNCONSTRAINED
====3
1:700c
2:700c
           Data Path:-      13               
3:1060c
           Data Path:-      17               
====
1:705,712c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][9]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:705,712c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][9]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (239.31000,129.30625) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1065,1072c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][9]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (85.10400,36.72000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:718c
2:718c
  Path 24: UNCONSTRAINED
3:1078c
  Path 38: UNCONSTRAINED
====3
1:733c
2:733c
           Data Path:-      13               
3:1093c
           Data Path:-      17               
====
1:738,745c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][7]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:738,745c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][7]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (213.23625,218.00375) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1098,1105c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][7]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (63.28800,38.88000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:751c
2:751c
  Path 25: UNCONSTRAINED
3:1111c
  Path 39: UNCONSTRAINED
====3
1:766c
2:766c
           Data Path:-      13               
3:1126c
           Data Path:-      17               
====
1:771,778c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][8]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:771,778c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][8]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (253.51075,162.67300) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1131,1138c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][8]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (62.64000,41.04000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:784c
2:784c
  Path 26: UNCONSTRAINED
3:1144c
  Path 40: UNCONSTRAINED
====3
1:799c
2:799c
           Data Path:-      13               
3:1159c
           Data Path:-      17               
====
1:804,811c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][6]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:804,811c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][6]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (213.63725,211.15100) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1164,1171c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][6]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (58.32000,41.04000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:817c
2:817c
  Path 27: UNCONSTRAINED
3:1177c
  Path 41: UNCONSTRAINED
====3
1:832c
2:832c
           Data Path:-      13               
3:1192c
           Data Path:-      17               
====
1:837,844c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][2]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:837,844c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][2]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (216.20600,215.27675) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1197,1204c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][2]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (67.82400,37.80000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:850c
2:850c
  Path 28: UNCONSTRAINED
3:1210c
  Path 42: UNCONSTRAINED
====3
1:865c
2:865c
           Data Path:-      13               
3:1225c
           Data Path:-      17               
====
1:870,877c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][4]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:870,877c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][4]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (225.76025,146.35775) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1230,1237c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][4]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (62.64000,42.12000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:883c
2:883c
  Path 29: UNCONSTRAINED
3:1243c
  Path 43: UNCONSTRAINED
====3
1:898c
2:898c
           Data Path:-      13               
3:1258c
           Data Path:-      17               
====
1:903,910c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][3]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:903,910c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][3]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (226.21275,140.73725) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1263,1270c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][3]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (62.64000,43.20000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:916c
2:916c
  Path 30: UNCONSTRAINED
3:1276c
  Path 44: UNCONSTRAINED
====3
1:931c
2:931c
           Data Path:-      13               
3:1291c
           Data Path:-      17               
====
1:936,943c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][1]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
2:936,943c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][1]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (234.00950,133.13000) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3:1296,1303c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][1]/CLK                          -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (37.36800,42.12000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====3
1:949c
2:949c
  Path 31: UNCONSTRAINED
3:1309c
  Path 45: UNCONSTRAINED
====3
1:964c
2:964c
           Data Path:-      13               
3:1324c
           Data Path:-      17               
====
1:969,1284c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][16]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 32: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #---------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 33: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[25]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[25]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 34: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[26]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[26]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 35: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[27]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[27]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 36: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[28]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[28]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 37: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[30]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[30]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 38: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[29]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[29]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 39: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[31]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[31]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 40: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[23]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #----------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #----------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[23]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #----------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 41: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #---------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 42: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #---------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 43: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #---------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 44: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #---------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 45: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #---------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        37  0.0     0     0       0    (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        37    -     -     0       0    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------------
2:969,1284c
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    13     313  (212.38250,224.21425) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][16]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     313  (253.80425,138.09275) 
  #--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 32: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (214.69050,216.67225) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 33: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[25]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[25]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (213.42350,162.71925) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 34: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[26]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[26]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (236.79650,152.55075) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 35: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[27]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[27]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (241.45325,151.25900) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 36: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[28]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[28]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (258.57475,156.48425) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 37: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[30]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[30]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (262.00675,134.23800) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 38: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[29]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[29]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (219.84850,209.62000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 39: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[31]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[31]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (212.29000,212.55575) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 40: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[23]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  #                  Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                        Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                           (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[23]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (218.87950,152.47075) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 41: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[0]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (222.31125,157.63125) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 42: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[1]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (233.93875,134.52550) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 43: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[3]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (227.04375,142.01150) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 44: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[2]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (217.57850,219.33000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  
  (i) : Net is ideal.
  
  
  
  Path 45: UNCONSTRAINED
             View: PVT_0P63V_100C.setup_view
       Startpoint: (R) reset
         Endpoint: (R) cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]/CLK
  
                     Capture    Launch  
        Drv Adjust:+       0         0  
                                        
         Data Path:-       0            
  
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
  #                 Timing Point                   Flags   Arc   Edge        Cell          Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                       Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
    reset                                          (i)     -     R     (arrival)           AO        38  0.0     0     0       0                  (-,-) 
    cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[4]/CLK -       -     R     DLLx1_ASAP7_75t_SL  AO        38    -     -     0       0  (226.08975,145.08500) 
  #-----------------------------------------------------------------------------------------------------------------------------------------------------
3:1329,1336c
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  #                            Timing Point                             Flags     Arc     Edge         Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                                                                  Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                                                 (i)     -         F     (arrival)             AO        63  0.0     0     0     300                (-,-) 
    cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK (i)     CLK->GCLK F     ICGx1_ASAP7_75t_R     AO        32  0.0     0    17     317  (107.56800,9.72000) 
    cpu/DATA_DX/DATA_REGFILE/mem_reg[0][16]/CLK                         -       -         F     DFFHQNx1_ASAP7_75t_L  AO        32    -     -     0     317  (41.47200,38.88000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====
1:1294c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[30]/CLK
2:1294c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[31]/CLK
3:1346c
         Endpoint: (F) mem/icache/memory_rw_ctr_reg[0]295/CLK
====
1:1310,1316c
  #------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300    (-,-) 
    mem/dcache/cpu_resp_data_reg[30]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------
2:1310,1316c
  #--------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300                  (-,-) 
    mem/dcache/cpu_resp_data_reg[31]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (202.02650,200.37325) 
  #--------------------------------------------------------------------------------------------------------------------------------------------
3:1362,1368c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                    (i)     -     F     (arrival)              AO        63  0.0     0     0     300                  (-,-) 
    mem/icache/memory_rw_ctr_reg[0]295/CLK -       -     F     DFFHQNx1_ASAP7_75t_SL  AO        63    -     -     0     300  (247.32000,357.48000) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
====
1:1326c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[14]/CLK
2:1326c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[30]/CLK
3:1378c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[31]/CLK
====
1:1342,1348c
  #------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300    (-,-) 
    mem/dcache/cpu_resp_data_reg[14]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------
2:1342,1348c
  #--------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300                  (-,-) 
    mem/dcache/cpu_resp_data_reg[30]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (282.68475,124.08700) 
  #--------------------------------------------------------------------------------------------------------------------------------------------
3:1394,1400c
  #------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300                (-,-) 
    mem/dcache/cpu_resp_data_reg[31]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (25.05600,36.72000) 
  #------------------------------------------------------------------------------------------------------------------------------------------
====
1:1358c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[0]/CLK
2:1358c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[14]/CLK
3:1410c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[30]/CLK
====
1:1374,1380c
  #-----------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #-----------------------------------------------------------------------------------------------------------------------------
    clk                                 (i)     -     F     (arrival)            AO        63  0.0     0     0     300    (-,-) 
    mem/dcache/cpu_resp_data_reg[0]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300    (-,-) 
  #-----------------------------------------------------------------------------------------------------------------------------
2:1374,1380c
  #--------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #--------------------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300                  (-,-) 
    mem/dcache/cpu_resp_data_reg[14]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (239.77400,153.88525) 
  #--------------------------------------------------------------------------------------------------------------------------------------------
3:1426,1432c
  #------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300                (-,-) 
    mem/dcache/cpu_resp_data_reg[30]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (23.11200,37.80000) 
  #------------------------------------------------------------------------------------------------------------------------------------------
====
1:1390c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[16]/CLK
2:1390c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[0]/CLK
3:1442c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[14]/CLK
====
1:1406,1412c
  #------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300    (-,-) 
    mem/dcache/cpu_resp_data_reg[16]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300    (-,-) 
  #------------------------------------------------------------------------------------------------------------------------------
2:1406,1412c
  #-------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #-------------------------------------------------------------------------------------------------------------------------------------------
    clk                                 (i)     -     F     (arrival)            AO        63  0.0     0     0     300                  (-,-) 
    mem/dcache/cpu_resp_data_reg[0]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (221.31975,153.78200) 
  #-------------------------------------------------------------------------------------------------------------------------------------------
3:1458,1464c
  #------------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point              Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                              Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #------------------------------------------------------------------------------------------------------------------------------------------
    clk                                  (i)     -     F     (arrival)            AO        63  0.0     0     0     300                (-,-) 
    mem/dcache/cpu_resp_data_reg[14]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (47.08800,36.72000) 
  #------------------------------------------------------------------------------------------------------------------------------------------
====3
1:1422c
2:1422c
         Endpoint: (F) mem/icache/memory_rw_ctr_reg[0]295/CLK
3:1474c
         Endpoint: (F) mem/dcache/cpu_resp_data_reg[0]/CLK
====
1:1438,1444c
  #---------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point               Flags   Arc   Edge         Cell           Power Fanout Load Trans Delay Arrival Instance 
  #                                                                                 Domain        (fF)  (ps)  (ps)   (ps)  Location 
  #---------------------------------------------------------------------------------------------------------------------------------
    clk                                    (i)     -     F     (arrival)             AO        63  0.0     0     0     300    (-,-) 
    mem/icache/memory_rw_ctr_reg[0]295/CLK -       -     F     DFFHQNx1_ASAP7_75t_L  AO        63    -     -     0     300    (-,-) 
  #---------------------------------------------------------------------------------------------------------------------------------
2:1438,1444c
  #------------------------------------------------------------------------------------------------------------------------------------------------
  #             Timing Point               Flags   Arc   Edge         Cell            Power Fanout Load Trans Delay Arrival        Instance        
  #                                                                                  Domain        (fF)  (ps)  (ps)   (ps)         Location        
  #------------------------------------------------------------------------------------------------------------------------------------------------
    clk                                    (i)     -     F     (arrival)              AO        63  0.0     0     0     300                  (-,-) 
    mem/icache/memory_rw_ctr_reg[0]295/CLK -       -     F     DFFHQNx1_ASAP7_75t_SL  AO        63    -     -     0     300  (331.61200,242.66075) 
  #------------------------------------------------------------------------------------------------------------------------------------------------
3:1490,1496c
  #-----------------------------------------------------------------------------------------------------------------------------------------
  #            Timing Point             Flags   Arc   Edge        Cell           Power Fanout Load Trans Delay Arrival       Instance       
  #                                                                             Domain        (fF)  (ps)  (ps)   (ps)        Location       
  #-----------------------------------------------------------------------------------------------------------------------------------------
    clk                                 (i)     -     F     (arrival)            AO        63  0.0     0     0     300                (-,-) 
    mem/dcache/cpu_resp_data_reg[0]/CLK -       -     F     DFFHQx4_ASAP7_75t_L  AO        63    -     -     0     300  (39.31200,35.64000) 
  #-----------------------------------------------------------------------------------------------------------------------------------------
