// Seed: 157038266
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    input wand id_7,
    output tri id_8
);
  supply1 id_10;
  assign id_10 = -1;
  assign id_10 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output logic id_3,
    output supply1 id_4,
    output supply0 id_5
);
  tri0 id_7, id_8, id_9;
  wire id_10;
  wire id_11;
  ;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_5
  );
  always_comb if (1'b0) id_3 = id_1;
  logic id_13;
  assign id_8 = 1'd0;
endmodule
