 Timing Path to c_out_reg[23]/D 
  
 Path Start Point : b_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    clk_gate_b_reg__1/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_b_reg__1/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.2390 43.6452  54.8122  98.4574           64      45.5692  FA   K        | 
| Data Path:                                                                                                                           | 
|    b_reg[23]/CK          DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    b_reg[23]/Q           DFF_X1        Fall  0.0840 0.0840 0.0090 0.79553  3.87581  4.67134           3       55.7031  F             | 
|    i_0_0_34/A1           NAND2_X1      Fall  0.0840 0.0000 0.0090          1.5292                                                    | 
|    i_0_0_34/ZN           NAND2_X1      Rise  0.0980 0.0140 0.0080 0.181841 1.3726   1.55445           1       55.7031                | 
|    i_0_0_33/C2           AOI211_X1     Rise  0.0980 0.0000 0.0080          1.67948                                                   | 
|    i_0_0_33/ZN           AOI211_X1     Fall  0.1130 0.0150 0.0080 0.794711 1.06234  1.85705           1       54.5982                | 
|    c_out_reg[23]/D       DFF_X1        Fall  0.1130 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[23]/CK          DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0770 0.0770 | 
| data required time                       |  0.0770        | 
|                                          |                | 
| data arrival time                        |  0.1130        | 
| data required time                       | -0.0770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
| Data Path:                                                                                                                 | 
|    counter_reg[0]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter_reg[0]/Q  DFF_X1  Rise  0.1020 0.1020 0.0250 1.64316  7.83848  9.48164           4       48.0357  F             | 
|    i_0_0_55/A2       NOR2_X1 Rise  0.1020 0.0000 0.0250          1.65135                                                   | 
|    i_0_0_55/ZN       NOR2_X1 Fall  0.1140 0.0120 0.0080 0.325415 1.06234  1.38776           1       48.0357                | 
|    counter_reg[0]/D  DFF_X1  Fall  0.1140 0.0000 0.0080          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    counter_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0570 0.0570 | 
| data required time                       |  0.0570        | 
|                                          |                | 
| data arrival time                        |  0.1140        | 
| data required time                       | -0.0570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[0]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                            Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                                Rise  0.0000 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1780 30.5196  40.2527  70.7723           47      51.6853  FA   K        | 
| Data Path:                                                                                                                                                      | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK       DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/Q        DFF_X1        Fall  0.0800 0.0800 0.0070 0.62002  1.77028  2.3903            2       59.5312  F             | 
|    unsigned_seq_multiplier_dut/c[23]                              Fall  0.0800 0.0000                                                                           | 
|    i_0_0_10/A1                                      AND2_X1       Fall  0.0800 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_10/ZN                                      AND2_X1       Fall  0.1060 0.0260 0.0050 0.140902 1.06234  1.20324           1       51.6853                | 
|    c_out_reg[0]/D                                   DFF_X1        Fall  0.1060 0.0000 0.0050          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[0]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1060        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1040        | 
-------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                            Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                                Rise  0.0000 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1780 30.5196  40.2527  70.7723           47      51.6853  FA   K        | 
| Data Path:                                                                                                                                                      | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK       DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/Q        DFF_X1        Rise  0.0870 0.0870 0.0100 0.62002  1.77028  2.3903            2       59.5312  F             | 
|    unsigned_seq_multiplier_dut/i_1_22/A2            OR2_X1        Rise  0.0870 0.0000 0.0100          0.941939                                                  | 
|    unsigned_seq_multiplier_dut/i_1_22/ZN            OR2_X1        Rise  0.1110 0.0240 0.0070 0.226434 1.06234  1.28878           1       51.6853                | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/D        DFF_X1        Rise  0.1110 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                 Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                            Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                                Rise  0.0000 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1880 30.5196  44.6337  75.1533           47      51.6853  FA   K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/CK       DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0060 0.0060 | 
| data required time                       |  0.0060        | 
|                                          |                | 
| data arrival time                        |  0.1110        | 
| data required time                       | -0.0060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1050        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                            Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                                  | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1 Rise  0.0000 0.0000 0.0000          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/Q  DFFR_X1 Fall  0.0850 0.0850 0.0070 0.501866 1.76895  2.27082           2       63.9955  F             | 
|    unsigned_seq_multiplier_dut/c[45]                          Fall  0.0850 0.0000                                                                           | 
|    i_0_0_32/A1                                        AND2_X1 Fall  0.0850 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_32/ZN                                        AND2_X1 Fall  0.1110 0.0260 0.0050 0.151882 1.06234  1.21422           1       63.9955                | 
|    c_out_reg[22]/D                                    DFF_X1  Fall  0.1110 0.0000 0.0050          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[22]/CK          DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1110        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[1]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                       Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                           Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1 Rise  0.0000 0.0000 0.0000          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/Q  DFFR_X1 Fall  0.0860 0.0860 0.0070 0.549377 1.76895  2.31833           2       51.6853  F             | 
|    unsigned_seq_multiplier_dut/c[24]                         Fall  0.0860 0.0000                                                                           | 
|    i_0_0_11/A1                                       AND2_X1 Fall  0.0860 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_11/ZN                                       AND2_X1 Fall  0.1120 0.0260 0.0050 0.177323 1.06234  1.23966           1       51.6853                | 
|    c_out_reg[1]/D                                    DFF_X1  Fall  0.1120 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[1]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1120        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1100        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[2]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                       Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                           Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK DFFR_X1 Rise  0.0000 0.0000 0.0000          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/Q  DFFR_X1 Fall  0.0860 0.0860 0.0070 0.577061 1.76895  2.34601           2       51.6853  F             | 
|    unsigned_seq_multiplier_dut/c[25]                         Fall  0.0860 0.0000                                                                           | 
|    i_0_0_12/A1                                       AND2_X1 Fall  0.0860 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_12/ZN                                       AND2_X1 Fall  0.1120 0.0260 0.0050 0.168856 1.06234  1.2312            1       53.5938                | 
|    c_out_reg[2]/D                                    DFF_X1  Fall  0.1120 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[2]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1120        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1100        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[14]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                            Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                                  | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK DFFR_X1 Rise  0.0000 0.0000 0.0000          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/Q  DFFR_X1 Fall  0.0850 0.0850 0.0070 0.503791 1.76895  2.27274           2       62.1205  F             | 
|    unsigned_seq_multiplier_dut/c[37]                          Fall  0.0850 0.0000                                                                           | 
|    i_0_0_24/A1                                        AND2_X1 Fall  0.0850 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_24/ZN                                        AND2_X1 Fall  0.1120 0.0270 0.0060 0.463791 1.06234  1.52613           1       62.1205                | 
|    c_out_reg[14]/D                                    DFF_X1  Fall  0.1120 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[14]/CK          DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1120        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1100        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[18]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                            Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                                  | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK DFFR_X1 Rise  0.0000 0.0000 0.0000          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/Q  DFFR_X1 Fall  0.0850 0.0850 0.0070 0.400892 1.76895  2.16984           2       51.6518  F             | 
|    unsigned_seq_multiplier_dut/c[41]                          Fall  0.0850 0.0000                                                                           | 
|    i_0_0_28/A1                                        AND2_X1 Fall  0.0850 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_28/ZN                                        AND2_X1 Fall  0.1120 0.0270 0.0060 0.300411 1.06234  1.36275           1       51.6518                | 
|    c_out_reg[18]/D                                    DFF_X1  Fall  0.1120 0.0000 0.0060          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[18]/CK          DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1120        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1100        | 
-------------------------------------------------------------


 Timing Path to c_out_reg[5]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                       Rise  0.0000 0.0000 0.7070 23.5186  30.3974  53.916            32      63.9955  c    K        | 
|    unsigned_seq_multiplier_dut/clk                           Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK DFFR_X1 Rise  0.0000 0.0000 0.0000          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/Q  DFFR_X1 Fall  0.0860 0.0860 0.0080 0.669602 1.76895  2.43855           2       60.1562  F             | 
|    unsigned_seq_multiplier_dut/c[28]                         Fall  0.0860 0.0000                                                                           | 
|    i_0_0_15/A1                                       AND2_X1 Fall  0.0860 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_15/ZN                                       AND2_X1 Fall  0.1130 0.0270 0.0060 0.267773 1.06234  1.33011           1       53.5938                | 
|    c_out_reg[5]/D                                    DFF_X1  Fall  0.1130 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 23.5186  33.5964  57.115            32      63.9955  c    K        | 
|    clk_gate_overflow_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000          1.8122                                      FA            | 
|    clk_gate_overflow_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.1380 25.3151  31.3386  56.6537           33      45.5692  FA   K        | 
|    c_out_reg[5]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0020 0.0020 | 
| data required time                       |  0.0020        | 
|                                          |                | 
| data arrival time                        |  0.1130        | 
| data required time                       | -0.0020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1762M, PVMEM - 1995M)
