#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Dec 31 14:48:44 2015
# Process ID: 3464
# Current directory: C:/vhdl_cpu/rtl_model/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10804 C:\vhdl_cpu\rtl_model\vivado_project\cpu_rtl.xpr
# Log file: C:/vhdl_cpu/rtl_model/vivado_project/vivado.log
# Journal file: C:/vhdl_cpu/rtl_model/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.xpr
launch_simulation -simset sim_2
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.sim/sim_2/System_behav.wcfg
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Waveform_trace.wcfg
source System.tcl
restart
run 1800 ns
add_bp {C:/vhdl_cpu/rtl_model/memory.vhd} 71
remove_bps -file {C:/vhdl_cpu/rtl_model/memory.vhd} -line 71
close_sim
remove_files -fileset sim_2 C:/vhdl_cpu/rtl_model/Memory.hex
set_property SOURCE_SET sources_1 [get_filesets sim_2]
add_files -fileset sim_2 -norecurse C:/vhdl_cpu/rtl_model/Memory.hex
launch_simulation -simset sim_2
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/cpu_rtl.sim/sim_2/System_behav.wcfg
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Waveform_trace.wcfg
source System.tcl
close_sim
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Wafeform_controller.wcfg
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Waveform_trace.wcfg
source System.tcl
close_sim
launch_simulation
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Wafeform_controller.wcfg
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Waveform_trace.wcfg
source System.tcl
close_sim
launch_simulation
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Wafeform_controller.wcfg
open_wave_config C:/vhdl_cpu/rtl_model/vivado_project/Waveform_trace.wcfg
source System.tcl
add_bp {C:/vhdl_cpu/rtl_model/Test/IO_Testbench.vhd} 78
restart
run 1800 ns
step
remove_bps -file {C:/vhdl_cpu/rtl_model/Test/IO_Testbench.vhd} -line 78
add_bp {C:/vhdl_cpu/rtl_model/Test/IO_Testbench.vhd} 78
remove_bps -file {C:/vhdl_cpu/rtl_model/Test/IO_Testbench.vhd} -line 78
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
step
step
step
step
step
step
step
step
step
step
step
run 1800 ns
restart
restart
run 1800 ns
restart
run 280 ns
close_sim
