Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 31 00:29:28 2025
| Host         : cachyos-x8664 running 64-bit CachyOS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.378ns  (logic 6.036ns (45.119%)  route 7.342ns (54.881%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           4.420     5.884    alu_inst/_io_output_T_2_carry__0_0[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  alu_inst/_io_output_T_2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.008    alu_inst/_io_output_T_2_carry_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.409 r  alu_inst/_io_output_T_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.409    alu_inst/_io_output_T_2_carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.648 r  alu_inst/_io_output_T_2_carry__0/O[2]
                         net (fo=1, routed)           0.804     7.451    alu_inst/_io_output_T_2[6]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.302     7.753 r  alu_inst/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.118     9.872    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.378 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.378    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.376ns  (logic 6.372ns (47.639%)  route 7.004ns (52.361%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           4.420     5.884    alu_inst/_io_output_T_2_carry__0_0[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  alu_inst/_io_output_T_2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.008    alu_inst/_io_output_T_2_carry_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.409 r  alu_inst/_io_output_T_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.409    alu_inst/_io_output_T_2_carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.743 r  alu_inst/_io_output_T_2_carry__0/O[1]
                         net (fo=1, routed)           0.649     7.392    alu_inst/_io_output_T_2[5]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.332     7.724 r  alu_inst/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.934     9.659    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.717    13.376 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.376    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.276ns  (logic 6.341ns (47.765%)  route 6.935ns (52.235%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           4.420     5.884    alu_inst/_io_output_T_2_carry__0_0[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  alu_inst/_io_output_T_2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.008    alu_inst/_io_output_T_2_carry_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.409 r  alu_inst/_io_output_T_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.409    alu_inst/_io_output_T_2_carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  alu_inst/_io_output_T_2_carry__0/O[3]
                         net (fo=1, routed)           0.589     7.311    alu_inst/_io_output_T_2[7]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.331     7.642 r  alu_inst/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.926     9.568    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709    13.276 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.276    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.953ns  (logic 6.018ns (46.464%)  route 6.935ns (53.536%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           4.420     5.884    alu_inst/_io_output_T_2_carry__0_0[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     6.008 r  alu_inst/_io_output_T_2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.008    alu_inst/_io_output_T_2_carry_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.409 r  alu_inst/_io_output_T_2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.409    alu_inst/_io_output_T_2_carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.631 r  alu_inst/_io_output_T_2_carry__0/O[0]
                         net (fo=1, routed)           0.801     7.431    alu_inst/_io_output_T_2[4]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.299     7.730 r  alu_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     9.444    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.953 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.953    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.881ns  (logic 5.985ns (46.462%)  route 6.896ns (53.538%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=3, routed)           4.363     5.821    alu_inst/_io_output_T_2_carry__0_0[2]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.945 r  alu_inst/_io_output_T_2_carry_i_2/O
                         net (fo=1, routed)           0.000     5.945    alu_inst/_io_output_T_2_carry_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.297 r  alu_inst/_io_output_T_2_carry/O[3]
                         net (fo=1, routed)           0.661     6.958    alu_inst/_io_output_T_2[3]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.334     7.292 r  alu_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.872     9.164    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717    12.881 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.881    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.520ns  (logic 5.636ns (45.014%)  route 6.884ns (54.986%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           4.037     5.490    alu_inst/_io_output_T_2_carry__0_0[1]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.614 r  alu_inst/_io_output_T_2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.614    alu_inst/_io_output_T_2_carry_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.841 r  alu_inst/_io_output_T_2_carry/O[1]
                         net (fo=1, routed)           0.411     6.252    alu_inst/_io_output_T_2[1]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.303     6.555 r  alu_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.436     8.991    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.520 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.520    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.376ns  (logic 5.959ns (48.152%)  route 6.417ns (51.848%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           4.037     5.490    alu_inst/_io_output_T_2_carry__0_0[1]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     5.614 r  alu_inst/_io_output_T_2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.614    alu_inst/_io_output_T_2_carry_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.194 r  alu_inst/_io_output_T_2_carry/O[2]
                         net (fo=1, routed)           0.501     6.695    alu_inst/_io_output_T_2[2]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.302     6.997 r  alu_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.878     8.875    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.376 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.376    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.033ns  (logic 5.859ns (48.693%)  route 6.174ns (51.307%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           3.393     4.847    alu_inst/_io_output_T_2_carry__0_0[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     4.971 r  alu_inst/_io_output_T_2_carry_i_4/O
                         net (fo=1, routed)           0.000     4.971    alu_inst/_io_output_T_2_carry_i_4_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.218 r  alu_inst/_io_output_T_2_carry/O[0]
                         net (fo=1, routed)           0.858     6.076    alu_inst/_io_output_T_2[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.327     6.403 r  alu_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     8.326    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.033 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.033    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.662ns  (logic 4.959ns (51.320%)  route 4.703ns (48.680%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           4.703     6.158    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.662 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.662    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=3, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.430ns (75.489%)  route 0.464ns (24.511%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           0.464     0.685    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.894 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=3, routed)           0.492     0.718    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.437ns (72.083%)  route 0.556ns (27.917%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           0.556     0.788    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.993 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.993    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.440ns (71.343%)  route 0.578ns (28.657%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=3, routed)           0.578     0.802    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.018 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.018    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.429ns (65.190%)  route 0.763ns (34.810%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=3, routed)           0.763     0.984    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.193 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.193    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.457ns (65.328%)  route 0.773ns (34.672%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=8, routed)           0.359     0.569    alu_inst/btnC_IBUF
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.614 r  alu_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.028    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.230 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.230    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.447ns (62.981%)  route 0.850ns (37.019%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=2, routed)           0.850     1.075    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.297 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.297    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.456ns (63.069%)  route 0.852ns (36.931%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=3, routed)           0.852     1.089    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.308 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.308    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.536ns (66.304%)  route 0.780ns (33.696%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=8, routed)           0.359     0.569    alu_inst/btnC_IBUF
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.049     0.618 r  alu_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.039    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.316 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.316    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.464ns (63.111%)  route 0.856ns (36.889%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=8, routed)           0.498     0.708    alu_inst/btnC_IBUF
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.753 r  alu_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.110    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.320 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.320    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





