
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 345.094 ; gain = 101.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/top_level.vhd:14]
INFO: [Synth 8-3491] module 'FIR3taps' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:4' bound to instance 'tapsfir' of component 'FIR3taps' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/top_level.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FIR3taps' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:13]
INFO: [Synth 8-3491] module 'mux2x4' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/mux2x4.vhd:4' bound to instance 'mux24' of component 'mux2x4' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:59]
INFO: [Synth 8-638] synthesizing module 'mux2x4' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/mux2x4.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux2x4' (1#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/mux2x4.vhd:13]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'c0' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:60]
INFO: [Synth 8-638] synthesizing module 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'registrador' (2#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:11]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'c1' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:61]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'c2' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:62]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'xt0' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:63]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'xt1' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:64]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'xt2' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:65]
INFO: [Synth 8-3491] module 'ULA' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:4' bound to instance 'mult_0' of component 'ULA' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ULA' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:11]
INFO: [Synth 8-3491] module 'uni_arit' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_arit.vhd:6' bound to instance 'aritmetica' of component 'uni_arit' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:38]
INFO: [Synth 8-638] synthesizing module 'uni_arit' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_arit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'uni_arit' (3#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_arit.vhd:13]
INFO: [Synth 8-3491] module 'uni_logic' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_logic.vhd:4' bound to instance 'logica' of component 'uni_logic' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:39]
INFO: [Synth 8-638] synthesizing module 'uni_logic' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_logic.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'uni_logic' (4#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_logic.vhd:11]
INFO: [Synth 8-3491] module 'mux' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/mux.vhd:4' bound to instance 'mux2bits' of component 'mux' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:40]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/mux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux' (5#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/mux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ULA' (6#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:11]
INFO: [Synth 8-3491] module 'ULA' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:4' bound to instance 'mult_1' of component 'ULA' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:67]
INFO: [Synth 8-3491] module 'ULA' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:4' bound to instance 'mult_2' of component 'ULA' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:68]
INFO: [Synth 8-3491] module 'ULA' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:4' bound to instance 'soma_0' of component 'ULA' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:69]
INFO: [Synth 8-3491] module 'ULA' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd:4' bound to instance 'soma_1' of component 'ULA' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:70]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd:4' bound to instance 'yreg' of component 'registrador' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'FIR3taps' (7#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd:13]
INFO: [Synth 8-3491] module 'hex2bcd' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/hex2bcd.vhd:5' bound to instance 'hex2bcdd' of component 'hex2bcd' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/top_level.vhd:66]
INFO: [Synth 8-638] synthesizing module 'hex2bcd' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/hex2bcd.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'hex2bcd' (8#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/hex2bcd.vhd:13]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:4' bound to instance 'displayy' of component 'display' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/top_level.vhd:67]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:66]
INFO: [Synth 8-226] default block is never used [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/display.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_level' (10#1) [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/top_level.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 397.367 ; gain = 153.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 397.367 ; gain = 153.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/constrs_1/imports/Pratica de Eletronica Digital/constraints_basys3.xdc]
Finished Parsing XDC File [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/constrs_1/imports/Pratica de Eletronica Digital/constraints_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/constrs_1/imports/Pratica de Eletronica Digital/constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 732.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 732.707 ; gain = 488.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 732.707 ; gain = 488.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 732.707 ; gain = 488.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_arit.vhd:17]
INFO: [Synth 8-802] inferred FSM for state register 'cont_reg' in module 'display'
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cont" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cont" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_128hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
                 iSTATE0 |                               01 | 00000000000000000000000000000001
                 iSTATE1 |                               10 | 00000000000000000000000000000010
                 iSTATE2 |                               11 | 00000000000000000000000000000011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cont_reg' using encoding 'sequential' in module 'display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 732.707 ; gain = 488.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 22    
+---XORs : 
	   2 Input      8 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2x4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module registrador 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module uni_arit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 3     
Module uni_logic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hex2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 22    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cont" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_128hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (tapsfir/c0/y_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c0/y_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c0/y_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c0/y_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c1/y_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c1/y_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c1/y_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c1/y_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c2/y_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c2/y_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c2/y_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/c2/y_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt0/y_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt0/y_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt0/y_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt0/y_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt1/y_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt1/y_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt1/y_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt1/y_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt2/y_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt2/y_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt2/y_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tapsfir/xt2/y_reg[4]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 732.707 ; gain = 488.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 732.707 ; gain = 488.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 745.918 ; gain = 501.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     2|
|4     |LUT2   |    33|
|5     |LUT3   |    10|
|6     |LUT4   |    16|
|7     |LUT5   |    11|
|8     |LUT6   |    62|
|9     |MUXF7  |     4|
|10    |FDRE   |    78|
|11    |IBUF   |     8|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   254|
|2     |  displayy       |display       |    27|
|3     |  tapsfir        |FIR3taps      |   155|
|4     |    c0           |registrador   |    13|
|5     |    c1           |registrador_0 |    13|
|6     |    c2           |registrador_1 |    14|
|7     |    mult_0       |ULA           |     2|
|8     |      aritmetica |uni_arit_13   |     2|
|9     |    mult_1       |ULA_2         |     9|
|10    |      aritmetica |uni_arit_12   |     9|
|11    |    mult_2       |ULA_3         |     2|
|12    |      aritmetica |uni_arit_11   |     2|
|13    |    soma_0       |ULA_4         |    10|
|14    |      aritmetica |uni_arit_10   |    10|
|15    |    soma_1       |ULA_5         |     2|
|16    |      aritmetica |uni_arit      |     2|
|17    |    xt0          |registrador_6 |    13|
|18    |    xt1          |registrador_7 |    14|
|19    |    xt2          |registrador_8 |    12|
|20    |    mux24        |mux2x4        |     3|
|21    |    yreg         |registrador_9 |    48|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 747.457 ; gain = 503.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 747.457 ; gain = 168.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 747.457 ; gain = 503.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 747.457 ; gain = 516.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 747.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 15:32:51 2019...
