{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 12 08:43:10 2018 " "Info: Processing started: Thu Jul 12 08:43:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vgatest -c vgatest " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vgatest -c vgatest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst18\|temporal2 " "Info: Detected ripple clock \"divfreq:inst18\|temporal2\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/divfreq.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst18\|temporal2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst18\|temporal " "Info: Detected ripple clock \"divfreq:inst18\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst18\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register VGAdrive:inst\|horizontal\[1\] register VGAdrive:inst\|V 32.15 MHz 31.1 ns Internal " "Info: Clock \"clock\" has Internal fmax of 32.15 MHz between source register \"VGAdrive:inst\|horizontal\[1\]\" and destination register \"VGAdrive:inst\|V\" (period= 31.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.500 ns + Longest register register " "Info: + Longest register to register delay is 27.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGAdrive:inst\|horizontal\[1\] 1 REG LC5_E19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_E19; Fanout = 7; REG Node = 'VGAdrive:inst\|horizontal\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGAdrive:inst|horizontal[1] } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.300 ns) 4.400 ns VGAdrive:inst\|LessThan0~0 2 COMB LC7_E18 1 " "Info: 2: + IC(2.100 ns) + CELL(2.300 ns) = 4.400 ns; Loc. = LC7_E18; Fanout = 1; COMB Node = 'VGAdrive:inst\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { VGAdrive:inst|horizontal[1] VGAdrive:inst|LessThan0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 6.800 ns VGAdrive:inst\|LessThan0~1 3 COMB LC8_E18 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 6.800 ns; Loc. = LC8_E18; Fanout = 1; COMB Node = 'VGAdrive:inst\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { VGAdrive:inst|LessThan0~0 VGAdrive:inst|LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 9.200 ns VGAdrive:inst\|LessThan0~2 4 COMB LC3_E18 11 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 9.200 ns; Loc. = LC3_E18; Fanout = 11; COMB Node = 'VGAdrive:inst\|LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { VGAdrive:inst|LessThan0~1 VGAdrive:inst|LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 11.600 ns VGAdrive:inst\|LessThan0~3 5 COMB LC1_E18 32 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 11.600 ns; Loc. = LC1_E18; Fanout = 32; COMB Node = 'VGAdrive:inst\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { VGAdrive:inst|LessThan0~2 VGAdrive:inst|LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 16.600 ns VGAdrive:inst\|vertical~21 6 COMB LC2_E13 14 " "Info: 6: + IC(2.700 ns) + CELL(2.300 ns) = 16.600 ns; Loc. = LC2_E13; Fanout = 14; COMB Node = 'VGAdrive:inst\|vertical~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { VGAdrive:inst|LessThan0~3 VGAdrive:inst|vertical~21 } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 21.200 ns VGAdrive:inst\|vertical~27 7 COMB LC3_E15 1 " "Info: 7: + IC(2.300 ns) + CELL(2.300 ns) = 21.200 ns; Loc. = LC3_E15; Fanout = 1; COMB Node = 'VGAdrive:inst\|vertical~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { VGAdrive:inst|vertical~21 VGAdrive:inst|vertical~27 } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 25.200 ns VGAdrive:inst\|process_0~4 8 COMB LC6_E13 1 " "Info: 8: + IC(2.200 ns) + CELL(1.800 ns) = 25.200 ns; Loc. = LC6_E13; Fanout = 1; COMB Node = 'VGAdrive:inst\|process_0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { VGAdrive:inst|vertical~27 VGAdrive:inst|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 27.500 ns VGAdrive:inst\|V 9 REG LC1_E13 1 " "Info: 9: + IC(0.600 ns) + CELL(1.700 ns) = 27.500 ns; Loc. = LC1_E13; Fanout = 1; REG Node = 'VGAdrive:inst\|V'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { VGAdrive:inst|process_0~4 VGAdrive:inst|V } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 57.45 % ) " "Info: Total cell delay = 15.800 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 42.55 % ) " "Info: Total interconnect delay = 11.700 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.500 ns" { VGAdrive:inst|horizontal[1] VGAdrive:inst|LessThan0~0 VGAdrive:inst|LessThan0~1 VGAdrive:inst|LessThan0~2 VGAdrive:inst|LessThan0~3 VGAdrive:inst|vertical~21 VGAdrive:inst|vertical~27 VGAdrive:inst|process_0~4 VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.500 ns" { VGAdrive:inst|horizontal[1] {} VGAdrive:inst|LessThan0~0 {} VGAdrive:inst|LessThan0~1 {} VGAdrive:inst|LessThan0~2 {} VGAdrive:inst|LessThan0~3 {} VGAdrive:inst|vertical~21 {} VGAdrive:inst|vertical~27 {} VGAdrive:inst|process_0~4 {} VGAdrive:inst|V {} } { 0.000ns 2.100ns 0.600ns 0.600ns 0.600ns 2.700ns 2.300ns 2.200ns 0.600ns } { 0.000ns 2.300ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns VGAdrive:inst\|V 2 REG LC1_E13 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_E13; Fanout = 1; REG Node = 'VGAdrive:inst\|V'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|V {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns VGAdrive:inst\|horizontal\[1\] 2 REG LC5_E19 7 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_E19; Fanout = 7; REG Node = 'VGAdrive:inst\|horizontal\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock VGAdrive:inst|horizontal[1] } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|horizontal[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|horizontal[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|V {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|horizontal[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|horizontal[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.500 ns" { VGAdrive:inst|horizontal[1] VGAdrive:inst|LessThan0~0 VGAdrive:inst|LessThan0~1 VGAdrive:inst|LessThan0~2 VGAdrive:inst|LessThan0~3 VGAdrive:inst|vertical~21 VGAdrive:inst|vertical~27 VGAdrive:inst|process_0~4 VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.500 ns" { VGAdrive:inst|horizontal[1] {} VGAdrive:inst|LessThan0~0 {} VGAdrive:inst|LessThan0~1 {} VGAdrive:inst|LessThan0~2 {} VGAdrive:inst|LessThan0~3 {} VGAdrive:inst|vertical~21 {} VGAdrive:inst|vertical~27 {} VGAdrive:inst|process_0~4 {} VGAdrive:inst|V {} } { 0.000ns 2.100ns 0.600ns 0.600ns 0.600ns 2.700ns 2.300ns 2.200ns 0.600ns } { 0.000ns 2.300ns 1.800ns 1.800ns 1.800ns 2.300ns 2.300ns 1.800ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|V {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|horizontal[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|horizontal[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst26 counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\] clock 400 ps " "Info: Found hold time violation between source  pin or register \"inst26\" and destination pin or register \"counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\]\" for clock \"clock\" (Hold time is 400 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.800 ns + Largest " "Info: + Largest clock skew is 5.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.100 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst18\|temporal 2 REG LC1_D15 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D15; Fanout = 10; REG Node = 'divfreq:inst18\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst18|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\] 3 REG LC5_A18 6 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC5_A18; Fanout = 6; REG Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst26 2 REG LC2_E24 28 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_E24; Fanout = 28; REG Node = 'inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst26 } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 416 720 784 496 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst26 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst26 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst26 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst26 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 416 720 784 496 "inst26" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns - Shortest register register " "Info: - Shortest register to register delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst26 1 REG LC2_E24 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E24; Fanout = 28; REG Node = 'inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 416 720 784 496 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.700 ns) 5.900 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\] 2 REG LC5_A18 6 " "Info: 2: + IC(4.200 ns) + CELL(1.700 ns) = 5.900 ns; Loc. = LC5_A18; Fanout = 6; REG Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst26 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 28.81 % ) " "Info: Total cell delay = 1.700 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 71.19 % ) " "Info: Total interconnect delay = 4.200 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst26 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { inst26 {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 4.200ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst26 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst26 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { inst26 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { inst26 {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 4.200ns } { 0.000ns 1.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[4\] updown clock 15.600 ns register " "Info: tsu for register \"counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[4\]\" (data pin = \"updown\", clock pin = \"clock\") is 15.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.200 ns + Longest pin register " "Info: + Longest pin to register delay is 24.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns updown 1 PIN PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 4; PIN Node = 'updown'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 368 -520 -352 384 "updown" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(1.800 ns) 11.800 ns updown~_wirecell 2 COMB LC1_A16 10 " "Info: 2: + IC(6.500 ns) + CELL(1.800 ns) = 11.800 ns; Loc. = LC1_A16; Fanout = 10; COMB Node = 'updown~_wirecell'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { updown updown~_wirecell } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 368 -520 -352 384 "updown" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 13.600 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 3 COMB LC4_A16 2 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 13.600 ns; Loc. = LC4_A16; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { updown~_wirecell counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.900 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 4 COMB LC5_A16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 13.900 ns; Loc. = LC5_A16; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.200 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 5 COMB LC6_A16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 14.200 ns; Loc. = LC6_A16; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.500 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 6 COMB LC7_A16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 14.500 ns; Loc. = LC7_A16; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 14.800 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 7 COMB LC8_A16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 14.800 ns; Loc. = LC8_A16; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 15.900 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 8 COMB LC1_A18 2 " "Info: 8: + IC(0.800 ns) + CELL(0.300 ns) = 15.900 ns; Loc. = LC1_A18; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 16.200 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 9 COMB LC2_A18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 16.200 ns; Loc. = LC2_A18; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 16.500 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 10 COMB LC3_A18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 16.500 ns; Loc. = LC3_A18; Fanout = 1; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 16.800 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT 11 COMB LC4_A18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 16.800 ns; Loc. = LC4_A18; Fanout = 2; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 17.100 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT 12 COMB LC5_A18 1 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 17.100 ns; Loc. = LC5_A18; Fanout = 1; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 18.400 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|cout 13 COMB LC6_A18 1 " "Info: 13: + IC(0.000 ns) + CELL(1.300 ns) = 18.400 ns; Loc. = LC6_A18; Fanout = 1; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|cout } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 824 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 20.800 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~2 14 COMB LC8_A18 9 " "Info: 14: + IC(0.600 ns) + CELL(1.800 ns) = 20.800 ns; Loc. = LC8_A18; Fanout = 9; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|cout counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 24.200 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[4\] 15 REG LC8_A16 6 " "Info: 15: + IC(2.200 ns) + CELL(1.200 ns) = 24.200 ns; Loc. = LC8_A16; Fanout = 6; REG Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 55.79 % ) " "Info: Total cell delay = 13.500 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.700 ns ( 44.21 % ) " "Info: Total interconnect delay = 10.700 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { updown updown~_wirecell counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|cout counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { updown {} updown~out {} updown~_wirecell {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|cout {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 6.500ns 0.600ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.600ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst18\|temporal 2 REG LC1_D15 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D15; Fanout = 10; REG Node = 'divfreq:inst18\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst18|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[4\] 3 REG LC8_A16 6 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC8_A16; Fanout = 6; REG Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { updown updown~_wirecell counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|cout counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { updown {} updown~out {} updown~_wirecell {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|cout {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 6.500ns 0.600ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.600ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.800ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock V VGAdrive:inst\|V 14.500 ns register " "Info: tco from clock \"clock\" to destination pin \"V\" through register \"VGAdrive:inst\|V\" is 14.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns VGAdrive:inst\|V 2 REG LC1_E13 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_E13; Fanout = 1; REG Node = 'VGAdrive:inst\|V'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|V {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns + Longest register pin " "Info: + Longest register to pin delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGAdrive:inst\|V 1 REG LC1_E13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_E13; Fanout = 1; REG Node = 'VGAdrive:inst\|V'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGAdrive:inst|V } "NODE_NAME" } } { "vgadrive.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgadrive.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(5.100 ns) 8.100 ns V 2 PIN PIN_239 0 " "Info: 2: + IC(3.000 ns) + CELL(5.100 ns) = 8.100 ns; Loc. = PIN_239; Fanout = 0; PIN Node = 'V'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { VGAdrive:inst|V V } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 200 1064 1240 216 "V" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 62.96 % ) " "Info: Total cell delay = 5.100 ns ( 62.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 37.04 % ) " "Info: Total interconnect delay = 3.000 ns ( 37.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { VGAdrive:inst|V V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { VGAdrive:inst|V {} V {} } { 0.000ns 3.000ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock VGAdrive:inst|V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} VGAdrive:inst|V {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { VGAdrive:inst|V V } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { VGAdrive:inst|V {} V {} } { 0.000ns 3.000ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\] updown clock -1.300 ns register " "Info: th for register \"counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\]\" (data pin = \"updown\", clock pin = \"clock\") is -1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.100 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 65 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 56 0 168 72 "clock" "" } { 240 -248 -176 256 "clock" "" } { 440 642 720 456 "clock" "" } { 48 168 720 64 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst18\|temporal 2 REG LC1_D15 10 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_D15; Fanout = 10; REG Node = 'divfreq:inst18\|temporal'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst18|temporal } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/divfreq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\] 3 REG LC5_A18 6 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC5_A18; Fanout = 6; REG Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns updown 1 PIN PIN_29 4 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 4; PIN Node = 'updown'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown } "NODE_NAME" } } { "vgatest.bdf" "" { Schematic "C:/Users/Monitor/Downloads/Operacao_Digitais/Projeto_Square_Crash/vgatest.bdf" { { 368 -520 -352 384 "updown" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(2.300 ns) 12.200 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~2 2 COMB LC8_A18 9 " "Info: 2: + IC(6.400 ns) + CELL(2.300 ns) = 12.200 ns; Loc. = LC8_A18; Fanout = 9; COMB Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|counter_cell\[9\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { updown counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 14.000 ns counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\] 3 REG LC5_A18 6 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 14.000 ns; Loc. = LC5_A18; Fanout = 6; REG Node = 'counterMOD640:inst8\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 50.00 % ) " "Info: Total cell delay = 7.000 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 50.00 % ) " "Info: Total interconnect delay = 7.000 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { updown counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { updown {} updown~out {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 6.400ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst18|temporal counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst18|temporal {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { updown counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { updown {} updown~out {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~2 {} counterMOD640:inst8|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9] {} } { 0.000ns 0.000ns 6.400ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 12 08:43:10 2018 " "Info: Processing ended: Thu Jul 12 08:43:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
