    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LFSR
LFSR_ClkSp_CtrlReg__0__MASK EQU 0x01
LFSR_ClkSp_CtrlReg__0__POS EQU 0
LFSR_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LFSR_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LFSR_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LFSR_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LFSR_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LFSR_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LFSR_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LFSR_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LFSR_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LFSR_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LFSR_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LFSR_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LFSR_ClkSp_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
LFSR_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LFSR_ClkSp_CtrlReg__MASK EQU 0x01
LFSR_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LFSR_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LFSR_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
LFSR_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LFSR_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LFSR_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LFSR_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LFSR_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LFSR_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LFSR_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LFSR_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LFSR_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
LFSR_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
LFSR_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LFSR_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
LFSR_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
LFSR_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LFSR_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LFSR_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
LFSR_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
LFSR_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
LFSR_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
LFSR_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
LFSR_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
LFSR_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LFSR_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
LFSR_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
LFSR_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
LFSR_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
LFSR_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
LFSR_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
LFSR_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
LFSR_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
LFSR_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LFSR_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
LFSR_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
LFSR_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
LFSR_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LFSR_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT4_PC5
Pin_1__0__PORT EQU 4
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT4_AG
Pin_1__AMUX EQU CYREG_PRT4_AMUX
Pin_1__BIE EQU CYREG_PRT4_BIE
Pin_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_1__BYP EQU CYREG_PRT4_BYP
Pin_1__CTL EQU CYREG_PRT4_CTL
Pin_1__DM0 EQU CYREG_PRT4_DM0
Pin_1__DM1 EQU CYREG_PRT4_DM1
Pin_1__DM2 EQU CYREG_PRT4_DM2
Pin_1__DR EQU CYREG_PRT4_DR
Pin_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 4
Pin_1__PRT EQU CYREG_PRT4_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_1__PS EQU CYREG_PRT4_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT4_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_2__0__MASK EQU 0x40
Pin_2__0__PC EQU CYREG_PRT3_PC6
Pin_2__0__PORT EQU 3
Pin_2__0__SHIFT EQU 6
Pin_2__AG EQU CYREG_PRT3_AG
Pin_2__AMUX EQU CYREG_PRT3_AMUX
Pin_2__BIE EQU CYREG_PRT3_BIE
Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_2__BYP EQU CYREG_PRT3_BYP
Pin_2__CTL EQU CYREG_PRT3_CTL
Pin_2__DM0 EQU CYREG_PRT3_DM0
Pin_2__DM1 EQU CYREG_PRT3_DM1
Pin_2__DM2 EQU CYREG_PRT3_DM2
Pin_2__DR EQU CYREG_PRT3_DR
Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_2__MASK EQU 0x40
Pin_2__PORT EQU 3
Pin_2__PRT EQU CYREG_PRT3_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_2__PS EQU CYREG_PRT3_PS
Pin_2__SHIFT EQU 6
Pin_2__SLW EQU CYREG_PRT3_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_3__0__MASK EQU 0x02
Pin_3__0__PC EQU CYREG_PRT12_PC1
Pin_3__0__PORT EQU 12
Pin_3__0__SHIFT EQU 1
Pin_3__AG EQU CYREG_PRT12_AG
Pin_3__BIE EQU CYREG_PRT12_BIE
Pin_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_3__BYP EQU CYREG_PRT12_BYP
Pin_3__DM0 EQU CYREG_PRT12_DM0
Pin_3__DM1 EQU CYREG_PRT12_DM1
Pin_3__DM2 EQU CYREG_PRT12_DM2
Pin_3__DR EQU CYREG_PRT12_DR
Pin_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_3__MASK EQU 0x02
Pin_3__PORT EQU 12
Pin_3__PRT EQU CYREG_PRT12_PRT
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_3__PS EQU CYREG_PRT12_PS
Pin_3__SHIFT EQU 1
Pin_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_3__SLW EQU CYREG_PRT12_SLW

; Pin_6
Pin_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_6__0__MASK EQU 0x08
Pin_6__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_6__0__PORT EQU 15
Pin_6__0__SHIFT EQU 3
Pin_6__AG EQU CYREG_PRT15_AG
Pin_6__AMUX EQU CYREG_PRT15_AMUX
Pin_6__BIE EQU CYREG_PRT15_BIE
Pin_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_6__BYP EQU CYREG_PRT15_BYP
Pin_6__CTL EQU CYREG_PRT15_CTL
Pin_6__DM0 EQU CYREG_PRT15_DM0
Pin_6__DM1 EQU CYREG_PRT15_DM1
Pin_6__DM2 EQU CYREG_PRT15_DM2
Pin_6__DR EQU CYREG_PRT15_DR
Pin_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_6__MASK EQU 0x08
Pin_6__PORT EQU 15
Pin_6__PRT EQU CYREG_PRT15_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_6__PS EQU CYREG_PRT15_PS
Pin_6__SHIFT EQU 3
Pin_6__SLW EQU CYREG_PRT15_SLW

; DAC_Clk
DAC_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DAC_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DAC_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DAC_Clk__CFG2_SRC_SEL_MASK EQU 0x07
DAC_Clk__INDEX EQU 0x01
DAC_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DAC_Clk__PM_ACT_MSK EQU 0x02
DAC_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DAC_Clk__PM_STBY_MSK EQU 0x02

; Count7_1
Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Count7_1_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Count7_1_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Count7_1_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Count7_1_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Count7_1_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Count7_1_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Count7_1_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Count7_1_Counter7__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Count7_1_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Count7_1_Counter7__COUNT_REG EQU CYREG_B1_UDB07_CTL
Count7_1_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Count7_1_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Count7_1_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Count7_1_Counter7__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Count7_1_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Count7_1_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Count7_1_Counter7_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
Count7_1_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Count7_1_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Count7_1_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Count7_1_Counter7_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Count7_1_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Count7_1_Counter7_ST__STATUS_REG EQU CYREG_B1_UDB07_ST

; Count7_2
Count7_2_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Count7_2_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Count7_2_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Count7_2_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Count7_2_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Count7_2_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Count7_2_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Count7_2_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Count7_2_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Count7_2_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Count7_2_Counter7__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Count7_2_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Count7_2_Counter7__COUNT_REG EQU CYREG_B1_UDB05_CTL
Count7_2_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Count7_2_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Count7_2_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Count7_2_Counter7__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; MIDI_IN1
MIDI_IN1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
MIDI_IN1__0__MASK EQU 0x20
MIDI_IN1__0__PC EQU CYREG_IO_PC_PRT15_PC5
MIDI_IN1__0__PORT EQU 15
MIDI_IN1__0__SHIFT EQU 5
MIDI_IN1__AG EQU CYREG_PRT15_AG
MIDI_IN1__AMUX EQU CYREG_PRT15_AMUX
MIDI_IN1__BIE EQU CYREG_PRT15_BIE
MIDI_IN1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MIDI_IN1__BYP EQU CYREG_PRT15_BYP
MIDI_IN1__CTL EQU CYREG_PRT15_CTL
MIDI_IN1__DM0 EQU CYREG_PRT15_DM0
MIDI_IN1__DM1 EQU CYREG_PRT15_DM1
MIDI_IN1__DM2 EQU CYREG_PRT15_DM2
MIDI_IN1__DR EQU CYREG_PRT15_DR
MIDI_IN1__INP_DIS EQU CYREG_PRT15_INP_DIS
MIDI_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MIDI_IN1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MIDI_IN1__LCD_EN EQU CYREG_PRT15_LCD_EN
MIDI_IN1__MASK EQU 0x20
MIDI_IN1__PORT EQU 15
MIDI_IN1__PRT EQU CYREG_PRT15_PRT
MIDI_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MIDI_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MIDI_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MIDI_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MIDI_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MIDI_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MIDI_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MIDI_IN1__PS EQU CYREG_PRT15_PS
MIDI_IN1__SHIFT EQU 5
MIDI_IN1__SLW EQU CYREG_PRT15_SLW

; Clock_179
Clock_179__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_179__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_179__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_179__CFG2_SRC_SEL_MASK EQU 0x07
Clock_179__INDEX EQU 0x00
Clock_179__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_179__PM_ACT_MSK EQU 0x01
Clock_179__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_179__PM_STBY_MSK EQU 0x01

; Counter_1_CounterHW
Counter_1_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_1_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_1_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_1_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_1_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_1_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_1_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_1_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_1_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_1_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1_CounterHW__PM_ACT_MSK EQU 0x01
Counter_1_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1_CounterHW__PM_STBY_MSK EQU 0x01
Counter_1_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_1_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_1_CounterHW__SR0 EQU CYREG_TMR0_SR0

; MIDI_OUT1
MIDI_OUT1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
MIDI_OUT1__0__MASK EQU 0x10
MIDI_OUT1__0__PC EQU CYREG_PRT3_PC4
MIDI_OUT1__0__PORT EQU 3
MIDI_OUT1__0__SHIFT EQU 4
MIDI_OUT1__AG EQU CYREG_PRT3_AG
MIDI_OUT1__AMUX EQU CYREG_PRT3_AMUX
MIDI_OUT1__BIE EQU CYREG_PRT3_BIE
MIDI_OUT1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MIDI_OUT1__BYP EQU CYREG_PRT3_BYP
MIDI_OUT1__CTL EQU CYREG_PRT3_CTL
MIDI_OUT1__DM0 EQU CYREG_PRT3_DM0
MIDI_OUT1__DM1 EQU CYREG_PRT3_DM1
MIDI_OUT1__DM2 EQU CYREG_PRT3_DM2
MIDI_OUT1__DR EQU CYREG_PRT3_DR
MIDI_OUT1__INP_DIS EQU CYREG_PRT3_INP_DIS
MIDI_OUT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MIDI_OUT1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MIDI_OUT1__LCD_EN EQU CYREG_PRT3_LCD_EN
MIDI_OUT1__MASK EQU 0x10
MIDI_OUT1__PORT EQU 3
MIDI_OUT1__PRT EQU CYREG_PRT3_PRT
MIDI_OUT1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MIDI_OUT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MIDI_OUT1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MIDI_OUT1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MIDI_OUT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MIDI_OUT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MIDI_OUT1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MIDI_OUT1__PS EQU CYREG_PRT3_PS
MIDI_OUT1__SHIFT EQU 4
MIDI_OUT1__SLW EQU CYREG_PRT3_SLW

; Noise_Out
Noise_Out__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Noise_Out__0__MASK EQU 0x01
Noise_Out__0__PC EQU CYREG_PRT4_PC0
Noise_Out__0__PORT EQU 4
Noise_Out__0__SHIFT EQU 0
Noise_Out__AG EQU CYREG_PRT4_AG
Noise_Out__AMUX EQU CYREG_PRT4_AMUX
Noise_Out__BIE EQU CYREG_PRT4_BIE
Noise_Out__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Noise_Out__BYP EQU CYREG_PRT4_BYP
Noise_Out__CTL EQU CYREG_PRT4_CTL
Noise_Out__DM0 EQU CYREG_PRT4_DM0
Noise_Out__DM1 EQU CYREG_PRT4_DM1
Noise_Out__DM2 EQU CYREG_PRT4_DM2
Noise_Out__DR EQU CYREG_PRT4_DR
Noise_Out__INP_DIS EQU CYREG_PRT4_INP_DIS
Noise_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Noise_Out__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Noise_Out__LCD_EN EQU CYREG_PRT4_LCD_EN
Noise_Out__MASK EQU 0x01
Noise_Out__PORT EQU 4
Noise_Out__PRT EQU CYREG_PRT4_PRT
Noise_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Noise_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Noise_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Noise_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Noise_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Noise_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Noise_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Noise_Out__PS EQU CYREG_PRT4_PS
Noise_Out__SHIFT EQU 0
Noise_Out__SLW EQU CYREG_PRT4_SLW

; USBMIDI_1_arb_int
USBMIDI_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_arb_int__INTC_MASK EQU 0x400000
USBMIDI_1_arb_int__INTC_NUMBER EQU 22
USBMIDI_1_arb_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBMIDI_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_bus_reset
USBMIDI_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_bus_reset__INTC_MASK EQU 0x800000
USBMIDI_1_bus_reset__INTC_NUMBER EQU 23
USBMIDI_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBMIDI_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBMIDI_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_Dm
USBMIDI_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBMIDI_1_Dm__0__MASK EQU 0x80
USBMIDI_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBMIDI_1_Dm__0__PORT EQU 15
USBMIDI_1_Dm__0__SHIFT EQU 7
USBMIDI_1_Dm__AG EQU CYREG_PRT15_AG
USBMIDI_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBMIDI_1_Dm__BIE EQU CYREG_PRT15_BIE
USBMIDI_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBMIDI_1_Dm__BYP EQU CYREG_PRT15_BYP
USBMIDI_1_Dm__CTL EQU CYREG_PRT15_CTL
USBMIDI_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBMIDI_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBMIDI_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBMIDI_1_Dm__DR EQU CYREG_PRT15_DR
USBMIDI_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBMIDI_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBMIDI_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBMIDI_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBMIDI_1_Dm__MASK EQU 0x80
USBMIDI_1_Dm__PORT EQU 15
USBMIDI_1_Dm__PRT EQU CYREG_PRT15_PRT
USBMIDI_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBMIDI_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBMIDI_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBMIDI_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBMIDI_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBMIDI_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBMIDI_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBMIDI_1_Dm__PS EQU CYREG_PRT15_PS
USBMIDI_1_Dm__SHIFT EQU 7
USBMIDI_1_Dm__SLW EQU CYREG_PRT15_SLW

; USBMIDI_1_Dp
USBMIDI_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBMIDI_1_Dp__0__MASK EQU 0x40
USBMIDI_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBMIDI_1_Dp__0__PORT EQU 15
USBMIDI_1_Dp__0__SHIFT EQU 6
USBMIDI_1_Dp__AG EQU CYREG_PRT15_AG
USBMIDI_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBMIDI_1_Dp__BIE EQU CYREG_PRT15_BIE
USBMIDI_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBMIDI_1_Dp__BYP EQU CYREG_PRT15_BYP
USBMIDI_1_Dp__CTL EQU CYREG_PRT15_CTL
USBMIDI_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBMIDI_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBMIDI_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBMIDI_1_Dp__DR EQU CYREG_PRT15_DR
USBMIDI_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBMIDI_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBMIDI_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBMIDI_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBMIDI_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBMIDI_1_Dp__MASK EQU 0x40
USBMIDI_1_Dp__PORT EQU 15
USBMIDI_1_Dp__PRT EQU CYREG_PRT15_PRT
USBMIDI_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBMIDI_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBMIDI_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBMIDI_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBMIDI_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBMIDI_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBMIDI_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBMIDI_1_Dp__PS EQU CYREG_PRT15_PS
USBMIDI_1_Dp__SHIFT EQU 6
USBMIDI_1_Dp__SLW EQU CYREG_PRT15_SLW
USBMIDI_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBMIDI_1_dp_int
USBMIDI_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_dp_int__INTC_MASK EQU 0x1000
USBMIDI_1_dp_int__INTC_NUMBER EQU 12
USBMIDI_1_dp_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBMIDI_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_ep_0
USBMIDI_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_0__INTC_MASK EQU 0x1000000
USBMIDI_1_ep_0__INTC_NUMBER EQU 24
USBMIDI_1_ep_0__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBMIDI_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_ep_1
USBMIDI_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_1__INTC_MASK EQU 0x04
USBMIDI_1_ep_1__INTC_NUMBER EQU 2
USBMIDI_1_ep_1__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBMIDI_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_ep_2
USBMIDI_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_ep_2__INTC_MASK EQU 0x08
USBMIDI_1_ep_2__INTC_NUMBER EQU 3
USBMIDI_1_ep_2__INTC_PRIOR_NUM EQU 7
USBMIDI_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBMIDI_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_sof_int
USBMIDI_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBMIDI_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBMIDI_1_sof_int__INTC_MASK EQU 0x200000
USBMIDI_1_sof_int__INTC_NUMBER EQU 21
USBMIDI_1_sof_int__INTC_PRIOR_NUM EQU 7
USBMIDI_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBMIDI_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBMIDI_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBMIDI_1_USB
USBMIDI_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBMIDI_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBMIDI_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBMIDI_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBMIDI_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBMIDI_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBMIDI_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBMIDI_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBMIDI_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBMIDI_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBMIDI_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBMIDI_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBMIDI_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBMIDI_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBMIDI_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBMIDI_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBMIDI_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBMIDI_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBMIDI_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBMIDI_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBMIDI_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBMIDI_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBMIDI_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBMIDI_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBMIDI_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBMIDI_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBMIDI_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBMIDI_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBMIDI_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBMIDI_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBMIDI_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBMIDI_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBMIDI_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBMIDI_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBMIDI_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBMIDI_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBMIDI_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBMIDI_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBMIDI_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBMIDI_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBMIDI_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBMIDI_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBMIDI_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBMIDI_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBMIDI_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBMIDI_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBMIDI_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBMIDI_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBMIDI_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBMIDI_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBMIDI_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBMIDI_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBMIDI_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBMIDI_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBMIDI_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBMIDI_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBMIDI_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBMIDI_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBMIDI_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBMIDI_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBMIDI_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBMIDI_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBMIDI_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBMIDI_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBMIDI_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBMIDI_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBMIDI_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBMIDI_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBMIDI_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBMIDI_1_USB__CR0 EQU CYREG_USB_CR0
USBMIDI_1_USB__CR1 EQU CYREG_USB_CR1
USBMIDI_1_USB__CWA EQU CYREG_USB_CWA
USBMIDI_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBMIDI_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBMIDI_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBMIDI_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBMIDI_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBMIDI_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBMIDI_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBMIDI_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBMIDI_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBMIDI_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBMIDI_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBMIDI_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBMIDI_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBMIDI_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBMIDI_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBMIDI_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBMIDI_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBMIDI_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBMIDI_1_USB__PM_ACT_MSK EQU 0x01
USBMIDI_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBMIDI_1_USB__PM_STBY_MSK EQU 0x01
USBMIDI_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBMIDI_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBMIDI_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBMIDI_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBMIDI_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBMIDI_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBMIDI_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBMIDI_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBMIDI_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBMIDI_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBMIDI_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBMIDI_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBMIDI_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBMIDI_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBMIDI_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBMIDI_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBMIDI_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBMIDI_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBMIDI_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBMIDI_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBMIDI_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBMIDI_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBMIDI_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBMIDI_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBMIDI_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBMIDI_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBMIDI_1_USB__SOF0 EQU CYREG_USB_SOF0
USBMIDI_1_USB__SOF1 EQU CYREG_USB_SOF1
USBMIDI_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBMIDI_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBMIDI_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; MIDI1_UART_BUART
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
MIDI1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sRX_RxSts__3__POS EQU 3
MIDI1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
MIDI1_UART_BUART_sRX_RxSts__4__POS EQU 4
MIDI1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
MIDI1_UART_BUART_sRX_RxSts__5__POS EQU 5
MIDI1_UART_BUART_sRX_RxSts__MASK EQU 0x38
MIDI1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
MIDI1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
MIDI1_UART_BUART_sTX_TxSts__0__POS EQU 0
MIDI1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
MIDI1_UART_BUART_sTX_TxSts__1__POS EQU 1
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MIDI1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
MIDI1_UART_BUART_sTX_TxSts__2__POS EQU 2
MIDI1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sTX_TxSts__3__POS EQU 3
MIDI1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
MIDI1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST

; MIDI1_UART_IntClock
MIDI1_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
MIDI1_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
MIDI1_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
MIDI1_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
MIDI1_UART_IntClock__INDEX EQU 0x02
MIDI1_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MIDI1_UART_IntClock__PM_ACT_MSK EQU 0x04
MIDI1_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MIDI1_UART_IntClock__PM_STBY_MSK EQU 0x04

; MIDI1_UART_RXInternalInterrupt
MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_RXInternalInterrupt__INTC_MASK EQU 0x01
MIDI1_UART_RXInternalInterrupt__INTC_NUMBER EQU 0
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI1_UART_TXInternalInterrupt
MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_TXInternalInterrupt__INTC_MASK EQU 0x02
MIDI1_UART_TXInternalInterrupt__INTC_NUMBER EQU 1
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Tri_Divider_CounterHW
Tri_Divider_CounterHW__CAP0 EQU CYREG_TMR2_CAP0
Tri_Divider_CounterHW__CAP1 EQU CYREG_TMR2_CAP1
Tri_Divider_CounterHW__CFG0 EQU CYREG_TMR2_CFG0
Tri_Divider_CounterHW__CFG1 EQU CYREG_TMR2_CFG1
Tri_Divider_CounterHW__CFG2 EQU CYREG_TMR2_CFG2
Tri_Divider_CounterHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Tri_Divider_CounterHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Tri_Divider_CounterHW__PER0 EQU CYREG_TMR2_PER0
Tri_Divider_CounterHW__PER1 EQU CYREG_TMR2_PER1
Tri_Divider_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Tri_Divider_CounterHW__PM_ACT_MSK EQU 0x04
Tri_Divider_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Tri_Divider_CounterHW__PM_STBY_MSK EQU 0x04
Tri_Divider_CounterHW__RT0 EQU CYREG_TMR2_RT0
Tri_Divider_CounterHW__RT1 EQU CYREG_TMR2_RT1
Tri_Divider_CounterHW__SR0 EQU CYREG_TMR2_SR0

; VDAC8_Noise_viDAC8
VDAC8_Noise_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_Noise_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_Noise_viDAC8__D EQU CYREG_DAC2_D
VDAC8_Noise_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_Noise_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_Noise_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_Noise_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_Noise_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_Noise_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_Noise_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_Noise_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_Noise_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_Noise_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_Noise_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_Noise_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_Noise_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_Noise_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_Noise_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_Noise_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_Noise_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_Noise_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_Noise_viDAC8__TST EQU CYREG_DAC2_TST

; Status_Reg_1
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_1_sts_sts_reg__4__POS EQU 4
Status_Reg_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_1_sts_sts_reg__5__POS EQU 5
Status_Reg_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_1_sts_sts_reg__6__POS EQU 6
Status_Reg_1_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_1_sts_sts_reg__7__POS EQU 7
Status_Reg_1_sts_sts_reg__MASK EQU 0xFF
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Control_Reg_2
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_2_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_2_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_2_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_2_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_2_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_2_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_2_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_2_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_2_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; Control_Reg_3
Control_Reg_3_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_3_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_3_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_3_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_3_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_3_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Control_Reg_3_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Control_Reg_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Control_Reg_4
Control_Reg_4_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_4_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_4_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_4_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_4_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_4_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Control_Reg_4_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_4_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_4_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_4_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_4_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_4_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; Noise_Clk_Div_CounterHW
Noise_Clk_Div_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
Noise_Clk_Div_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
Noise_Clk_Div_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
Noise_Clk_Div_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
Noise_Clk_Div_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
Noise_Clk_Div_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Noise_Clk_Div_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Noise_Clk_Div_CounterHW__PER0 EQU CYREG_TMR1_PER0
Noise_Clk_Div_CounterHW__PER1 EQU CYREG_TMR1_PER1
Noise_Clk_Div_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Noise_Clk_Div_CounterHW__PM_ACT_MSK EQU 0x02
Noise_Clk_Div_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Noise_Clk_Div_CounterHW__PM_STBY_MSK EQU 0x02
Noise_Clk_Div_CounterHW__RT0 EQU CYREG_TMR1_RT0
Noise_Clk_Div_CounterHW__RT1 EQU CYREG_TMR1_RT1
Noise_Clk_Div_CounterHW__SR0 EQU CYREG_TMR1_SR0

; Length_Counter_1_CounterUDB
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Length_Counter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Length_Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Length_Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Length_Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Length_Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Length_Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Length_Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
Length_Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Length_Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Length_Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Length_Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Length_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Length_Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Length_Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Length_Counter_1_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Length_Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Length_Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Length_Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Length_Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Length_Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6B
Length_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Length_Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Length_Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Length_Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; Length_Counter_CounterUDB
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Length_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Length_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Length_Counter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
Length_Counter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
Length_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Length_Counter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
Length_Counter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
Length_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Length_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Length_Counter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
Length_Counter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
Length_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Length_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Length_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Length_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Length_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Length_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Length_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Length_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Length_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Length_Counter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Length_Counter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Length_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Length_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Length_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Length_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Length_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6B
Length_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
Length_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Length_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
Length_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

; volume_generator
volume_generator_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
volume_generator_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
volume_generator_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
volume_generator_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
volume_generator_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
volume_generator_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
volume_generator_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
volume_generator_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
volume_generator_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
volume_generator_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
volume_generator_Counter7__CONTROL_REG EQU CYREG_B0_UDB01_CTL
volume_generator_Counter7__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
volume_generator_Counter7__COUNT_REG EQU CYREG_B0_UDB01_CTL
volume_generator_Counter7__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
volume_generator_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
volume_generator_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
volume_generator_Counter7__PERIOD_REG EQU CYREG_B0_UDB01_MSK
volume_generator_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
volume_generator_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
volume_generator_Counter7_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
volume_generator_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
volume_generator_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
volume_generator_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
volume_generator_Counter7_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
volume_generator_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
volume_generator_Counter7_ST__STATUS_REG EQU CYREG_B0_UDB01_ST

; Noise_Vol_Clk_Div
Noise_Vol_Clk_Div_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Noise_Vol_Clk_Div_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Noise_Vol_Clk_Div_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Noise_Vol_Clk_Div_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Noise_Vol_Clk_Div_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Noise_Vol_Clk_Div_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Noise_Vol_Clk_Div_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Noise_Vol_Clk_Div_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Noise_Vol_Clk_Div_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Noise_Vol_Clk_Div_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Noise_Vol_Clk_Div_Counter7__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Noise_Vol_Clk_Div_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Noise_Vol_Clk_Div_Counter7__COUNT_REG EQU CYREG_B1_UDB06_CTL
Noise_Vol_Clk_Div_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Noise_Vol_Clk_Div_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Noise_Vol_Clk_Div_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Noise_Vol_Clk_Div_Counter7__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Noise_Vol_Clk_Div_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Noise_Vol_Clk_Div_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Noise_Vol_Clk_Div_Counter7_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
Noise_Vol_Clk_Div_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Noise_Vol_Clk_Div_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Noise_Vol_Clk_Div_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Noise_Vol_Clk_Div_Counter7_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Noise_Vol_Clk_Div_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Noise_Vol_Clk_Div_Counter7_ST__STATUS_REG EQU CYREG_B1_UDB06_ST

; rectangle_generator_bSR
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
rectangle_generator_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB00_A0
rectangle_generator_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB00_A1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB00_D0
rectangle_generator_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB00_D1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB00_F0
rectangle_generator_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB00_F1
rectangle_generator_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
rectangle_generator_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB01_A0
rectangle_generator_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB01_A1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB01_D0
rectangle_generator_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB01_D1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB01_F0
rectangle_generator_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB01_F1
rectangle_generator_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
rectangle_generator_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
rectangle_generator_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
rectangle_generator_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
rectangle_generator_bSR_StsReg__3__MASK EQU 0x08
rectangle_generator_bSR_StsReg__3__POS EQU 3
rectangle_generator_bSR_StsReg__4__MASK EQU 0x10
rectangle_generator_bSR_StsReg__4__POS EQU 4
rectangle_generator_bSR_StsReg__5__MASK EQU 0x20
rectangle_generator_bSR_StsReg__5__POS EQU 5
rectangle_generator_bSR_StsReg__6__MASK EQU 0x40
rectangle_generator_bSR_StsReg__6__POS EQU 6
rectangle_generator_bSR_StsReg__MASK EQU 0x78
rectangle_generator_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
rectangle_generator_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
rectangle_generator_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
rectangle_generator_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
rectangle_generator_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
rectangle_generator_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
rectangle_generator_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
rectangle_generator_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
rectangle_generator_bSR_SyncCtl_CtrlReg__0__POS EQU 0
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
rectangle_generator_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
rectangle_generator_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
rectangle_generator_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
rectangle_generator_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
rectangle_generator_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
rectangle_generator_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
rectangle_generator_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
