==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'hog_svm_fpga/hardware_approximation.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'hog_svm_fpga/xillybus_wrapper.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 104.281 ; gain = 46.113
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 104.281 ; gain = 46.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_cells' (hog_svm_fpga/xillybus_wrapper.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'compute_cells' (hog_svm_fpga/xillybus_wrapper.cpp:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'fast_inv_sqrt' (hog_svm_fpga/hardware_approximation.cpp:119).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_approx' (hog_svm_fpga/hardware_approximation.cpp:85).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_approx' (hog_svm_fpga/hardware_approximation.cpp:84).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_approx' (hog_svm_fpga/hardware_approximation.cpp:83).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'sqrt_approx' (hog_svm_fpga/hardware_approximation.cpp:82).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:48).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:48).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:48).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:47).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:47).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:46).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:46).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:45).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:45).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:44).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:44).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:44).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:43).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:43).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:43).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:42).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:42).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:41).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:41).
INFO: [XFORM 203-603] Inlining function 'sqrt_approx' into 'compute_gradients' (hog_svm_fpga/xillybus_wrapper.cpp:37).
INFO: [XFORM 203-603] Inlining function 'quadrant' into 'find_bin' (hog_svm_fpga/hardware_approximation.cpp:27).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'fast_inv_sqrt' (hog_svm_fpga/hardware_approximation.cpp:114).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<64, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'fast_inv_sqrt' (hog_svm_fpga/hardware_approximation.cpp:109).
INFO: [XFORM 203-603] Inlining function 'float_to_decimal' into 'fast_inv_sqrt' (hog_svm_fpga/hardware_approximation.cpp:110).
INFO: [XFORM 203-603] Inlining function 'decimal_to_float' into 'fast_inv_sqrt' (hog_svm_fpga/hardware_approximation.cpp:113).
INFO: [XFORM 203-603] Inlining function 'fast_inv_sqrt' into 'svm_detect' (hog_svm_fpga/xillybus_wrapper.cpp:131).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'svm_detect' (hog_svm_fpga/xillybus_wrapper.cpp:150).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 312.867 ; gain = 254.699
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] hog_svm_fpga/hardware_approximation.cpp:109: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 312.867 ; gain = 254.699
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (hog_svm_fpga/xillybus_wrapper.cpp:207) to a process function for dataflow in function 'xillybus_wrapper'.
WARNING: [XFORM 203-713] All the elements of global array 'cells.bin.V' should be updated in process function 'compute_cells', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cells.mag_sq.V' should be updated in process function 'compute_cells', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xillybus_wrapper', detected/extracted 5 process function(s): 
	 'Loop_1_proc'
	 'compute_gradients'
	 'compute_cells'
	 'svm_detect'
	 'Block_arrayctor.loop8.preheader42_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hog_svm_fpga/xillybus_wrapper.cpp:126:4) to (hog_svm_fpga/xillybus_wrapper.cpp:133:17) in function 'svm_detect'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hog_svm_fpga/xillybus_wrapper.cpp:150:9) in function 'svm_detect'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hog_svm_fpga/hardware_approximation.cpp:73:2) in function 'find_bin'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hog_svm_fpga/xillybus_wrapper.cpp:10:4) to (hog_svm_fpga/xillybus_wrapper.cpp:9:26) in function 'compute_gradients'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'find_bin' into 'compute_gradients' (hog_svm_fpga/xillybus_wrapper.cpp:38) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'svm_detect' (hog_svm_fpga/xillybus_wrapper.cpp:109)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:55 . Memory (MB): peak = 312.867 ; gain = 254.699
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (hog_svm_fpga/xillybus_wrapper.cpp:7:15) in function 'compute_gradients'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.2' (hog_svm_fpga/xillybus_wrapper.cpp:80:21) in function 'compute_cells'.
                         Cannot flatten a loop nest 'Loop-1.1' (hog_svm_fpga/xillybus_wrapper.cpp:66:18) in function 'compute_cells' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (hog_svm_fpga/xillybus_wrapper.cpp:64:17) in function 'compute_cells'.
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop8.preheader42_proc' to 'Block_arrayctor.loop' (hog_svm_fpga/xillybus_wrapper.cpp:228:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:56 . Memory (MB): peak = 346.465 ; gain = 288.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xillybus_wrapper' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/in' to 'xillybus_wrapper/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'xillybus_wrapper/out' to 'xillybus_wrapper/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.559 seconds; current allocated memory: 286.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 286.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_gradients'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_V_load_2', hog_svm_fpga/xillybus_wrapper.cpp:36) on array 'image_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 287.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 287.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_cells'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:86) of variable 'p_Val2_s', hog_svm_fpga/xillybus_wrapper.cpp:86 on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:68 and 'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:86) on array 'bin_vote.V', hog_svm_fpga/xillybus_wrapper.cpp:68.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 288.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 288.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm_detect'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 289.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 290.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 291.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 291.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xillybus_wrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 291.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 291.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 291.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_gradients'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_gradients'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 293.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_cells'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_cells_bin_vote_V' to 'compute_cells_binbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_cells'.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 294.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm_detect'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'svm_detect_SVM_detector_V' to 'svm_detect_SVM_decud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_fsub_32ns_32ns_32_5_full_dsp_1' to 'xillybus_wrapper_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_fmul_32ns_32ns_32_4_max_dsp_1' to 'xillybus_wrapper_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_uitofp_32ns_32_6_1' to 'xillybus_wrapper_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_fpext_32ns_64_1_1' to 'xillybus_wrapper_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xillybus_wrapper_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xillybus_wrapper_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xillybus_wrapper_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xillybus_wrapper_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm_detect'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 296.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 296.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xillybus_wrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xillybus_wrapper/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xillybus_wrapper/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xillybus_wrapper' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_image_V' to 'xillybus_wrapper_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_cells_bin_V' to 'xillybus_wrapper_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_cells_mag_sq_V' to 'xillybus_wrapper_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_grad_vote_magnitude_s' to 'xillybus_wrapper_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xillybus_wrapper_grad_vote_bin_V' to 'xillybus_wrapper_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xillybus_wrapper'.
INFO: [HLS 200-111]  Elapsed time: 1.754 seconds; current allocated memory: 297.459 MB.
INFO: [RTMG 210-278] Implementing memory 'compute_cells_binbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'svm_detect_SVM_decud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'xillybus_wrapper_hbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xillybus_wrapper_ibs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xillybus_wrapper_jbC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xillybus_wrapper_kbM_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'xillybus_wrapper_lbW_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 369.219 ; gain = 311.051
INFO: [SYSC 207-301] Generating SystemC RTL for xillybus_wrapper.
INFO: [VHDL 208-304] Generating VHDL RTL for xillybus_wrapper.
INFO: [VLOG 209-307] Generating Verilog RTL for xillybus_wrapper.
INFO: [HLS 200-112] Total elapsed time: 69.2 seconds; peak allocated memory: 297.459 MB.
