*----------------------------------------------------------------------------------------
*	Encounter 10.13-s292_1 (32bit) 08/15/2012 15:12 (Linux 2.6)
*	
*
* 	Date & Time:	2019-May-05 12:00:33 (2019-May-05 17:00:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: cpu32
*
*	Liberty Libraries used: 
*	        /apps/FreePDK45/osu_soc/lib/files/gscl45nm.tlf
*
*	Power Domain used: 
*		Rail:        vdd 	Voltage:        1.1 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Output Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile power.final
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:       17.25      52.02%
Total Switching Power:       15.8      47.66%
Total Leakage Power:       0.1045     0.3153%
Total Power:                33.16 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         10.59       0.172     0.02859       10.79       32.54 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                      5.871       8.931     0.07467       14.88       44.87 
Clock (Combinational)             0.7893       6.701    0.001282       7.492       22.59 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              17.25        15.8      0.1045       33.16         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                       1.1      17.25        15.8      0.1045       33.16         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.7893       6.701    0.001282       7.492       22.59 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)      0.7893       6.701    0.001282       7.492       22.59 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:               clk__L4_I19 (INVX8): 	    0.1659 
* 		Highest Leakage Power:      myram/m1/d/d31/q_reg (DFFPOSX1): 	 5.498e-05 
* 		Total Cap: 	7.91962e-11 F
* 		Total instances in design:  6785
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

