
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_1152:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x90fffff; valaddr_reg:x3; val_offset:3456*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3456*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1153:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x91fffff; valaddr_reg:x3; val_offset:3459*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3459*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1154:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x93fffff; valaddr_reg:x3; val_offset:3462*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3462*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1155:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x9400000; valaddr_reg:x3; val_offset:3465*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3465*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1156:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x9600000; valaddr_reg:x3; val_offset:3468*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3468*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1157:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x9700000; valaddr_reg:x3; val_offset:3471*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3471*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1158:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x9780000; valaddr_reg:x3; val_offset:3474*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3474*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1159:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97c0000; valaddr_reg:x3; val_offset:3477*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3477*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1160:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97e0000; valaddr_reg:x3; val_offset:3480*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3480*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1161:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97f0000; valaddr_reg:x3; val_offset:3483*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3483*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1162:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97f8000; valaddr_reg:x3; val_offset:3486*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3486*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1163:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fc000; valaddr_reg:x3; val_offset:3489*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3489*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1164:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fe000; valaddr_reg:x3; val_offset:3492*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3492*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1165:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ff000; valaddr_reg:x3; val_offset:3495*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3495*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1166:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ff800; valaddr_reg:x3; val_offset:3498*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3498*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1167:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ffc00; valaddr_reg:x3; val_offset:3501*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3501*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1168:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ffe00; valaddr_reg:x3; val_offset:3504*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3504*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1169:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fff00; valaddr_reg:x3; val_offset:3507*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3507*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1170:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fff80; valaddr_reg:x3; val_offset:3510*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3510*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1171:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fffc0; valaddr_reg:x3; val_offset:3513*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3513*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1172:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fffe0; valaddr_reg:x3; val_offset:3516*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3516*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1173:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ffff0; valaddr_reg:x3; val_offset:3519*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3519*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1174:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ffff8; valaddr_reg:x3; val_offset:3522*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3522*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1175:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ffffc; valaddr_reg:x3; val_offset:3525*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3525*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1176:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97ffffe; valaddr_reg:x3; val_offset:3528*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3528*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1177:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x289f06 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ca89f06; op2val:0x0;
op3val:0x97fffff; valaddr_reg:x3; val_offset:3531*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3531*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1178:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:3534*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3534*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1179:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:3537*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3537*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1180:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:3540*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3540*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1181:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:3543*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3543*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1182:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:3546*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3546*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1183:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:3549*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3549*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1184:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:3552*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3552*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1185:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:3555*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3555*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1186:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:3558*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3558*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1187:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:3561*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3561*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1188:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:3564*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3564*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1189:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:3567*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3567*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1190:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:3570*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3570*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1191:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:3573*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3573*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1192:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:3576*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3576*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1193:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:3579*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3579*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1194:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8800000; valaddr_reg:x3; val_offset:3582*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3582*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1195:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8800001; valaddr_reg:x3; val_offset:3585*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3585*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1196:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8800003; valaddr_reg:x3; val_offset:3588*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3588*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1197:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8800007; valaddr_reg:x3; val_offset:3591*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3591*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1198:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x880000f; valaddr_reg:x3; val_offset:3594*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3594*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1199:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x880001f; valaddr_reg:x3; val_offset:3597*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3597*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1200:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x880003f; valaddr_reg:x3; val_offset:3600*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3600*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1201:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x880007f; valaddr_reg:x3; val_offset:3603*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3603*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1202:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x88000ff; valaddr_reg:x3; val_offset:3606*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3606*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1203:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x88001ff; valaddr_reg:x3; val_offset:3609*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3609*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1204:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x88003ff; valaddr_reg:x3; val_offset:3612*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3612*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1205:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x88007ff; valaddr_reg:x3; val_offset:3615*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3615*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1206:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8800fff; valaddr_reg:x3; val_offset:3618*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3618*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1207:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8801fff; valaddr_reg:x3; val_offset:3621*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3621*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1208:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8803fff; valaddr_reg:x3; val_offset:3624*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3624*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1209:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8807fff; valaddr_reg:x3; val_offset:3627*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3627*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1210:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x880ffff; valaddr_reg:x3; val_offset:3630*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3630*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1211:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x881ffff; valaddr_reg:x3; val_offset:3633*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3633*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1212:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x883ffff; valaddr_reg:x3; val_offset:3636*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3636*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1213:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x887ffff; valaddr_reg:x3; val_offset:3639*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3639*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1214:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x88fffff; valaddr_reg:x3; val_offset:3642*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3642*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1215:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x89fffff; valaddr_reg:x3; val_offset:3645*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3645*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1216:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8bfffff; valaddr_reg:x3; val_offset:3648*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3648*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1217:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8c00000; valaddr_reg:x3; val_offset:3651*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3651*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1218:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8e00000; valaddr_reg:x3; val_offset:3654*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3654*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1219:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8f00000; valaddr_reg:x3; val_offset:3657*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3657*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1220:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8f80000; valaddr_reg:x3; val_offset:3660*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3660*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1221:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fc0000; valaddr_reg:x3; val_offset:3663*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3663*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1222:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fe0000; valaddr_reg:x3; val_offset:3666*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3666*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1223:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ff0000; valaddr_reg:x3; val_offset:3669*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3669*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1224:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ff8000; valaddr_reg:x3; val_offset:3672*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3672*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1225:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffc000; valaddr_reg:x3; val_offset:3675*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3675*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1226:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffe000; valaddr_reg:x3; val_offset:3678*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3678*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1227:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fff000; valaddr_reg:x3; val_offset:3681*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3681*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1228:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fff800; valaddr_reg:x3; val_offset:3684*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3684*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1229:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fffc00; valaddr_reg:x3; val_offset:3687*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3687*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1230:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fffe00; valaddr_reg:x3; val_offset:3690*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3690*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1231:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffff00; valaddr_reg:x3; val_offset:3693*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3693*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1232:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffff80; valaddr_reg:x3; val_offset:3696*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3696*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1233:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffffc0; valaddr_reg:x3; val_offset:3699*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3699*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1234:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffffe0; valaddr_reg:x3; val_offset:3702*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3702*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1235:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fffff0; valaddr_reg:x3; val_offset:3705*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3705*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1236:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fffff8; valaddr_reg:x3; val_offset:3708*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3708*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1237:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fffffc; valaddr_reg:x3; val_offset:3711*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3711*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1238:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8fffffe; valaddr_reg:x3; val_offset:3714*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3714*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1239:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x348a76 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cb48a76; op2val:0x0;
op3val:0x8ffffff; valaddr_reg:x3; val_offset:3717*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3717*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1240:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3f800001; valaddr_reg:x3; val_offset:3720*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3720*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1241:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3f800003; valaddr_reg:x3; val_offset:3723*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3723*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1242:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3f800007; valaddr_reg:x3; val_offset:3726*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3726*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1243:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3f999999; valaddr_reg:x3; val_offset:3729*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3729*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1244:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:3732*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3732*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1245:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:3735*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3735*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1246:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:3738*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3738*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1247:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:3741*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3741*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1248:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:3744*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3744*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1249:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:3747*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3747*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1250:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:3750*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3750*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1251:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:3753*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3753*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1252:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:3756*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3756*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1253:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:3759*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3759*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1254:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:3762*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3762*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1255:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:3765*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3765*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1256:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49000000; valaddr_reg:x3; val_offset:3768*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3768*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1257:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49000001; valaddr_reg:x3; val_offset:3771*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3771*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1258:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49000003; valaddr_reg:x3; val_offset:3774*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3774*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1259:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49000007; valaddr_reg:x3; val_offset:3777*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3777*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1260:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4900000f; valaddr_reg:x3; val_offset:3780*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3780*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1261:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4900001f; valaddr_reg:x3; val_offset:3783*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3783*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1262:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4900003f; valaddr_reg:x3; val_offset:3786*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3786*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1263:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4900007f; valaddr_reg:x3; val_offset:3789*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3789*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1264:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x490000ff; valaddr_reg:x3; val_offset:3792*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3792*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1265:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x490001ff; valaddr_reg:x3; val_offset:3795*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3795*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1266:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x490003ff; valaddr_reg:x3; val_offset:3798*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3798*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1267:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x490007ff; valaddr_reg:x3; val_offset:3801*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3801*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1268:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49000fff; valaddr_reg:x3; val_offset:3804*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3804*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1269:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49001fff; valaddr_reg:x3; val_offset:3807*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3807*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1270:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49003fff; valaddr_reg:x3; val_offset:3810*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3810*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1271:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49007fff; valaddr_reg:x3; val_offset:3813*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3813*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1272:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4900ffff; valaddr_reg:x3; val_offset:3816*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3816*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1273:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4901ffff; valaddr_reg:x3; val_offset:3819*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3819*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1274:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4903ffff; valaddr_reg:x3; val_offset:3822*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3822*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1275:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x4907ffff; valaddr_reg:x3; val_offset:3825*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3825*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1276:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x490fffff; valaddr_reg:x3; val_offset:3828*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3828*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1277:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x491fffff; valaddr_reg:x3; val_offset:3831*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3831*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1278:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x493fffff; valaddr_reg:x3; val_offset:3834*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3834*0 + 3*9*FLEN/8, x4, x1, x2)

inst_1279:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x40ee07 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x29d81a and fs3 == 0 and fe3 == 0x92 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cc0ee07; op2val:0x229d81a;
op3val:0x49400000; valaddr_reg:x3; val_offset:3837*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 3837*0 + 3*9*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(152043519,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(153092095,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(155189247,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(155189248,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(157286400,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(158334976,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(158859264,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159121408,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159252480,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159318016,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159350784,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159367168,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159375360,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159379456,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159381504,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159382528,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383040,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383296,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383424,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383488,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383520,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383536,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383544,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383548,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383550,32,FLEN)
NAN_BOXED(2091425542,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383551,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606336,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606337,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606339,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606343,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606351,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606367,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606399,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606463,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606591,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606847,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142607359,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142608383,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142610431,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142614527,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142622719,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142639103,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142671871,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142737407,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142868479,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143130623,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143654911,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(144703487,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800639,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800640,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(148897792,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(149946368,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150470656,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150732800,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150863872,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150929408,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150962176,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150978560,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150986752,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150990848,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150992896,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150993920,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994432,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994688,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994816,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994880,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994912,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994928,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994936,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994940,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994942,32,FLEN)
NAN_BOXED(2092206710,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994943,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736768,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736769,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736771,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736775,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736783,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736799,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736831,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224736895,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224737023,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224737279,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224737791,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224738815,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224740863,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224744959,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224753151,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224769535,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224802303,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224867839,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1224998911,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1225261055,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1225785343,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1226833919,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1228931071,32,FLEN)
NAN_BOXED(2093018631,32,FLEN)
NAN_BOXED(36296730,32,FLEN)
NAN_BOXED(1228931072,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
