{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540703336059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540703336069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 13:08:55 2018 " "Processing started: Sun Oct 28 13:08:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540703336069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703336069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_input_NAND_and_NOR_GATE -c four_input_NAND_and_NOR_GATE " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_input_NAND_and_NOR_GATE -c four_input_NAND_and_NOR_GATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703336069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540703336554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540703336554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_nand_and_nor_gate.v 3 3 " "Found 3 design units, including 3 entities, in source file four_input_nand_and_nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_NAND_and_NOR_GATE " "Found entity 1: four_input_NAND_and_NOR_GATE" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540703346309 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_input_NAND " "Found entity 2: four_input_NAND" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540703346309 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_input_NOR " "Found entity 3: four_input_NOR" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540703346309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703346309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_input_NAND_and_NOR_GATE " "Elaborating entity \"four_input_NAND_and_NOR_GATE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540703346917 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outa four_input_NAND_and_NOR_GATE.v(9) " "Verilog HDL Always Construct warning at four_input_NAND_and_NOR_GATE.v(9): variable \"outa\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540703347376 "|four_input_NAND_and_NOR_GATE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outo four_input_NAND_and_NOR_GATE.v(10) " "Verilog HDL Always Construct warning at four_input_NAND_and_NOR_GATE.v(10): variable \"outo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540703347377 "|four_input_NAND_and_NOR_GATE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_NAND four_input_NAND:NAND " "Elaborating entity \"four_input_NAND\" for hierarchy \"four_input_NAND:NAND\"" {  } { { "four_input_NAND_and_NOR_GATE.v" "NAND" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540703347709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_NOR four_input_NOR:NOR " "Elaborating entity \"four_input_NOR\" for hierarchy \"four_input_NOR:NOR\"" {  } { { "four_input_NAND_and_NOR_GATE.v" "NOR" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540703347720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540703349292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540703350580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540703350580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540703351485 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540703351485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540703351485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540703351485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540703351499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 13:09:11 2018 " "Processing ended: Sun Oct 28 13:09:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540703351499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540703351499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540703351499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703351499 ""}
