0.6
2019.2
Nov  6 2019
21:42:20
/home/malak/vivadoprojects/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/FSM_tb.v,1589588480,verilog,,,,FSM_tb,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/LSR1_tb.v,1589592239,verilog,,,,LSR1_tb,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/LSR2_tb.v,1589592730,verilog,,,,LSR2_tb,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/counter_tb.v,1589593056,verilog,,,,counter_tb,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/divider_tb.v,1589593802,verilog,,,,divider_tb,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/FSM.v,1589586929,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR1.v,,FSM,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR1.v,1589592286,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR2.v,,LSR1,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR2.v,1589592595,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/REGISTER.v,,LSR2,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/REGISTER.v,1589579952,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/adder_sub.v,,REGISTER,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/adder_sub.v,1589589736,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/counter0to5.v,,adder_sub,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/counter0to5.v,1589593012,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/divider.v,,counter0to5,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/divider.v,1589590069,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/hex7seg.v,,divider,,,,,,,,
/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/hex7seg.v,1589547946,verilog,,/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/divider_tb.v,,hex7seg,,,,,,,,
