{"vcs1":{"timestamp_begin":1747218531.729902693, "rt":8.14, "ut":8.24, "st":0.59}}
{"vcselab":{"timestamp_begin":1747218539.950757626, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747218540.400044976, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747218531.097017902}
{"VCS_COMP_START_TIME": 1747218531.097017902}
{"VCS_COMP_END_TIME": 1747218540.980159552}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482932}}
{"vcselab": {"peak_mem": 183888}}
