[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of 74HC4053D.653 production of NEXPERIA from the text:74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nRev. 13 — 21 March 2024 Product data sheet\n1.  General description\nThe 74HC4053; 74HCT4053 is a triple single-pole double-throw analog switch (3x SPDT) suitable\nfor use in analog or digital 2:1 multiplexer/demultiplexer applications. Each switch features a digital\nselect input (Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ).\nA digital enable input ( E) is common to all switches. When E is HIGH, the switches are turned off.\nInputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to\nvoltages in excess of V CC.\n2.  Features and benefits\n•Wide analog input voltage range from -5 V to +5 V\n•CMOS low power dissipation\n•High noise immunity\n•Latch-up performance exceeds 100 mA per JESD78 Class II Level B\n•Complies with JEDEC standard:\n•JESD8C (2.7 V to 3.6 V)\n•JESD7A (2.0 V to 6.0 V)\n•Low ON resistance:\n•80 Ω (typical) at V CC - VEE = 4.5 V\n•70 Ω (typical) at V CC - VEE = 6.0 V\n•60 Ω (typical) at V CC - VEE = 9.0 V\n•Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals\n•Typical ‘break before make’ built-in\n•ESD protection:\n•HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V\n•CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V\n•Multiple package options\n•Specified from -40 °C to +85 °C and -40 °C to +125 °C\n3.  Applications\n•Analog multiplexing and demultiplexing\n•Digital multiplexing and demultiplexing\n•Signal gating\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n4.  Ordering information\nTable 1. Ordering information\nPackage Type number\nTemperature rangeName Description Version\n74HC4053D\n74HCT4053D-40 °C to +125 °C SO16 plastic small outline package; 16 leads;\nbody width 3.9 mmSOT109-1\n74HC4053PW\n74HCT4053PW-40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads;\nbody width 4.4 mmSOT403-1\n74HC4053BQ\n74HCT4053BQ-40 °C to +125 °C DHVQFN16 plastic dual in-line compatible thermal enhanced\nvery thin quad flat package; no leads; 16 terminals;\nbody 2.5 × 3.5 × 0.85 mmSOT763-1\n74HC4053BZ\n74HCT4053BZ-40 °C to +125 °C DHXQFN16 plastic, leadless dual in-line compatible thermal\nenhanced extreme thin quad flat package;\nno leads; 16 terminals; 0.4 mm pitch;\nbody 2 mm × 2.4 mm × 0.48 mmSOT8016-1\n5.  Functional diagram\n001aak341LOGIC \nLEVEL \nCONVERSION1116VCC\n131Y1\nS1\nLOGIC \nLEVEL \nCONVERSIONDECODER\nLOGIC \nLEVEL \nCONVERSION121Y0\n141Z\n12Y1\n22Y0\n152Z\n33Y1\n53Y0\n43Z10 S2\n9\n8 7\nVEE GNDS36E\nFig. 1. Functional diagram\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 2 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n001aae1251Y0 12\n1Y1S1\n1311\nS2 10\nS3 9\n6 E2Y0 2\n2Y1 1\n3Y0 5\n3Y1 3\n3Z 42Z 151Z 14\nFig. 2. Logic symbol001aae1266EN\n11#\n#\n#MUX/DMUX\n12\n13 ×  0\n1\n0/10\n114\n10 2\n1 15\n9 5\n3 4\nFig. 3. IEC logic symbol\n001aad544from \nlogicVCC\nVEE\nVEEVCC\nVCCVEEY\nZVCC\nFig. 4. Schematic diagram (one switch)\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 3 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n6.  Pinning information\n6.1.  Pinning\nD package\nSOT109-1 (SO16)\n2Y1 VCC\n2Y0 2Z\n3Y1 1Z\n3Z 1Y1\n3Y0 1Y0\nE S1\nVEE S2\nGND S3\naaa-0356061\n2\n3\n4\n5\n6\n7\n810\n912\n1114\n1316\n15\n PW package\nSOT403-1 (TSSOP16)\n2Y1 VCC\n2Y0 2Z\n3Y1 1Z\n3Z 1Y1\n3Y0 1Y0\nE S1\nVEE S2\nGND S3\naaa-0356071\n2\n3\n4\n5\n6\n7\n810\n912\n1114\n1316\n15\naaa-035608BQ package\nSOT763-1 (DHVQFN16)\nVCC(1)\nVEE S2E S13Y0 1Y03Z 1Y13Y1 1Z2Y0 2ZGND\nS32Y1\nVCC\nTransparent top view7 106 115 124 133 142 158\n91\n16terminal 1\nindex area\n BZ package\nSOT8016-1 (DHXQFN16)\naaa-035609\nTransparent top view2Y0 2\nGND8\nVCC 16pin 1\nindex area\nS392Y1 1\n3Y1 1Z 3 14\n3Y0 5\nE6\nVEE 72Z15\n1Y0123Z 4 1Y113\nS111\nS210VCC(1)\n(1) This is not a supply pin. There is no electrical or mechanical requirement to solder\nthe pad. In case soldered, the solder land should remain floating or connected to V CC.\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 4 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n6.2.  Pin description\nTable 2. Pin description\nSymbol Pin Description\nE 6 enable input (active LOW)\nVEE 7 supply voltage\nGND 8 ground supply voltage\nS1, S2, S3 11, 10, 9 select input\n1Y0, 2Y0, 3Y0 12, 2, 5 independent input or output\n1Y1, 2Y1, 3Y1 13, 1, 3 independent input or output\n1Z, 2Z, 3Z 14, 15, 4 common output or input\nVCC 16 supply voltage\n7.  Functional description\nTable 3. Function table\nH = HIGH voltage level; L = LOW voltage level; X = don’t care.\nInputs\nE SnChannel on\nL L nY0 to nZ\nL H nY1 to nZ\nH X switches off\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 5 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n8.  Limiting values\nTable 4. Limiting values\nIn accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).\nSymbol Parameter Conditions Min Max Unit\nVCC supply voltage [1] -0.5 +11.0 V\nIIK input clamping current VI < -0.5 V or V I > V CC + 0.5 V - ±20 mA\nISK switch clamping current VSW < -0.5 V or V SW > V CC + 0.5 V - ±20 mA\nISW switch current -0.5 V < V SW < V CC + 0.5 V - ±25 mA\nIEE supply current - ±20 mA\nICC supply current - 50 mA\nIGND ground current - -50 mA\nTstg storage temperature -65 +150 °C\nP power dissipation per switch - 100 mW\nPtot total power dissipation Tamb = -40 °C to +125 °C\nSOT109-1 (SO16)\nSOT403-1 (TSSOP16)\nSOT763-1 (DHVQFN16)[2] - 500 mW\nSOT8016-1 (DHXQFN16) - 250 mW\n[1] To avoid drawing VCC current out of terminal nZ, when switch current flows into terminals nYn, the voltage drop across the bidirectional\nswitch must not exceed 0.4 V. If the switch current flows into terminal nZ, no VCC current will flow out of terminals nYn, and in this case\nthere is no limit for the voltage drop across the switch, but the voltages at nYn and nZ may not exceed V CC or V EE.\n[2] For SOT109-1 (SO16) package: P tot derates linearly with 12.4 mW/K above 110 °C.\nFor SOT403-1 (TSSOP16) package: P tot derates linearly with 8.5 mW/K above 91 °C.\nFor SOT763-1 (DHVQFN16) package: P tot derates linearly with 11.2 mW/K above 106 °C.\n9.  Recommended operating conditions\nTable 5. Recommended operating conditions\n74HC4053 74HCT4053 Symbol Parameter Conditions\nMin Typ Max Min Typ MaxUnit\nsee Fig. 5  and Fig. 6\nVCC - GND 2.0 5.0 10.0 4.5 5.0 5.5 VVCC supply voltage\nVCC - VEE 2.0 5.0 10.0 2.0 5.0 10.0 V\nVI input voltage GND - VCC GND - VCC V\nVSW switch voltage VEE - VCC VEE - VCC V\nTamb ambient temperature -40 +25 +125 -40 +25 +125 °C\nVCC = 2.0 V - - 625 - - - ns/V\nVCC = 4.5 V - 1.67 139 - 1.67 139 ns/V\nVCC = 6.0 V - - 83 - - - ns/VΔt/ΔV input transition rise and fall\nrate\nVCC = 10.0 V - - 31 - - - ns/V\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 6 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nVCC - VEE (V)0 10 8 4 6 2001aad545\n46\n2810\n0operating areaVCC - GND \n(V)\nFig. 5. Guaranteed operating area as a function of the\nsupply voltages for 74HC4053VCC - VEE (V)0 10 8 4 6 2001aad546\n46\n2810\n0VCC - GND \n(V)\noperating area\nFig. 6. Guaranteed operating area as a function of the\nsupply voltages for 74HCT4053\n10.  Static characteristics\nTable 6. RON resistance per switch for 74HC4053 and 74HCT4053\nVI = V IH or V IL; for test circuit see Fig. 7 .\nVis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.\nVos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.\nFor 74HC4053: V CC - GND or V CC - VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.\nFor 74HCT4053: V CC - GND = 4.5 V and 5.5 V, VCC - VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = 25 °C\nVis = V CC to V EE\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - 100 180 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - 90 160 ΩRON(peak) ON resistance (peak)\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - 70 130 Ω\nVis = V EE\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - 150 - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - 80 140 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - 70 120 Ω\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - 60 105 Ω\nVis = V CC\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - 150 - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - 90 160 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - 80 140 ΩRON(rail) ON resistance (rail)\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - 65 120 Ω\nVis = V CC to V EE\nVCC = 2.0 V; V EE = 0 V [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V - 9 - Ω\nVCC = 6.0 V; V EE = 0 V - 8 - ΩΔRON ON resistance mismatch\nbetween channels\nVCC = 4.5 V; V EE = -4.5 V - 6 - Ω\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 7 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = -40 °C to +85 °C\nVis = V CC to V EE\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - - 225 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - - 200 ΩRON(peak) ON resistance (peak)\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - - 165 Ω\nVis = V EE\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - - 175 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - - 150 Ω\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - - 130 Ω\nVis = V CC\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - - 200 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - - 175 ΩRON(rail) ON resistance (rail)\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - - 150 Ω\nTamb = -40 °C to +125 °C\nVis = V CC to V EE\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - - 270 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - - 240 ΩRON(peak) ON resistance (peak)\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - - 195 Ω\nVis = V EE\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - - 210 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - - 180 Ω\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - - 160 Ω\nVis = V CC\nVCC = 2.0 V; V EE = 0 V; I SW = 100 μA [1] - - - Ω\nVCC = 4.5 V; V EE = 0 V; I SW = 1000 μA - - 240 Ω\nVCC = 6.0 V; V EE = 0 V; I SW = 1000 μA - - 210 ΩRON(rail) ON resistance (rail)\nVCC = 4.5 V; V EE = -4.5 V; I SW = 1000 μA - - 180 Ω\n[1] When supply voltages (V CC - VEE) near 2.0 V the analog switch ON resistance becomes extremely non-linear. When using a supply of\n2 V, it is recommended to use these devices only for transmitting digital signals.\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 8 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nV\n001aah826nYnSn from select \ninput\nnZ\nGNDVEEVCC\nVis IswVsw\nVis = 0 V to (V CC - VEE).\nFig. 7. Test circuit for measuring RONVis (V)0 9.0 7.2 3.6 5.4 1.8mnb047\n5070\n3090110\n10RON \n(Ω)(1)\n(2)\n(3)\nVis = 0 V to (V CC - VEE).\n(1) V CC = 4.5 V\n(2) V CC = 6 V\n(3) V CC = 9 V\nFig. 8. Typical RON as a function of input voltage V is\nTable 7. Static characteristics for 74HC4053\nVoltages are referenced to GND (ground = 0 V).\nVis is the input voltage at pins nYn or nZ, whichever is assigned as an input.\nVos is the output voltage at pins nZ or nYn, whichever is assigned as an output.\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = 25 °C\nVCC = 2.0 V 1.5 1.2 - V\nVCC = 4.5 V 3.15 2.4 - V\nVCC = 6.0 V 4.2 3.2 - VVIH HIGH-level input\nvoltage\nVCC = 9.0 V 6.3 4.7 - V\nVCC = 2.0 V - 0.8 0.5 V\nVCC = 4.5 V - 2.1 1.35 V\nVCC = 6.0 V - 2.8 1.8 VVIL LOW-level input\nvoltage\nVCC = 9.0 V - 4.3 2.7 V\nVEE = 0 V; V I = V CC or GND\nVCC = 6.0 V - - ±0.1 μAII input leakage\ncurrent\nVCC = 10.0 V - - ±0.2 μA\nVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 9\nper channel - - ±0.1 μAIS(OFF) OFF-state leakage\ncurrent\nall channels - - ±0.1 μA\nIS(ON) ON-state leakage\ncurrentVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 10- - ±0.1 μA\nVEE = 0 V; V I = V CC or GND; V is = V EE or V CC;\nVos = V CC or V EE\nVCC = 6.0 V - - 8.0 μAICC supply current\nVCC = 10.0 V - - 16.0 μA\nCI input capacitance - 3.5 - pF\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 9 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nindependent pins nYn - 5 - pF Csw switch capacitance\ncommon pins nZ - 8 - pF\nTamb = -40 °C to +85 °C\nVCC = 2.0 V 1.5 - - V\nVCC = 4.5 V 3.15 - - V\nVCC = 6.0 V 4.2 - - VVIH HIGH-level input\nvoltage\nVCC = 9.0 V 6.3 - - V\nVCC = 2.0 V - - 0.5 V\nVCC = 4.5 V - - 1.35 V\nVCC = 6.0 V - - 1.8 VVIL LOW-level input\nvoltage\nVCC = 9.0 V - - 2.7 V\nVEE = 0 V; V I = V CC or GND\nVCC = 6.0 V - - ±1.0 μAII input leakage\ncurrent\nVCC = 10.0 V - - ±2.0 μA\nVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; Fig. 9\nper channel - - ±1.0 μAIS(OFF) OFF-state leakage\ncurrent\nall channels - - ±1.0 μA\nIS(ON) ON-state leakage\ncurrentVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 10- - ±1.0 μA\nVEE = 0 V; V I = V CC or GND; V is = V EE or V CC;\nVos = V CC or V EE\nVCC = 6.0 V - - 80.0 μAICC supply current\nVCC = 10.0 V - - 160.0 μA\nTamb = -40 °C to +125 °C\nVCC = 2.0 V 1.5 - - V\nVCC = 4.5 V 3.15 - - V\nVCC = 6.0 V 4.2 - - VVIH HIGH-level input\nvoltage\nVCC = 9.0 V 6.3 - - V\nVCC = 2.0 V - - 0.5 V\nVCC = 4.5 V - - 1.35 V\nVCC = 6.0 V - - 1.8 VVIL LOW-level input\nvoltage\nVCC = 9.0 V - - 2.7 V\nVEE = 0 V; V I = V CC or GND\nVCC = 6.0 V - - ±1.0 μAII input leakage\ncurrent\nVCC = 10.0 V - - ±2.0 μA\nVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 9\nper channel - - ±1.0 μAIS(OFF) OFF-state leakage\ncurrent\nall channels - - ±1.0 μA\nIS(ON) ON-state leakage\ncurrentVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 10- - ±1.0 μA\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 10 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nVEE = 0 V; V I = V CC or GND; V is = V EE or V CC;\nVos = V CC or V EE\nVCC = 6.0 V - - 160.0 μAICC supply current\nVCC = 10.0 V - - 320.0 μA\nTable 8. Static characteristics for 74HCT4053\nVoltages are referenced to GND (ground = 0 V).\nVis is the input voltage at pins nYn or nZ, whichever is assigned as an input.\nVos is the output voltage at pins nZ or nYn, whichever is assigned as an output.\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = 25 °C\nVIH HIGH-level input\nvoltageVCC = 4.5 V to 5.5 V 2.0 1.6 - V\nVIL LOW-level input\nvoltageVCC = 4.5 V to 5.5 V - 1.2 0.8 V\nII input leakage\ncurrentVI = V CC or GND; V CC = 5.5 V; V EE = 0 V - - ±0.1 μA\nVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 9\nper channel - - ±0.1 μAIS(OFF) OFF-state leakage\ncurrent\nall channels - - ±0.1 μA\nIS(ON) ON-state leakage\ncurrentVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 10- - ±0.1 μA\nVI = V CC or GND; V is = V EE or V CC;Vos = V CC or V EE\nVCC = 5.5 V; V EE = 0 V - - 8.0 μAICC supply current\nVCC = 5.0 V; V EE = -5.0 V - - 16.0 μA\nΔICC additional supply\ncurrentper input; V I = V CC - 2.1 V;\nother inputs at V CC or GND; V CC = 4.5 V to 5.5 V;\nVEE = 0 V- 50 180 μA\nCI input capacitance - 3.5 - pF\nindependent pins nYn - 5 - pF Csw switch capacitance\ncommon pins nZ - 8 - pF\nTamb = -40 °C to +85 °C\nVIH HIGH-level input\nvoltageVCC = 4.5 V to 5.5 V 2.0 - - V\nVIL LOW-level input\nvoltageVCC = 4.5 V to 5.5 V - - 0.8 V\nII input leakage\ncurrentVI = V CC or GND; V CC = 5.5 V; V EE = 0 V - - ±1.0 μA\nVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 9\nper channel - - ±1.0 μAIS(OFF) OFF-state leakage\ncurrent\nall channels - - ±1.0 μA\nIS(ON) ON-state leakage\ncurrentVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 10- - ±1.0 μA\nVI = V CC or GND; V is = V EE or V CC;Vos = V CC or V EE\nVCC = 5.5 V; V EE = 0 V - - 80.0 μAICC supply current\nVCC = 5.0 V; V EE = -5.0 V - - 160.0 μA\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 11 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nΔICC additional supply\ncurrentper input; V I = V CC - 2.1 V;\nother inputs at V CC or GND; V CC = 4.5 V to 5.5 V;\nVEE = 0 V- - 225 μA\nTamb = -40 °C to +125 °C\nVIH HIGH-level input\nvoltageVCC = 4.5 V to 5.5 V 2.0 - - V\nVIL LOW-level input\nvoltageVCC = 4.5 V to 5.5 V - - 0.8 V\nII input leakage\ncurrentVI = V CC or GND; V CC = 5.5 V; V EE = 0 V - - ±1.0 μA\nVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 9\nper channel - - ±1.0 μAIS(OFF) OFF-state leakage\ncurrent\nall channels - - ±1.0 μA\nIS(ON) ON-state leakage\ncurrentVCC = 10.0 V; V EE = 0 V; V I = V IH or V IL;\n|VSW| = V CC - VEE; see Fig. 10- - ±1.0 μA\nVI = V CC or GND; V is = V EE or V CC;Vos = V CC or V EE\nVCC = 5.5 V; V EE = 0 V - - 160.0 μAICC supply current\nVCC = 5.0 V; V EE = -5.0 V - - 320.0 μA\nΔICC additional supply\ncurrentper input; V I = V CC - 2.1 V;\nother inputs at V CC or GND; V CC = 4.5 V to 5.5 V;\nVEE = 0 V- - 245 μA\n001aah827nYnSn from select \ninput\nnZ\nGNDVEEVCC\nVis VosIsw\nAIsw\nA\nVis = V CC and V os = V EE.\nVis = V EE and V os = V CC.\nFig. 9. Test circuit for measuring OFF-state currentIsw\nA\n001aah828nYnSnHIGH \nfrom select \ninput\nnZ\nGNDVEEVCC\nVisVos\nVis = V CC and V os = open-circuit.\nVis = V EE and V os = open-circuit.\nFig. 10. Test circuit for measuring ON-state current\n11.  Dynamic characteristics\nTable 9. Dynamic characteristics for 74HC4053\nGND = 0 V; t r = tf = 6 ns; C L = 50 pF; for test circuit see Fig. 13 .\nVis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.\nVos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = 25 °C\nVis to V os; RL = ∞ Ω; see Fig. 11 [1]\nVCC = 2.0 V; V EE = 0 V - 15 60 ns\nVCC = 4.5 V; V EE = 0 V - 5 12 ns\nVCC = 6.0 V; V EE = 0 V - 4 10 nstpd propagation delay\nVCC = 4.5 V; V EE = -4.5 V - 4 8 ns\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 12 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nE to V os; RL = ∞ Ω; see Fig. 12 [2]\nVCC = 2.0 V; V EE = 0 V - 60 220 ns\nVCC = 4.5 V; V EE = 0 V - 20 44 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 17 - ns\nVCC = 6.0 V; V EE = 0 V - 16 37 ns\nVCC = 4.5 V; V EE = -4.5 V - 15 31 ns\nSn to V os; RL = ∞ Ω; see Fig. 12 [2]\nVCC = 2.0 V; V EE = 0 V - 75 220 ns\nVCC = 4.5 V; V EE = 0 V - 25 44 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 21 - ns\nVCC = 6.0 V; V EE = 0 V - 20 37 nston turn-on time\nVCC = 4.5 V; V EE = -4.5 V - 15 31 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 2.0 V; V EE = 0 V - 63 210 ns\nVCC = 4.5 V; V EE = 0 V - 21 42 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 18 - ns\nVCC = 6.0 V; V EE = 0 V - 17 36 ns\nVCC = 4.5 V; V EE = -4.5 V - 15 29 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 2.0 V; V EE = 0 V - 60 210 ns\nVCC = 4.5 V; V EE = 0 V - 20 42 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 17 - ns\nVCC = 6.0 V; V EE = 0 V - 16 36 nstoffturn-off time\nVCC = 4.5 V; V EE = -4.5 V - 15 29 ns\nCPD power dissipation\ncapacitanceper switch; V I = GND to V CC [4] - 36 - pF\nTamb = -40 °C to +85 °C\nVis to V os; RL = ∞ Ω; see Fig. 11 [1]\nVCC = 2.0 V; V EE = 0 V - - 75 ns\nVCC = 4.5 V; V EE = 0 V - - 15 ns\nVCC = 6.0 V; V EE = 0 V - - 13 nstpd propagation delay\nVCC = 4.5 V; V EE = -4.5 V - - 10 ns\nE to V os; RL = ∞ Ω; see Fig. 12 [2]\nVCC = 2.0 V; V EE = 0 V - - 275 ns\nVCC = 4.5 V; V EE = 0 V - - 55 ns\nVCC = 6.0 V; V EE = 0 V - - 47 ns\nVCC = 4.5 V; V EE = -4.5 V - - 39 ns\nSn to V os; RL = ∞ Ω; see Fig. 12 [2]\nVCC = 2.0 V; V EE = 0 V - - 275 ns\nVCC = 4.5 V; V EE = 0 V - - 55 ns\nVCC = 6.0 V; V EE = 0 V - - 47 nston turn-on time\nVCC = 4.5 V; V EE = -4.5 V - - 39 ns\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 13 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nE to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 2.0 V; V EE = 0 V - - 265 ns\nVCC = 4.5 V; V EE = 0 V - - 53 ns\nVCC = 6.0 V; V EE = 0 V - - 45 ns\nVCC = 4.5 V; V EE = -4.5 V - - 36 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 2.0 V; V EE = 0 V - - 265 ns\nVCC = 4.5 V; V EE = 0 V - - 53 ns\nVCC = 6.0 V; V EE = 0 V - - 45 nstoffturn-off time\nVCC = 4.5 V; V EE = -4.5 V - - 36 ns\nTamb = -40 °C to +125 °C\nVis to V os; RL = ∞ Ω; see Fig. 11 [1]\nVCC = 2.0 V; V EE = 0 V - - 90 ns\nVCC = 4.5 V; V EE = 0 V - - 18 ns\nVCC = 6.0 V; V EE = 0 V - - 15 nstpd propagation delay\nVCC = 4.5 V; V EE = -4.5 V - - 12 ns\nE to V os; RL = ∞ Ω; see Fig. 12 [2]\nVCC = 2.0 V; V EE = 0 V - - 330 ns\nVCC = 4.5 V; V EE = 0 V - - 66 ns\nVCC = 6.0 V; V EE = 0 V - - 56 ns\nVCC = 4.5 V; V EE = -4.5 V - - 47 ns\nSn to V os; RL = ∞ Ω; see Fig. 12 [2]\nVCC = 2.0 V; V EE = 0 V - - 330 ns\nVCC = 4.5 V; V EE = 0 V - - 66 ns\nVCC = 6.0 V; V EE = 0 V - - 56 nston turn-on time\nVCC = 4.5 V; V EE = -4.5 V - - 47 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 2.0 V; V EE = 0 V - - 315 ns\nVCC = 4.5 V; V EE = 0 V - - 63 ns\nVCC = 6.0 V; V EE = 0 V - - 54 ns\nVCC = 4.5 V; V EE = -4.5 V - - 44 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 2.0 V; V EE = 0 V - - 315 ns\nVCC = 4.5 V; V EE = 0 V - - 63 ns\nVCC = 6.0 V; V EE = 0 V - - 54 nstoffturn-off time\nVCC = 4.5 V; V EE = -4.5 V - - 44 ns\n[1] tpd is the same as t PHL and t PLH.\n[2] ton is the same as t PZH and  tPZL.\n[3] toff is the same as t PHZ and t PLZ.\n[4] CPD is used to determine the dynamic power dissipation (P D in μW).\nPD = C PD × V CC 2 × fi × N + Σ{(C L + C sw) × V CC 2 × fo} where:\nfi = input frequency in MHz; f o = output frequency in MHz;\nN = number of inputs switching; Σ{(C L + C sw) × V CC 2 × fo} = sum of outputs;\nCL = output load capacitance in pF; C sw = switch capacitance in pF;\nVCC = supply voltage in V.\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 14 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nTable 10. Dynamic characteristics for 74HCT4053\nGND = 0 V; t r = tf = 6 ns; C L = 50 pF; for test circuit see Fig. 13 .\nVis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.\nVos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = 25 °C\nVis to V os; RL = ∞ Ω; see Fig. 11 [1]\nVCC = 4.5 V; V EE = 0 V - 5 12 nstpd propagation delay\nVCC = 4.5 V; V EE = -4.5 V - 4 8 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [2]\nVCC = 4.5 V; V EE = 0 V - 27 48 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 23 - ns\nVCC = 4.5 V; V EE = -4.5 V - 16 34 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [2]\nVCC = 4.5 V; V EE = 0 V - 25 48 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 21 - nston turn-on time\nVCC = 4.5 V; V EE = -4.5 V - 16 34 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 4.5 V; V EE = 0 V - 24 44 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 20 - ns\nVCC = 4.5 V; V EE = -4.5 V - 15 31 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 4.5 V; V EE = 0 V - 22 44 ns\nVCC = 5.0 V; V EE = 0 V; C L = 15 pF - 19 - nstoff turn-off time\nVCC = 4.5 V; V EE = -4.5 V - 15 31 ns\nCPD power dissipation\ncapacitanceper switch; V I = GND to V CC - 1.5 V [4] - 36 - pF\nTamb = -40 °C to +85 °C\nVis to V os; RL = ∞ Ω; see Fig. 11 [1]\nVCC = 4.5 V; V EE = 0 V - - 15 nstpd propagation delay\nVCC = 4.5 V; V EE = -4.5 V - - 10 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [2]\nVCC = 4.5 V; V EE = 0 V - - 60 ns\nVCC = 4.5 V; V EE = -4.5 V - - 43 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [2]\nVCC = 4.5 V; V EE = 0 V - - 60 nston turn-on time\nVCC = 4.5 V; V EE = -4.5 V - - 43 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 4.5 V; V EE = 0 V - - 55 ns\nVCC = 4.5 V; V EE = -4.5 V - - 39 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 4.5 V; V EE = 0 V - - 55 nstoff turn-off time\nVCC = 4.5 V; V EE = -4.5 V - - 39 ns\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 15 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nSymbol Parameter Conditions Min Typ Max Unit\nTamb = -40 °C to +125 °C\nVis to V os; RL = ∞ Ω; see Fig. 11 [1]\nVCC = 4.5 V; V EE = 0 V - - 18 nstpd propagation delay\nVCC = 4.5 V; V EE = -4.5 V - - 12 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [2]\nVCC = 4.5 V; V EE = 0 V - - 72 ns\nVCC = 4.5 V; V EE = -4.5 V - - 51 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [2]\nVCC = 4.5 V; V EE = 0 V - - 72 nston turn-on time\nVCC = 4.5 V; V EE = -4.5 V - - 51 ns\nE to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 4.5 V; V EE = 0 V - - 66 ns\nVCC = 4.5 V; V EE = -4.5 V - - 47 ns\nSn to V os; RL = 1 kΩ; see Fig. 12 [3]\nVCC = 4.5 V; V EE = 0 V - - 66 nstoffturn-off time\nVCC = 4.5 V; V EE = -4.5 V - - 47 ns\n[1] tpd is the same as t PHL and t PLH.\n[2] ton is the same as t PZH and  tPZL.\n[3] toff is the same as t PHZ and t PLZ.\n[4] CPD is used to determine the dynamic power dissipation (P D in μW).\nPD = C PD × V CC 2 × fi × N + Σ{(C L + C sw) × V CC 2 × fo} where:\nfi = input frequency in MHz; f o = output frequency in MHz;\nN = number of inputs switching; Σ{(C L + C sw) × V CC 2 × fo} = sum of outputs;\nCL = output load capacitance in pF; C sw = switch capacitance in pF;\nVCC = supply voltage in V.\n001aad555tPLH tPHL\n50 %50 % Vis input\nVos output\nFig. 11.Input (V is) to output (V os) propagation delays\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 16 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n001aad556tPLZ\ntPHZ\nswitch OFF switch ON switch ONVos output\nVos outputE, Sn inputs VMVI\n0 V\n90 %10 %tPZL\ntPZH50 %\n50 %\nFor 74HC4053: V M = 0.5 × V CC.\nFor 74HCT4053: V M = 1.3 V.\nFig. 12. Turn-on and turn-off times\nVM VMtW\ntW10 %90 %\n0 VVI\nVInegative \npulse\npositive \npulse\n0 VVM VM90 %\n10 %tftr\ntrtf\n001aae382VCC VCC\nopen\nGND\nVEEVI Vos\nDUT\nCL RTRLS1PULSE \nGENERATORVis\nDefinitions for test circuit; see Table 11:\nRT = termination resistance should be equal to the output impedance Z o of the pulse generator.\nCL = load capacitance including jig and probe capacitance.\nRL = load resistance.\nS1 = Test selection switch.\nFig. 13. Test circuit for measuring AC performance\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 17 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nTable 11. Test data\nInput Load\ntr, tfTest\nVI [1] Vis\nat fmax other [2]CL RLS1 position\ntPHL, tPLH VCC pulse < 2 ns 6 ns 50 pF 1 kΩ open\ntPZH, tPHZ VCC VCC < 2 ns 6 ns 50 pF 1 kΩ VEE\ntPZL, tPLZ VCC VEE < 2 ns 6 ns 50 pF 1 kΩ VCC\n[1] For 74HCT4053: V I = 3 V\n[2] tr = tf = 6 ns; when measuring f max, there is no constraint to t r and t f with 50 % duty factor.\n11.1.  Additional dynamic characteristics\nTable 12. Additional dynamic characteristics\nRecommended conditions and typical values; GND = 0 V; T amb = 25 °C; C L = 50 pF.\nVis is the input voltage at pins nYn or nZ, whichever is assigned as an input.\nVos is the output voltage at pins nYn or nZ, whichever is assigned as an output.\nSymbol Parameter Conditions Min Typ Max Unit\nfi = 1 kHz; R L = 10 kΩ; see Fig. 14\nVis = 4.0 V (p-p); V CC = 2.25 V; V EE = -2.25 V - 0.04 - %\nVis = 8.0 V (p-p); V CC = 4.5 V; V EE = -4.5 V - 0.02 - %\nfi = 10 kHz; R L = 10 kΩ; see Fig. 14\nVis = 4.0 V (p-p); V CC = 2.25 V; V EE = -2.25 V - 0.12 - %dsin sine-wave distortion\nVis = 8.0 V (p-p); V CC = 4.5 V; V EE = -4.5 V - 0.06 - %\nRL = 600 Ω; f i = 1 MHz; see Fig. 15\nVCC = 2.25 V; V EE = -2.25 V [1] - -50 - dBαiso isolation (OFF-state)\nVCC = 4.5 V; V EE = -4.5 V [1] - -50 - dB\nbetween two switches/multiplexers; R L = 600 Ω;\nfi = 1 MHz; see Fig. 16\nVCC = 2.25 V; V EE = -2.25 V [1] - -60 - dBXtalk crosstalk\nVCC = 4.5 V; V EE = -4.5 V [1] - -60 - dB\npeak-to-peak value;\nbetween control and any switch;\nRL = 600 Ω; f i = 1 MHz; E or\nSn square wave between V CC and GND;\ntr = tf = 6 ns; see Fig. 17\nVCC = 4.5 V; V EE = 0 V - 110 - mVVct crosstalk voltage\nVCC = 4.5 V; V EE = -4.5 V - 220 - mV\nRL = 50 Ω; see Fig. 18\nVCC = 2.25 V; V EE = -2.25 V [2] - 160 - MHzf(-3dB) -3 dB frequency\nresponse\nVCC = 4.5 V; V EE = -4.5 V [2] - 170 - MHz\n[1] Adjust input voltage V is to 0 dBm level (0 dBm = 1 mW into 600 Ω).\n[2] Adjust input voltage V is to 0 dBm level at V os for 1 MHz (0 dBm = 1 mW into 50 Ω).\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 18 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\ndB\n001aah829nYn/nZ10 µF\nVis VosnZ/nYn\nCL RLSn\nGND VEEVCC\nFig. 14. Test circuit for measuring sine-wave distortion\ndB\n001aah871nYn/nZ0.1 µF\nVis VosnZ/nYn\nCL RLSn\nGND VEEVCC\nVCC = 4.5 V; GND = 0 V; V EE = -4.5 V; R L = 600 Ω; R S = 1 kΩ.\na.Test circuit\n001aae332\nfi (kHz)10 105 106 104 102 103-60-40\n-80-200\nαiso \n(dB)\n-100\nb.Isolation (OFF-state) as a function of frequency\nFig. 15. Test circuit for measuring isolation (OFF-state)\ndB\n001aah873nYn/nZVosnZ/nYn\nCL RL RLSn\nGND VEEVCCnYn/nZ0.1 µF\nVisnZ/nYn\nCL RLRLSn\nGND VEEVCC\nFig. 16. Test circuits for measuring crosstalk between any two switches/multiplexers\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 19 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\noscilloscope\n001aah913nYnVct\nnZ\n2RL 2RL2RL 2RL\nSn, E\nGND VEEVCC\nG\nFig. 17. Test circuit for measuring crosstalk between control input and any switch\ndB\n001aah829nYn/nZ10 µF\nVis VosnZ/nYn\nCL RLSn\nGND VEEVCC\nVCC = 4.5 V; GND = 0 V; V EE = -4.5 V; R L = 50 Ω; R S = 1 kΩ.\na.Test circuit\n001aad551\nf (kHz)10 105 106 104 102 103-11\n-335\nVos \n(dB)\n-5\nb.Typical frequency response\nFig. 18. Test circuit for frequency response\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 20 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n12.  Package outline\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDEC JEITA\nSOT109-1 MS-012sot109-1_po\n03-02-19\n23-10-27Note\n1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1\nX\nwMqAA1A2\nbpD\nHE\nLp\ndetail XE\nec\nLv M A\nA  3A\n89\n116y\npin 1 index\n0 5 mm\nscale\nUnit\nmmmax\nnom\nmin1.75 0.25 0.51 0.25 10.0\n1.27ADimensions (inch dimensions are derived from the original mm dimensions)\nA1 A2 A3 bp c D(1)\n8°\n0°θ E(1)e HE L\n1.05Lp v\n0.2w y\n0.25 0.25 0.1\n5.8 0.4 3.8 0.10 0.31 0.10 9.8 1.256.2 1.27 4.0\ninchesmax\nnom\nmin0.069 0.010 0.020 0.010 0.394\n0.058°\n0°0.041 0.008 0.01 0.01 0.004\n0.228 0.016 0.15 0.004 0.012 0.004 0.386 0.0490.244 0.05 0.16\nFig. 19. Package outline SOT109-1 (SO16)\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 21 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDECJEITA\nSOT403-1sot403-1_po\n03-02-18\n23-10-27Unit\nmmmax\nnom\nmin1.20 0.15 0.30 0.2 5.1\n0.65ADimensions (mm are the original dimensions)\nNote\n1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.\n2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1\nA1\n1.05bp c\n8°\n0°e HE L\n1Lp v\n0.2w y\n0.25 0.1 0.1\n6.2 0.45 4.3 0.05 0.19 0.09 4.9 0.806.6 0.75 4.50 5 mm\nscale\nA2 A3\nMO-153wMbpD\ne1 816 9\nθAA1A2\nLp\ndetail XLHEE\nc\nv M AXA\ny\npin 1 index\nθ D(1)E(2)A3\nFig. 20. Package outline SOT403-1 (TSSOP16)\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 22 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nterminal 1 \nindex area \n0.5 1 A1 Eh b UNIT y e \n0.2 c \n REFERENCES OUTLINE \nVERSION EUROPEAN \nPROJECTION ISSUE DATE \n IEC  JEDEC  JEITA mm 3.6 \n3.4 Dh \n2.15 \n1.85 y1 \n2.6 \n2.4 1.15 \n0.85 e1 \n2.5 0.30 \n0.18 0.05 \n0.00 0.05 0.1 DIMENSIONS (mm are the original dimensions) \n SOT763-1 MO-241 - - - - - - 0.5 \n0.3 L \n0.1 v \n0.05 w 0 2.5 5 mm \nscale SOT763-1 DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; \n16 terminals; body 2.5 x 3.5 x 0.85 mm \nA(1) \nmax. A \nA1 \nc \ndetail X \ny y1 C e \nL \nEh \nDh e e1 \nb \n2 7 \n15 10 9 8 1 \n16 \nX D \nE \nC B A \nterminal 1 \nindex area \nA C \nC B v M \nw M \nE (1) \nNote \n1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.  D (1) \n02-10-17 \n03-01-27 \n \nFig. 21. Package outline SOT763-1 (DHVQFN16)\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 23 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nReferences Outline\nversionEuropean\nprojectionIssue date\nIEC JEDECJEITA\nSOT8016-1sot8016-1_poDimensions (mm are the original dimensions)DHXQFN16: plastic, leadless dual in-line compatible thermal enhanced extreme thin quad flat package;\nno leads; 16 terminals; 0.4 mm pitch; body 2 mm x 2.4 mm x 0.48 mm SOT8016-1\npin1 I.D.\n2 mm 0\nscale1\n20-09-18\n20-09-22pin 1\nindex area\n15 102 7\n1\n1698D1 AC B wM\nE1\nAC B uM\nC vMe\n(12x)\nL\n(16x)A D B\nE pin 1\nindex area\nC\n2xC\n2xz\nz\nXA\nA1A3\nC\nCy1 Cdetail Xseating\nplane\ny\nUnit\nmmmax\nnom\nmin0.48\n0.45\n0.420.23\n0.18\n0.132.41.40\n1.35\n1.300.40.35\n0.30\n0.25 0.2A\n0.05\n0.02\n0.00A1 A3 b D D1\n0.1w\n0.05v\n0.1u\n0.15\n(typ)k e E\n2.0E1\n1.00\n0.95\n0.90L y1\n0.05y\n0.05z\n0.05b\n(16x)\nFig. 22. Package outline SOT8016-1 (DHXQFN16)\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 24 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n13.  Abbreviations\nTable 13. Abbreviations\nAcronym Description\nCDM Charged Device Model\nESD ElectroStatic Discharge\nHBM Human Body Model\n14.  Revision history\nTable 14. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\n74HC_HCT4053 v.13 20240321 Product data sheet - 74HC_HCT4053 v.12\nModifications: •Fig. 19 , Fig. 20 : Aligned SO and TSSOP package outline drawings to JEDEC MS-012\nand MO-153.\n•Section 2: ESD specification updated according to the latest JEDEC standard.\n74HC_HCT4053 v.12 20230209 Product data sheet - 74HC_HCT4053 v.11\nModifications: •Added type numbers 74HC4053BZ and 74HCT4053BZ (SOT8016-1/DHXQFN16).\n74HC_HCT4053 v.11 20210909 Product data sheet - 74HC_HCT4053 v.10\nModifications: •Type number 74HC4053DB (SOT338-1/SSOP16) removed.\n•Section 2 updated.\n74HC_HCT4053 v.10 20200305 Product data sheet - 74HC_HCT4053 v.9\nModifications: •The format of this data sheet has been redesigned to comply with the identity\nguidelines of Nexperia.\n•Legal texts have been adapted to the new company name where appropriate.\n•Type number 74HCT4053DB (SOT338-1) removed.\n•Table 4: Derating values for P tot total power dissipation updated.\n74HC_HCT4053 v.9 20160210 Product data sheet - 74HC_HCT4053 v.8\nModifications: •Type numbers 74HC4053N and 74HCT4053N (SOT38-4) removed.\n74HC_HCT4053 v.8 20120719 Product data sheet - 74HC_HCT4053 v.7\nModifications: •CDM added to features.\n74HC_HCT4053 v.7 20111213 Product data sheet - 74HC_HCT4053 v.6\nModifications: •Legal pages updated.\n74HC_HCT4053 v.6 20110511 Product data sheet - 74HC_HCT4053 v.5\n74HC_HCT4053 v.5 20110118 Product data sheet - 74HC_HCT4053 v.4\n74HC_HCT4053 v.4 20060509 Product data sheet - 74HC_HCT4053 v.3\n74HC_HCT4053 v.3 20060315 Product data sheet - 74HC_HCT4053_CNV v.2\n74HC_HCT4053_CNV v.2 19901201 Product specification - -\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 25 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\n15.  Legal information\nData sheet status\nDocument status\n[1][2]Product\nstatus [3]Definition\nObjective [short]\ndata sheetDevelopment This document contains data from\nthe objective specification for\nproduct development.\nPreliminary [short]\ndata sheetQualification This document contains data from\nthe preliminary specification.\nProduct [short]\ndata sheetProduction This document contains the product\nspecification.\n[1] Please consult the most recently issued document before initiating or\ncompleting a design.\n[2] The term \'short data sheet\' is explained in section "Definitions".\n[3] The product status of device(s) described in this document may have\nchanged since this document was published and may differ in case of\nmultiple devices. The latest product status information is available on\nthe internet at https://www.nexperia.com.\nDefinitions\nDraft  — The document is a draft version only. The content is still under\ninternal review and subject to formal approval, which may result in\nmodifications or additions. Nexperia does not give any representations or\nwarranties as to the accuracy or completeness of information included herein\nand shall have no liability for the consequences of use of such information.\nShort data sheet  — A short data sheet is an extract from a full data sheet\nwith the same product type number(s) and title. A short data sheet is\nintended for quick reference only and should not be relied upon to contain\ndetailed and full information. For detailed and full information see the relevant\nfull data sheet, which is available on request via the local Nexperia sales\noffice. In case of any inconsistency or conflict with the short data sheet, the\nfull data sheet shall prevail.\nProduct specification  — The information and data provided in a Product\ndata sheet shall define the specification of the product as agreed between\nNexperia and its customer, unless Nexperia and customer have explicitly\nagreed otherwise in writing. In no event however, shall an agreement be\nvalid in which the Nexperia product is deemed to offer functions and qualities\nbeyond those described in the Product data sheet.\nDisclaimers\nLimited warranty and liability  — Information in this document is believed\nto be accurate and reliable. However, Nexperia does not give any\nrepresentations or warranties, expressed or implied, as to the accuracy\nor completeness of such information and shall have no liability for the\nconsequences of use of such information. Nexperia takes no responsibility\nfor the content in this document if provided by an information source outside\nof Nexperia.\nIn no event shall Nexperia be liable for any indirect, incidental, punitive,\nspecial or consequential damages (including - without limitation - lost\nprofits, lost savings, business interruption, costs related to the removal\nor replacement of any products or rework charges) whether or not such\ndamages are based on tort (including negligence), warranty, breach of\ncontract or any other legal theory.\nNotwithstanding any damages that customer might incur for any reason\nwhatsoever, Nexperia’s aggregate and cumulative liability towards customer\nfor the products described herein shall be limited in accordance with the\nTerms and conditions of commercial sale of Nexperia.\nRight to make changes  — Nexperia reserves the right to make changes\nto information published in this document, including without limitation\nspecifications and product descriptions, at any time and without notice. This\ndocument supersedes and replaces all information supplied prior to the\npublication hereof.\nSuitability for use  — Nexperia products are not designed, authorized or\nwarranted to be suitable for use in life support, life-critical or safety-critical\nsystems or equipment, nor in applications where failure or malfunction\nof an Nexperia product can reasonably be expected to result in personalinjury, death or severe property or environmental damage. Nexperia and its\nsuppliers accept no liability for inclusion and/or use of Nexperia products in\nsuch equipment or applications and therefore such inclusion and/or use is at\nthe customer’s own risk.\nQuick reference data  — The Quick reference data is an extract of the\nproduct data given in the Limiting values and Characteristics sections of this\ndocument, and as such is not complete, exhaustive or legally binding.\nApplications  — Applications that are described herein for any of these\nproducts are for illustrative purposes only. Nexperia makes no representation\nor warranty that such applications will be suitable for the specified use\nwithout further testing or modification.\nCustomers are responsible for the design and operation of their applications\nand products using Nexperia products, and Nexperia accepts no liability for\nany assistance with applications or customer product design. It is customer’s\nsole responsibility to determine whether the Nexperia product is suitable\nand fit for the customer’s applications and products planned, as well as\nfor the planned application and use of customer’s third party customer(s).\nCustomers should provide appropriate design and operating safeguards to\nminimize the risks associated with their applications and products.\nNexperia does not accept any liability related to any default, damage, costs\nor problem which is based on any weakness or default in the customer’s\napplications or products, or the application or use by customer’s third party\ncustomer(s). Customer is responsible for doing all necessary testing for the\ncustomer’s applications and products using Nexperia products in order to\navoid a default of the applications and the products or of the application or\nuse by customer’s third party customer(s). Nexperia does not accept any\nliability in this respect.\nLimiting values  — Stress above one or more limiting values (as defined in\nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent\ndamage to the device. Limiting values are stress ratings only and (proper)\noperation of the device at these or any other conditions above those\ngiven in the Recommended operating conditions section (if present) or the\nCharacteristics sections of this document is not warranted. Constant or\nrepeated exposure to limiting values will permanently and irreversibly affect\nthe quality and reliability of the device.\nTerms and conditions of commercial sale — Nexperia products are\nsold subject to the general terms and conditions of commercial sale, as\npublished at http://www.nexperia.com/profile/terms, unless otherwise agreed\nin a valid written individual agreement. In case an individual agreement is\nconcluded only the terms and conditions of the respective agreement shall\napply. Nexperia hereby expressly objects to applying the customer’s general\nterms and conditions with regard to the purchase of Nexperia products by\ncustomer.\nNo offer to sell or license  — Nothing in this document may be interpreted\nor construed as an offer to sell products that is open for acceptance or the\ngrant, conveyance or implication of any license under any copyrights, patents\nor other industrial or intellectual property rights.\nExport control  — This document as well as the item(s) described herein\nmay be subject to export control regulations. Export might require a prior\nauthorization from competent authorities.\nNon-automotive qualified products  — Unless this data sheet expressly\nstates that this specific Nexperia product is automotive qualified, the\nproduct is not suitable for automotive use. It is neither qualified nor tested in\naccordance with automotive testing or application requirements. Nexperia\naccepts no liability for inclusion and/or use of non-automotive qualified\nproducts in automotive equipment or applications.\nIn the event that customer uses the product for design-in and use in\nautomotive applications to automotive specifications and standards,\ncustomer (a) shall use the product without Nexperia’s warranty of the\nproduct for such automotive applications, use and specifications, and (b)\nwhenever customer uses the product for automotive applications beyond\nNexperia’s specifications such use shall be solely at customer’s own risk,\nand (c) customer fully indemnifies Nexperia for any liability, damages or failed\nproduct claims resulting from customer design and use of the product for\nautomotive applications beyond Nexperia’s standard warranty and Nexperia’s\nproduct specifications.\nTranslations — A non-English (translated) version of a document is for\nreference only. The English version shall prevail in case of any discrepancy\nbetween the translated and English versions.\nTrademarks\nNotice: All referenced brands, product names, service names and\ntrademarks are the property of their respective owners.\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 26 / 27\nNexperia 74HC4053; 74HCT4053\nTriple 2-channel analog multiplexer/demultiplexer\nContents\n1.  General description ......................................................1\n2.  Features and benefits ..................................................1\n3.  Applications ..................................................................1\n4.  Ordering information ....................................................2\n5.  Functional diagram .......................................................2\n6.  Pinning information ......................................................4\n6.1.  Pinning .........................................................................4\n6.2.  Pin description .............................................................5\n7.  Functional description .................................................5\n8.  Limiting values .............................................................6\n9.  Recommended operating conditions ..........................6\n10.  Static characteristics ..................................................7\n11.  Dynamic characteristics ...........................................12\n11.1.  Additional dynamic characteristics ...........................18\n12.  Package outline ........................................................21\n13.  Abbreviations ............................................................25\n14.  Revision history ........................................................25\n15.  Legal information ......................................................26\n© Nexperia B.V. 2024. All rights reserved\nFor more information, please visit: http://www.nexperia.com\nFor sales office addresses, please send an email to: salesaddresses@nexperia.com\nDate of release: 21 March 2024\n74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2024. All rights reserved\nProduct data sheet Rev. 13 — 21 March 2024 27 / 27\n'}]
!==============================================================================!
### Component Summary: 74HC4053D.653

**General Description:**
The 74HC4053 is a triple single-pole double-throw (SPDT) analog switch, suitable for use in both analog and digital 2:1 multiplexer/demultiplexer applications. Each switch has a digital select input, two independent inputs/outputs, and a common input/output. The device features clamp diodes for current limiting, allowing it to interface with voltages exceeding V_CC.

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage (V_CC): -0.5 V to +11 V
  - Analog Input Voltage Range: -5 V to +5 V
- **Current Ratings:**
  - Input Clamping Current: ±20 mA
  - Switch Current: ±25 mA
  - Supply Current (I_CC): 50 mA
- **Power Consumption:**
  - Power Dissipation per Switch: 100 mW
  - Total Power Dissipation (SO16): 500 mW
  - Total Power Dissipation (TSSOP16): 250 mW
- **Operating Temperature Range:**
  - -40 °C to +125 °C
- **Package Type:**
  - SO16 (SOT109-1)
- **Special Features:**
  - Low ON resistance: 60 Ω to 80 Ω (typical) depending on V_CC
  - High noise immunity and latch-up performance exceeding 100 mA
  - ESD protection: HBM exceeds 2000 V, CDM exceeds 1000 V
  - Logic level translation capability
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

**Description:**
The 74HC4053 is a versatile analog multiplexer/demultiplexer that can switch analog signals in various applications. It is designed to handle both analog and digital signals, making it suitable for a wide range of electronic circuits.

**Typical Applications:**
- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating
- Logic level translation for interfacing 5 V logic with ±5 V analog signals

This component is ideal for applications in audio signal routing, data acquisition systems, and any scenario where switching between multiple signal paths is required. Its low power consumption and high performance make it a popular choice in modern electronic designs.