#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a80aa6de50 .scope module, "RISC_V_Processor_tb" "RISC_V_Processor_tb" 2 3;
 .timescale -9 -12;
v0x55a80aa8c1b0_0 .var "clk", 0 0;
v0x55a80aa8c270_0 .var "element1", 63 0;
v0x55a80aa8c350_0 .var "element2", 63 0;
v0x55a80aa8c410_0 .var "element3", 63 0;
v0x55a80aa8c4f0_0 .var "element4", 63 0;
v0x55a80aa8c620_0 .var "element5", 63 0;
v0x55a80aa8c700_0 .var "element6", 63 0;
v0x55a80aa8c7e0_0 .var "element7", 63 0;
v0x55a80aa8c8c0_0 .var "element8", 63 0;
v0x55a80aa8c9a0_0 .var "flush", 0 0;
v0x55a80aa8ca60_0 .var "reset", 0 0;
v0x55a80aa8cb00_0 .var "stall", 0 0;
S_0x55a80aa362c0 .scope module, "uut" "RISC_V_Processor" 2 20, 3 22 0, S_0x55a80aa6de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "element1";
    .port_info 3 /INPUT 64 "element2";
    .port_info 4 /INPUT 64 "element3";
    .port_info 5 /INPUT 64 "element4";
    .port_info 6 /INPUT 64 "element5";
    .port_info 7 /INPUT 64 "element6";
    .port_info 8 /INPUT 64 "element7";
    .port_info 9 /INPUT 64 "element8";
    .port_info 10 /INPUT 1 "stall";
    .port_info 11 /INPUT 1 "flush";
L_0x55a80aa67970 .functor AND 1, v0x55a80aa7f870_0, v0x55a80aa7f210_0, C4<1>, C4<1>;
L_0x55a80aa9da00 .functor AND 1, v0x55a80aa7f210_0, v0x55a80aa7f870_0, C4<1>, C4<1>;
v0x55a80aa871f0_0 .net "ALUop", 1 0, v0x55a80aa786a0_0;  1 drivers
v0x55a80aa87320_0 .net "ALUsrc", 0 0, v0x55a80aa787a0_0;  1 drivers
v0x55a80aa87430_0 .net "AluResult", 63 0, v0x55a80aa778a0_0;  1 drivers
v0x55a80aa87520_0 .net "Alusrc", 0 0, v0x55a80aa7ce80_0;  1 drivers
v0x55a80aa87610_0 .net "BRANCH", 0 0, v0x55a80aa7f210_0;  1 drivers
v0x55a80aa87700_0 .net "Branch", 0 0, v0x55a80aa7cf50_0;  1 drivers
v0x55a80aa877f0_0 .net "M1", 63 0, v0x55a80aa7df00_0;  1 drivers
v0x55a80aa87890_0 .net "M2", 63 0, v0x55a80aa7e090_0;  1 drivers
v0x55a80aa87980_0 .net "MEMEWRITE", 0 0, v0x55a80aa7f4a0_0;  1 drivers
v0x55a80aa87ab0_0 .net "MEMREAD", 0 0, v0x55a80aa7f2e0_0;  1 drivers
v0x55a80aa87ba0_0 .net "MEMTOREG", 0 0, v0x55a80aa7f3b0_0;  1 drivers
v0x55a80aa87c90_0 .net "Memread", 0 0, v0x55a80aa7cff0_0;  1 drivers
v0x55a80aa87d30_0 .net "Memtoreg", 0 0, v0x55a80aa7d0e0_0;  1 drivers
v0x55a80aa87e20_0 .net "Memwrite", 0 0, v0x55a80aa7d180_0;  1 drivers
v0x55a80aa87f10_0 .net "RD", 4 0, v0x55a80aa7dd90_0;  1 drivers
v0x55a80aa87fd0_0 .net "REGWRITE", 0 0, v0x55a80aa7f630_0;  1 drivers
v0x55a80aa88070_0 .net "RS1", 4 0, v0x55a80aa7e3f0_0;  1 drivers
v0x55a80aa88290_0 .net "RS2", 4 0, v0x55a80aa7e560_0;  1 drivers
v0x55a80aa883a0_0 .net "Regwrite", 0 0, v0x55a80aa7d240_0;  1 drivers
v0x55a80aa88490_0 .net *"_ivl_12", 62 0, L_0x55a80aa9da70;  1 drivers
L_0x7f101d76d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a80aa88570_0 .net *"_ivl_14", 0 0, L_0x7f101d76d060;  1 drivers
v0x55a80aa88650_0 .net *"_ivl_5", 0 0, L_0x55a80aa9d6e0;  1 drivers
v0x55a80aa88730_0 .net *"_ivl_7", 2 0, L_0x55a80aa9d780;  1 drivers
v0x55a80aa88810_0 .net "a1", 63 0, v0x55a80aa7d300_0;  1 drivers
v0x55a80aa88920_0 .net "addermuxselect", 0 0, v0x55a80aa77f50_0;  1 drivers
v0x55a80aa88a10_0 .net "adderout1", 63 0, L_0x55a80aa8cc30;  1 drivers
v0x55a80aa88b20_0 .net "adderout2", 63 0, L_0x55a80aa9d960;  1 drivers
v0x55a80aa88c30_0 .net "alu_64_b", 63 0, v0x55a80aa83da0_0;  1 drivers
v0x55a80aa88cf0_0 .net "aluop", 1 0, v0x55a80aa7d550_0;  1 drivers
v0x55a80aa88e00_0 .net "branch", 0 0, v0x55a80aa78860_0;  1 drivers
v0x55a80aa88ef0_0 .net "branch_final", 0 0, v0x55a80aa7f870_0;  1 drivers
v0x55a80aa88f90_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  1 drivers
v0x55a80aa89030_0 .net "d", 63 0, v0x55a80aa7d9a0_0;  1 drivers
RS_0x7f101d7b6a38 .resolv tri, L_0x55a80aa9dca0, v0x55a80aa8c270_0;
v0x55a80aa89330_0 .net8 "element1", 63 0, RS_0x7f101d7b6a38;  2 drivers
RS_0x7f101d7b6a68 .resolv tri, L_0x55a80aa9dde0, v0x55a80aa8c350_0;
v0x55a80aa893f0_0 .net8 "element2", 63 0, RS_0x7f101d7b6a68;  2 drivers
RS_0x7f101d7b6a98 .resolv tri, L_0x55a80aa9df20, v0x55a80aa8c410_0;
v0x55a80aa89490_0 .net8 "element3", 63 0, RS_0x7f101d7b6a98;  2 drivers
RS_0x7f101d7b6ac8 .resolv tri, L_0x55a80aa9e060, v0x55a80aa8c4f0_0;
v0x55a80aa89530_0 .net8 "element4", 63 0, RS_0x7f101d7b6ac8;  2 drivers
RS_0x7f101d7b6af8 .resolv tri, L_0x55a80aa9e1d0, v0x55a80aa8c620_0;
v0x55a80aa895d0_0 .net8 "element5", 63 0, RS_0x7f101d7b6af8;  2 drivers
RS_0x7f101d7b6b28 .resolv tri, L_0x55a80aa9e460, v0x55a80aa8c700_0;
v0x55a80aa89670_0 .net8 "element6", 63 0, RS_0x7f101d7b6b28;  2 drivers
RS_0x7f101d7b6b58 .resolv tri, L_0x55a80aa9e730, v0x55a80aa8c7e0_0;
v0x55a80aa89710_0 .net8 "element7", 63 0, RS_0x7f101d7b6b58;  2 drivers
RS_0x7f101d7b6b88 .resolv tri, L_0x55a80aa9e990, v0x55a80aa8c8c0_0;
v0x55a80aa897b0_0 .net8 "element8", 63 0, RS_0x7f101d7b6b88;  2 drivers
v0x55a80aa89850_0 .net "exmem_out_adder", 63 0, v0x55a80aa7f150_0;  1 drivers
v0x55a80aa89940_0 .net "exmem_out_result", 63 0, v0x55a80aa800b0_0;  1 drivers
v0x55a80aa89a00_0 .net "exmem_out_zero", 0 0, v0x55a80aa802c0_0;  1 drivers
v0x55a80aa89aa0_0 .net "exmemrd", 4 0, v0x55a80aa7fe20_0;  1 drivers
RS_0x7f101d7b7fc8 .resolv tri, v0x55a80aa84f60_0, v0x55a80aa8c9a0_0;
v0x55a80aa89b40_0 .net8 "flush", 0 0, RS_0x7f101d7b7fc8;  2 drivers
v0x55a80aa89be0_0 .net "forwardA", 1 0, v0x55a80aa7ae70_0;  1 drivers
v0x55a80aa89ca0_0 .net "forwardB", 1 0, v0x55a80aa7af70_0;  1 drivers
v0x55a80aa89db0_0 .net "funct3", 2 0, L_0x55a80aa9cf30;  1 drivers
v0x55a80aa89e70_0 .net "funct4_out", 3 0, v0x55a80aa7d8d0_0;  1 drivers
v0x55a80aa89f60_0 .net "funct7", 6 0, L_0x55a80aa9d300;  1 drivers
v0x55a80aa8a020_0 .net "imm_data", 63 0, v0x55a80aa81d90_0;  1 drivers
v0x55a80aa8a110_0 .net "inst_ifid_out", 31 0, v0x55a80aa7c460_0;  1 drivers
v0x55a80aa8a260_0 .net "instruction", 31 0, v0x55a80aa81a10_0;  1 drivers
v0x55a80aa8a320_0 .net "memread", 0 0, v0x55a80aa78900_0;  1 drivers
v0x55a80aa8a410_0 .net "memtoreg", 0 0, v0x55a80aa789c0_0;  1 drivers
v0x55a80aa8a500_0 .net "memwb_memtoreg", 0 0, v0x55a80aa80a00_0;  1 drivers
v0x55a80aa8a5f0_0 .net "memwb_regwrite", 0 0, v0x55a80aa80bf0_0;  1 drivers
v0x55a80aa8a690_0 .net "memwbrd", 4 0, v0x55a80aa80e00_0;  1 drivers
v0x55a80aa8a750_0 .net "memwrite", 0 0, v0x55a80aa78ad0_0;  1 drivers
v0x55a80aa8a840_0 .net "muxin1", 63 0, v0x55a80aa80fa0_0;  1 drivers
v0x55a80aa8a950_0 .net "muxin2", 63 0, v0x55a80aa81300_0;  1 drivers
v0x55a80aa8aa60_0 .net "opcode", 6 0, L_0x55a80aa9cdf0;  1 drivers
v0x55a80aa8ab70_0 .net "operation", 3 0, v0x55a80a999d00_0;  1 drivers
v0x55a80aa8ac80_0 .net "pc_in", 63 0, v0x55a80aa843e0_0;  1 drivers
v0x55a80aa8ad90_0 .net "pc_out", 63 0, v0x55a80aa85430_0;  1 drivers
v0x55a80aa8aee0_0 .net "r19", 63 0, L_0x55a80aa9d3e0;  1 drivers
v0x55a80aa8afa0_0 .net "r20", 63 0, L_0x55a80aa9d4a0;  1 drivers
v0x55a80aa8b040_0 .net "r21", 63 0, L_0x55a80aa9d560;  1 drivers
v0x55a80aa8b0e0_0 .net "r22", 63 0, L_0x55a80aa9d620;  1 drivers
v0x55a80aa8b180_0 .net "r8", 63 0, L_0x55a80aa8ccd0;  1 drivers
v0x55a80aa8b220_0 .net "random", 63 0, v0x55a80aa7c200_0;  1 drivers
v0x55a80aa8b2c0_0 .net "rd", 4 0, L_0x55a80aa9ce90;  1 drivers
v0x55a80aa8b3d0_0 .net "readdata", 63 0, v0x55a80aa7a870_0;  1 drivers
v0x55a80aa8b4e0_0 .net "readdata1", 63 0, v0x55a80aa863f0_0;  1 drivers
v0x55a80aa8b5f0_0 .net "readdata2", 63 0, v0x55a80aa864b0_0;  1 drivers
v0x55a80aa8b700_0 .net "regwrite", 0 0, v0x55a80aa78c70_0;  1 drivers
v0x55a80aa8b7f0_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  1 drivers
v0x55a80aa8b890_0 .net "rs1", 4 0, L_0x55a80aa9d020;  1 drivers
v0x55a80aa8b950_0 .net "rs2", 4 0, L_0x55a80aa9d260;  1 drivers
RS_0x7f101d7b67f8 .resolv tri, v0x55a80aa7bc20_0, v0x55a80aa8cb00_0;
v0x55a80aa8ba10_0 .net8 "stall", 0 0, RS_0x7f101d7b67f8;  2 drivers
v0x55a80aa8bb40_0 .net "threeby1_out1", 63 0, v0x55a80aa82e80_0;  1 drivers
v0x55a80aa8bc00_0 .net "threeby1_out2", 63 0, v0x55a80aa83630_0;  1 drivers
v0x55a80aa8bcc0_0 .net "write_Data", 63 0, v0x55a80aa801f0_0;  1 drivers
v0x55a80aa8bdd0_0 .net "write_data", 63 0, v0x55a80aa84a90_0;  1 drivers
v0x55a80aa8bf20_0 .net "zero", 0 0, v0x55a80aa77b30_0;  1 drivers
L_0x55a80aa9d6e0 .part v0x55a80aa7c460_0, 30, 1;
L_0x55a80aa9d780 .part v0x55a80aa7c460_0, 12, 3;
L_0x55a80aa9d820 .concat [ 3 1 0 0], L_0x55a80aa9d780, L_0x55a80aa9d6e0;
L_0x55a80aa9da70 .part v0x55a80aa7d9a0_0, 0, 63;
L_0x55a80aa9db10 .concat [ 1 63 0 0], L_0x7f101d76d060, L_0x55a80aa9da70;
L_0x55a80aa9eca0 .part v0x55a80aa7d8d0_0, 0, 3;
S_0x55a80aa6c4b0 .scope module, "ac" "alu_control" 3 283, 4 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Aluop";
    .port_info 1 /INPUT 4 "funct";
    .port_info 2 /OUTPUT 4 "operation";
v0x55a80aa05650_0 .net "Aluop", 1 0, v0x55a80aa7d550_0;  alias, 1 drivers
v0x55a80a96e360_0 .net "funct", 3 0, v0x55a80aa7d8d0_0;  alias, 1 drivers
v0x55a80a999d00_0 .var "operation", 3 0;
E_0x55a80aa6f380 .event edge, v0x55a80aa05650_0, v0x55a80a96e360_0;
S_0x55a80aa76d80 .scope module, "adder1" "adder" 3 166, 5 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "p";
    .port_info 1 /INPUT 64 "q";
    .port_info 2 /OUTPUT 64 "out";
v0x55a80aa67a90_0 .net "out", 63 0, L_0x55a80aa8cc30;  alias, 1 drivers
v0x55a80aa4b3f0_0 .net "p", 63 0, v0x55a80aa85430_0;  alias, 1 drivers
L_0x7f101d76d018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a80aa43890_0 .net "q", 63 0, L_0x7f101d76d018;  1 drivers
L_0x55a80aa8cc30 .arith/sum 64, v0x55a80aa85430_0, L_0x7f101d76d018;
S_0x55a80aa770f0 .scope module, "adder2" "adder" 3 251, 5 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "p";
    .port_info 1 /INPUT 64 "q";
    .port_info 2 /OUTPUT 64 "out";
v0x55a80aa2e1c0_0 .net "out", 63 0, L_0x55a80aa9d960;  alias, 1 drivers
v0x55a80aa77360_0 .net "p", 63 0, v0x55a80aa7d300_0;  alias, 1 drivers
v0x55a80aa77440_0 .net "q", 63 0, L_0x55a80aa9db10;  1 drivers
L_0x55a80aa9d960 .arith/sum 64, v0x55a80aa7d300_0, L_0x55a80aa9db10;
S_0x55a80aa77580 .scope module, "alu" "Alu64" 3 274, 6 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 4 "ALuop";
    .port_info 3 /OUTPUT 64 "Result";
    .port_info 4 /OUTPUT 1 "zero";
v0x55a80aa77790_0 .net "ALuop", 3 0, v0x55a80a999d00_0;  alias, 1 drivers
v0x55a80aa778a0_0 .var "Result", 63 0;
v0x55a80aa77960_0 .net "a", 63 0, v0x55a80aa82e80_0;  alias, 1 drivers
v0x55a80aa77a50_0 .net "b", 63 0, v0x55a80aa83da0_0;  alias, 1 drivers
v0x55a80aa77b30_0 .var "zero", 0 0;
E_0x55a80aa705a0 .event edge, v0x55a80a999d00_0, v0x55a80aa77960_0, v0x55a80aa77a50_0, v0x55a80aa778a0_0;
S_0x55a80aa77ce0 .scope module, "branc" "branching_unit" 3 349, 7 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 64 "readData1";
    .port_info 2 /INPUT 64 "b";
    .port_info 3 /OUTPUT 1 "addermuxselect";
v0x55a80aa77f50_0 .var "addermuxselect", 0 0;
v0x55a80aa78030_0 .net "b", 63 0, v0x55a80aa83da0_0;  alias, 1 drivers
v0x55a80aa780f0_0 .net "funct3", 2 0, L_0x55a80aa9eca0;  1 drivers
v0x55a80aa781c0_0 .net "readData1", 63 0, v0x55a80aa7df00_0;  alias, 1 drivers
E_0x55a80aa705e0 .event edge, v0x55a80aa780f0_0, v0x55a80aa781c0_0, v0x55a80aa77a50_0;
S_0x55a80aa78350 .scope module, "cu" "CU" 3 196, 8 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memtoreg";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 2 "Aluop";
v0x55a80aa786a0_0 .var "Aluop", 1 0;
v0x55a80aa787a0_0 .var "aluSrc", 0 0;
v0x55a80aa78860_0 .var "branch", 0 0;
v0x55a80aa78900_0 .var "memread", 0 0;
v0x55a80aa789c0_0 .var "memtoreg", 0 0;
v0x55a80aa78ad0_0 .var "memwrite", 0 0;
v0x55a80aa78b90_0 .net "opcode", 6 0, L_0x55a80aa9cdf0;  alias, 1 drivers
v0x55a80aa78c70_0 .var "regwrite", 0 0;
v0x55a80aa78d30_0 .net8 "stall", 0 0, RS_0x7f101d7b67f8;  alias, 2 drivers
E_0x55a80aa70620 .event edge, v0x55a80aa78b90_0, v0x55a80aa78d30_0;
S_0x55a80aa78f10 .scope module, "datamem" "data_memory" 3 301, 9 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "write_data";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "memorywrite";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "memoryread";
    .port_info 5 /OUTPUT 64 "read_data";
    .port_info 6 /OUTPUT 64 "element1";
    .port_info 7 /OUTPUT 64 "element2";
    .port_info 8 /OUTPUT 64 "element3";
    .port_info 9 /OUTPUT 64 "element4";
    .port_info 10 /OUTPUT 64 "element5";
    .port_info 11 /OUTPUT 64 "element6";
    .port_info 12 /OUTPUT 64 "element7";
    .port_info 13 /OUTPUT 64 "element8";
v0x55a80aa79460_0 .net "address", 63 0, v0x55a80aa800b0_0;  alias, 1 drivers
v0x55a80aa79560_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa79620_0 .net8 "element1", 63 0, RS_0x7f101d7b6a38;  alias, 2 drivers
v0x55a80aa796e0_0 .net8 "element2", 63 0, RS_0x7f101d7b6a68;  alias, 2 drivers
v0x55a80aa797c0_0 .net8 "element3", 63 0, RS_0x7f101d7b6a98;  alias, 2 drivers
v0x55a80aa798f0_0 .net8 "element4", 63 0, RS_0x7f101d7b6ac8;  alias, 2 drivers
v0x55a80aa799d0_0 .net8 "element5", 63 0, RS_0x7f101d7b6af8;  alias, 2 drivers
v0x55a80aa79ab0_0 .net8 "element6", 63 0, RS_0x7f101d7b6b28;  alias, 2 drivers
v0x55a80aa79b90_0 .net8 "element7", 63 0, RS_0x7f101d7b6b58;  alias, 2 drivers
v0x55a80aa79c70_0 .net8 "element8", 63 0, RS_0x7f101d7b6b88;  alias, 2 drivers
v0x55a80aa79d50_0 .var/i "i", 31 0;
v0x55a80aa79e30 .array "mem", 0 63, 7 0;
v0x55a80aa7a6f0_0 .net "memoryread", 0 0, v0x55a80aa7f2e0_0;  alias, 1 drivers
v0x55a80aa7a7b0_0 .net "memorywrite", 0 0, v0x55a80aa7f4a0_0;  alias, 1 drivers
v0x55a80aa7a870_0 .var "read_data", 63 0;
v0x55a80aa7a950_0 .net "write_data", 63 0, v0x55a80aa801f0_0;  alias, 1 drivers
E_0x55a80aa70f00 .event posedge, v0x55a80aa79560_0;
v0x55a80aa79e30_0 .array/port v0x55a80aa79e30, 0;
v0x55a80aa79e30_1 .array/port v0x55a80aa79e30, 1;
E_0x55a80aa70f40/0 .event edge, v0x55a80aa7a6f0_0, v0x55a80aa79460_0, v0x55a80aa79e30_0, v0x55a80aa79e30_1;
v0x55a80aa79e30_2 .array/port v0x55a80aa79e30, 2;
v0x55a80aa79e30_3 .array/port v0x55a80aa79e30, 3;
v0x55a80aa79e30_4 .array/port v0x55a80aa79e30, 4;
v0x55a80aa79e30_5 .array/port v0x55a80aa79e30, 5;
E_0x55a80aa70f40/1 .event edge, v0x55a80aa79e30_2, v0x55a80aa79e30_3, v0x55a80aa79e30_4, v0x55a80aa79e30_5;
v0x55a80aa79e30_6 .array/port v0x55a80aa79e30, 6;
v0x55a80aa79e30_7 .array/port v0x55a80aa79e30, 7;
v0x55a80aa79e30_8 .array/port v0x55a80aa79e30, 8;
v0x55a80aa79e30_9 .array/port v0x55a80aa79e30, 9;
E_0x55a80aa70f40/2 .event edge, v0x55a80aa79e30_6, v0x55a80aa79e30_7, v0x55a80aa79e30_8, v0x55a80aa79e30_9;
v0x55a80aa79e30_10 .array/port v0x55a80aa79e30, 10;
v0x55a80aa79e30_11 .array/port v0x55a80aa79e30, 11;
v0x55a80aa79e30_12 .array/port v0x55a80aa79e30, 12;
v0x55a80aa79e30_13 .array/port v0x55a80aa79e30, 13;
E_0x55a80aa70f40/3 .event edge, v0x55a80aa79e30_10, v0x55a80aa79e30_11, v0x55a80aa79e30_12, v0x55a80aa79e30_13;
v0x55a80aa79e30_14 .array/port v0x55a80aa79e30, 14;
v0x55a80aa79e30_15 .array/port v0x55a80aa79e30, 15;
v0x55a80aa79e30_16 .array/port v0x55a80aa79e30, 16;
v0x55a80aa79e30_17 .array/port v0x55a80aa79e30, 17;
E_0x55a80aa70f40/4 .event edge, v0x55a80aa79e30_14, v0x55a80aa79e30_15, v0x55a80aa79e30_16, v0x55a80aa79e30_17;
v0x55a80aa79e30_18 .array/port v0x55a80aa79e30, 18;
v0x55a80aa79e30_19 .array/port v0x55a80aa79e30, 19;
v0x55a80aa79e30_20 .array/port v0x55a80aa79e30, 20;
v0x55a80aa79e30_21 .array/port v0x55a80aa79e30, 21;
E_0x55a80aa70f40/5 .event edge, v0x55a80aa79e30_18, v0x55a80aa79e30_19, v0x55a80aa79e30_20, v0x55a80aa79e30_21;
v0x55a80aa79e30_22 .array/port v0x55a80aa79e30, 22;
v0x55a80aa79e30_23 .array/port v0x55a80aa79e30, 23;
v0x55a80aa79e30_24 .array/port v0x55a80aa79e30, 24;
v0x55a80aa79e30_25 .array/port v0x55a80aa79e30, 25;
E_0x55a80aa70f40/6 .event edge, v0x55a80aa79e30_22, v0x55a80aa79e30_23, v0x55a80aa79e30_24, v0x55a80aa79e30_25;
v0x55a80aa79e30_26 .array/port v0x55a80aa79e30, 26;
v0x55a80aa79e30_27 .array/port v0x55a80aa79e30, 27;
v0x55a80aa79e30_28 .array/port v0x55a80aa79e30, 28;
v0x55a80aa79e30_29 .array/port v0x55a80aa79e30, 29;
E_0x55a80aa70f40/7 .event edge, v0x55a80aa79e30_26, v0x55a80aa79e30_27, v0x55a80aa79e30_28, v0x55a80aa79e30_29;
v0x55a80aa79e30_30 .array/port v0x55a80aa79e30, 30;
v0x55a80aa79e30_31 .array/port v0x55a80aa79e30, 31;
v0x55a80aa79e30_32 .array/port v0x55a80aa79e30, 32;
v0x55a80aa79e30_33 .array/port v0x55a80aa79e30, 33;
E_0x55a80aa70f40/8 .event edge, v0x55a80aa79e30_30, v0x55a80aa79e30_31, v0x55a80aa79e30_32, v0x55a80aa79e30_33;
v0x55a80aa79e30_34 .array/port v0x55a80aa79e30, 34;
v0x55a80aa79e30_35 .array/port v0x55a80aa79e30, 35;
v0x55a80aa79e30_36 .array/port v0x55a80aa79e30, 36;
v0x55a80aa79e30_37 .array/port v0x55a80aa79e30, 37;
E_0x55a80aa70f40/9 .event edge, v0x55a80aa79e30_34, v0x55a80aa79e30_35, v0x55a80aa79e30_36, v0x55a80aa79e30_37;
v0x55a80aa79e30_38 .array/port v0x55a80aa79e30, 38;
v0x55a80aa79e30_39 .array/port v0x55a80aa79e30, 39;
v0x55a80aa79e30_40 .array/port v0x55a80aa79e30, 40;
v0x55a80aa79e30_41 .array/port v0x55a80aa79e30, 41;
E_0x55a80aa70f40/10 .event edge, v0x55a80aa79e30_38, v0x55a80aa79e30_39, v0x55a80aa79e30_40, v0x55a80aa79e30_41;
v0x55a80aa79e30_42 .array/port v0x55a80aa79e30, 42;
v0x55a80aa79e30_43 .array/port v0x55a80aa79e30, 43;
v0x55a80aa79e30_44 .array/port v0x55a80aa79e30, 44;
v0x55a80aa79e30_45 .array/port v0x55a80aa79e30, 45;
E_0x55a80aa70f40/11 .event edge, v0x55a80aa79e30_42, v0x55a80aa79e30_43, v0x55a80aa79e30_44, v0x55a80aa79e30_45;
v0x55a80aa79e30_46 .array/port v0x55a80aa79e30, 46;
v0x55a80aa79e30_47 .array/port v0x55a80aa79e30, 47;
v0x55a80aa79e30_48 .array/port v0x55a80aa79e30, 48;
v0x55a80aa79e30_49 .array/port v0x55a80aa79e30, 49;
E_0x55a80aa70f40/12 .event edge, v0x55a80aa79e30_46, v0x55a80aa79e30_47, v0x55a80aa79e30_48, v0x55a80aa79e30_49;
v0x55a80aa79e30_50 .array/port v0x55a80aa79e30, 50;
v0x55a80aa79e30_51 .array/port v0x55a80aa79e30, 51;
v0x55a80aa79e30_52 .array/port v0x55a80aa79e30, 52;
v0x55a80aa79e30_53 .array/port v0x55a80aa79e30, 53;
E_0x55a80aa70f40/13 .event edge, v0x55a80aa79e30_50, v0x55a80aa79e30_51, v0x55a80aa79e30_52, v0x55a80aa79e30_53;
v0x55a80aa79e30_54 .array/port v0x55a80aa79e30, 54;
v0x55a80aa79e30_55 .array/port v0x55a80aa79e30, 55;
v0x55a80aa79e30_56 .array/port v0x55a80aa79e30, 56;
v0x55a80aa79e30_57 .array/port v0x55a80aa79e30, 57;
E_0x55a80aa70f40/14 .event edge, v0x55a80aa79e30_54, v0x55a80aa79e30_55, v0x55a80aa79e30_56, v0x55a80aa79e30_57;
v0x55a80aa79e30_58 .array/port v0x55a80aa79e30, 58;
v0x55a80aa79e30_59 .array/port v0x55a80aa79e30, 59;
v0x55a80aa79e30_60 .array/port v0x55a80aa79e30, 60;
v0x55a80aa79e30_61 .array/port v0x55a80aa79e30, 61;
E_0x55a80aa70f40/15 .event edge, v0x55a80aa79e30_58, v0x55a80aa79e30_59, v0x55a80aa79e30_60, v0x55a80aa79e30_61;
v0x55a80aa79e30_62 .array/port v0x55a80aa79e30, 62;
v0x55a80aa79e30_63 .array/port v0x55a80aa79e30, 63;
E_0x55a80aa70f40/16 .event edge, v0x55a80aa79e30_62, v0x55a80aa79e30_63;
E_0x55a80aa70f40 .event/or E_0x55a80aa70f40/0, E_0x55a80aa70f40/1, E_0x55a80aa70f40/2, E_0x55a80aa70f40/3, E_0x55a80aa70f40/4, E_0x55a80aa70f40/5, E_0x55a80aa70f40/6, E_0x55a80aa70f40/7, E_0x55a80aa70f40/8, E_0x55a80aa70f40/9, E_0x55a80aa70f40/10, E_0x55a80aa70f40/11, E_0x55a80aa70f40/12, E_0x55a80aa70f40/13, E_0x55a80aa70f40/14, E_0x55a80aa70f40/15, E_0x55a80aa70f40/16;
LS_0x55a80aa9dca0_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_0, v0x55a80aa79e30_1, v0x55a80aa79e30_2, v0x55a80aa79e30_3;
LS_0x55a80aa9dca0_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_4, v0x55a80aa79e30_5, v0x55a80aa79e30_6, v0x55a80aa79e30_7;
L_0x55a80aa9dca0 .concat [ 32 32 0 0], LS_0x55a80aa9dca0_0_0, LS_0x55a80aa9dca0_0_4;
LS_0x55a80aa9dde0_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_8, v0x55a80aa79e30_9, v0x55a80aa79e30_10, v0x55a80aa79e30_11;
LS_0x55a80aa9dde0_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_12, v0x55a80aa79e30_13, v0x55a80aa79e30_14, v0x55a80aa79e30_15;
L_0x55a80aa9dde0 .concat [ 32 32 0 0], LS_0x55a80aa9dde0_0_0, LS_0x55a80aa9dde0_0_4;
LS_0x55a80aa9df20_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_16, v0x55a80aa79e30_17, v0x55a80aa79e30_18, v0x55a80aa79e30_19;
LS_0x55a80aa9df20_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_20, v0x55a80aa79e30_21, v0x55a80aa79e30_22, v0x55a80aa79e30_23;
L_0x55a80aa9df20 .concat [ 32 32 0 0], LS_0x55a80aa9df20_0_0, LS_0x55a80aa9df20_0_4;
LS_0x55a80aa9e060_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_24, v0x55a80aa79e30_25, v0x55a80aa79e30_26, v0x55a80aa79e30_27;
LS_0x55a80aa9e060_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_28, v0x55a80aa79e30_29, v0x55a80aa79e30_30, v0x55a80aa79e30_31;
L_0x55a80aa9e060 .concat [ 32 32 0 0], LS_0x55a80aa9e060_0_0, LS_0x55a80aa9e060_0_4;
LS_0x55a80aa9e1d0_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_32, v0x55a80aa79e30_33, v0x55a80aa79e30_34, v0x55a80aa79e30_35;
LS_0x55a80aa9e1d0_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_36, v0x55a80aa79e30_37, v0x55a80aa79e30_38, v0x55a80aa79e30_39;
L_0x55a80aa9e1d0 .concat [ 32 32 0 0], LS_0x55a80aa9e1d0_0_0, LS_0x55a80aa9e1d0_0_4;
LS_0x55a80aa9e460_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_40, v0x55a80aa79e30_41, v0x55a80aa79e30_42, v0x55a80aa79e30_43;
LS_0x55a80aa9e460_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_44, v0x55a80aa79e30_45, v0x55a80aa79e30_46, v0x55a80aa79e30_47;
L_0x55a80aa9e460 .concat [ 32 32 0 0], LS_0x55a80aa9e460_0_0, LS_0x55a80aa9e460_0_4;
LS_0x55a80aa9e730_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_48, v0x55a80aa79e30_49, v0x55a80aa79e30_50, v0x55a80aa79e30_51;
LS_0x55a80aa9e730_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_52, v0x55a80aa79e30_53, v0x55a80aa79e30_54, v0x55a80aa79e30_55;
L_0x55a80aa9e730 .concat [ 32 32 0 0], LS_0x55a80aa9e730_0_0, LS_0x55a80aa9e730_0_4;
LS_0x55a80aa9e990_0_0 .concat [ 8 8 8 8], v0x55a80aa79e30_56, v0x55a80aa79e30_57, v0x55a80aa79e30_58, v0x55a80aa79e30_59;
LS_0x55a80aa9e990_0_4 .concat [ 8 8 8 8], v0x55a80aa79e30_60, v0x55a80aa79e30_61, v0x55a80aa79e30_62, v0x55a80aa79e30_63;
L_0x55a80aa9e990 .concat [ 32 32 0 0], LS_0x55a80aa9e990_0_0, LS_0x55a80aa9e990_0_4;
S_0x55a80aa7abf0 .scope module, "f1" "ForwardingUnit" 3 340, 10 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS_1";
    .port_info 1 /INPUT 5 "RS_2";
    .port_info 2 /INPUT 5 "rdMem";
    .port_info 3 /INPUT 5 "rdWb";
    .port_info 4 /INPUT 1 "regWrite_Wb";
    .port_info 5 /INPUT 1 "regWrite_Mem";
    .port_info 6 /OUTPUT 2 "Forward_A";
    .port_info 7 /OUTPUT 2 "Forward_B";
v0x55a80aa7ae70_0 .var "Forward_A", 1 0;
v0x55a80aa7af70_0 .var "Forward_B", 1 0;
v0x55a80aa7b050_0 .net "RS_1", 4 0, v0x55a80aa7e3f0_0;  alias, 1 drivers
v0x55a80aa7b110_0 .net "RS_2", 4 0, v0x55a80aa7e560_0;  alias, 1 drivers
v0x55a80aa7b1f0_0 .net "rdMem", 4 0, v0x55a80aa7fe20_0;  alias, 1 drivers
v0x55a80aa7b320_0 .net "rdWb", 4 0, v0x55a80aa80e00_0;  alias, 1 drivers
v0x55a80aa7b400_0 .net "regWrite_Mem", 0 0, v0x55a80aa7f630_0;  alias, 1 drivers
v0x55a80aa7b4c0_0 .net "regWrite_Wb", 0 0, v0x55a80aa80bf0_0;  alias, 1 drivers
E_0x55a80aa7add0/0 .event edge, v0x55a80aa7b1f0_0, v0x55a80aa7b050_0, v0x55a80aa7b400_0, v0x55a80aa7b320_0;
E_0x55a80aa7add0/1 .event edge, v0x55a80aa7b4c0_0, v0x55a80aa7b110_0;
E_0x55a80aa7add0 .event/or E_0x55a80aa7add0/0, E_0x55a80aa7add0/1;
S_0x55a80aa7b6d0 .scope module, "hu" "hazard_detection_unit" 3 141, 11 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Memread";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 5 "Rd";
    .port_info 3 /OUTPUT 1 "stall";
v0x55a80aa7b970_0 .net "Memread", 0 0, v0x55a80aa7cff0_0;  alias, 1 drivers
v0x55a80aa7ba50_0 .net "Rd", 4 0, v0x55a80aa7dd90_0;  alias, 1 drivers
v0x55a80aa7bb30_0 .net "inst", 31 0, v0x55a80aa7c460_0;  alias, 1 drivers
v0x55a80aa7bc20_0 .var "stall", 0 0;
E_0x55a80aa7b8f0 .event edge, v0x55a80aa7b970_0, v0x55a80aa7ba50_0, v0x55a80aa7bb30_0;
S_0x55a80aa7bd80 .scope module, "i1" "IFID" 3 173, 12 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 64 "A";
    .port_info 4 /INPUT 1 "flush";
    .port_info 5 /INPUT 1 "IFIDWrite";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /OUTPUT 64 "a_out";
v0x55a80aa7c030_0 .net "A", 63 0, v0x55a80aa85430_0;  alias, 1 drivers
v0x55a80aa7c110_0 .net8 "IFIDWrite", 0 0, RS_0x7f101d7b67f8;  alias, 2 drivers
v0x55a80aa7c200_0 .var "a_out", 63 0;
v0x55a80aa7c2a0_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa7c370_0 .net8 "flush", 0 0, RS_0x7f101d7b7fc8;  alias, 2 drivers
v0x55a80aa7c460_0 .var "inst", 31 0;
v0x55a80aa7c520_0 .net "instruction", 31 0, v0x55a80aa81a10_0;  alias, 1 drivers
v0x55a80aa7c5e0_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  alias, 1 drivers
S_0x55a80aa7c7f0 .scope module, "i2" "IDEX" 3 234, 13 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "funct4_in";
    .port_info 3 /INPUT 64 "A_in";
    .port_info 4 /INPUT 64 "readdata1_in";
    .port_info 5 /INPUT 64 "readdata2_in";
    .port_info 6 /INPUT 64 "imm_data_in";
    .port_info 7 /INPUT 5 "rs1_in";
    .port_info 8 /INPUT 5 "rs2_in";
    .port_info 9 /INPUT 5 "rd_in";
    .port_info 10 /INPUT 1 "branch_in";
    .port_info 11 /INPUT 1 "memread_in";
    .port_info 12 /INPUT 1 "memtoreg_in";
    .port_info 13 /INPUT 1 "memwrite_in";
    .port_info 14 /INPUT 1 "aluSrc_in";
    .port_info 15 /INPUT 1 "regwrite_in";
    .port_info 16 /INPUT 2 "Aluop_in";
    .port_info 17 /INPUT 1 "flush";
    .port_info 18 /OUTPUT 64 "a";
    .port_info 19 /OUTPUT 5 "rs1";
    .port_info 20 /OUTPUT 5 "rs2";
    .port_info 21 /OUTPUT 5 "rd";
    .port_info 22 /OUTPUT 64 "imm_data";
    .port_info 23 /OUTPUT 64 "readdata1";
    .port_info 24 /OUTPUT 64 "readdata2";
    .port_info 25 /OUTPUT 4 "funct4_out";
    .port_info 26 /OUTPUT 1 "Branch";
    .port_info 27 /OUTPUT 1 "Memread";
    .port_info 28 /OUTPUT 1 "Memtoreg";
    .port_info 29 /OUTPUT 1 "Memwrite";
    .port_info 30 /OUTPUT 1 "Regwrite";
    .port_info 31 /OUTPUT 1 "Alusrc";
    .port_info 32 /OUTPUT 2 "aluop";
v0x55a80aa7cca0_0 .net "A_in", 63 0, v0x55a80aa7c200_0;  alias, 1 drivers
v0x55a80aa7cdb0_0 .net "Aluop_in", 1 0, v0x55a80aa786a0_0;  alias, 1 drivers
v0x55a80aa7ce80_0 .var "Alusrc", 0 0;
v0x55a80aa7cf50_0 .var "Branch", 0 0;
v0x55a80aa7cff0_0 .var "Memread", 0 0;
v0x55a80aa7d0e0_0 .var "Memtoreg", 0 0;
v0x55a80aa7d180_0 .var "Memwrite", 0 0;
v0x55a80aa7d240_0 .var "Regwrite", 0 0;
v0x55a80aa7d300_0 .var "a", 63 0;
v0x55a80aa7d480_0 .net "aluSrc_in", 0 0, v0x55a80aa787a0_0;  alias, 1 drivers
v0x55a80aa7d550_0 .var "aluop", 1 0;
v0x55a80aa7d620_0 .net "branch_in", 0 0, v0x55a80aa78860_0;  alias, 1 drivers
v0x55a80aa7d6f0_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa7d790_0 .net8 "flush", 0 0, RS_0x7f101d7b7fc8;  alias, 2 drivers
v0x55a80aa7d830_0 .net "funct4_in", 3 0, L_0x55a80aa9d820;  1 drivers
v0x55a80aa7d8d0_0 .var "funct4_out", 3 0;
v0x55a80aa7d9a0_0 .var "imm_data", 63 0;
v0x55a80aa7da40_0 .net "imm_data_in", 63 0, v0x55a80aa81d90_0;  alias, 1 drivers
v0x55a80aa7db20_0 .net "memread_in", 0 0, v0x55a80aa78900_0;  alias, 1 drivers
v0x55a80aa7dbf0_0 .net "memtoreg_in", 0 0, v0x55a80aa789c0_0;  alias, 1 drivers
v0x55a80aa7dcc0_0 .net "memwrite_in", 0 0, v0x55a80aa78ad0_0;  alias, 1 drivers
v0x55a80aa7dd90_0 .var "rd", 4 0;
v0x55a80aa7de60_0 .net "rd_in", 4 0, L_0x55a80aa9ce90;  alias, 1 drivers
v0x55a80aa7df00_0 .var "readdata1", 63 0;
v0x55a80aa7dfd0_0 .net "readdata1_in", 63 0, v0x55a80aa863f0_0;  alias, 1 drivers
v0x55a80aa7e090_0 .var "readdata2", 63 0;
v0x55a80aa7e170_0 .net "readdata2_in", 63 0, v0x55a80aa864b0_0;  alias, 1 drivers
v0x55a80aa7e250_0 .net "regwrite_in", 0 0, v0x55a80aa78c70_0;  alias, 1 drivers
v0x55a80aa7e320_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  alias, 1 drivers
v0x55a80aa7e3f0_0 .var "rs1", 4 0;
v0x55a80aa7e4c0_0 .net "rs1_in", 4 0, L_0x55a80aa9d020;  alias, 1 drivers
v0x55a80aa7e560_0 .var "rs2", 4 0;
v0x55a80aa7e650_0 .net "rs2_in", 4 0, L_0x55a80aa9d260;  alias, 1 drivers
S_0x55a80aa7eb30 .scope module, "i3" "EXMEM" 3 292, 14 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "Adder_out";
    .port_info 3 /INPUT 64 "Result_in_alu";
    .port_info 4 /INPUT 1 "Zero_in";
    .port_info 5 /INPUT 64 "writedata_in";
    .port_info 6 /INPUT 5 "Rd_in";
    .port_info 7 /INPUT 1 "branch_in";
    .port_info 8 /INPUT 1 "memread_in";
    .port_info 9 /INPUT 1 "memtoreg_in";
    .port_info 10 /INPUT 1 "memwrite_in";
    .port_info 11 /INPUT 1 "regwrite_in";
    .port_info 12 /INPUT 1 "flush";
    .port_info 13 /INPUT 1 "addermuxselect_in";
    .port_info 14 /OUTPUT 64 "Adderout";
    .port_info 15 /OUTPUT 1 "zero";
    .port_info 16 /OUTPUT 64 "result_out_alu";
    .port_info 17 /OUTPUT 64 "writedata_out";
    .port_info 18 /OUTPUT 5 "rd";
    .port_info 19 /OUTPUT 1 "Branch";
    .port_info 20 /OUTPUT 1 "Memread";
    .port_info 21 /OUTPUT 1 "Memtoreg";
    .port_info 22 /OUTPUT 1 "Memwrite";
    .port_info 23 /OUTPUT 1 "Regwrite";
    .port_info 24 /OUTPUT 1 "addermuxselect";
v0x55a80aa7f040_0 .net "Adder_out", 63 0, L_0x55a80aa9d960;  alias, 1 drivers
v0x55a80aa7f150_0 .var "Adderout", 63 0;
v0x55a80aa7f210_0 .var "Branch", 0 0;
v0x55a80aa7f2e0_0 .var "Memread", 0 0;
v0x55a80aa7f3b0_0 .var "Memtoreg", 0 0;
v0x55a80aa7f4a0_0 .var "Memwrite", 0 0;
v0x55a80aa7f540_0 .net "Rd_in", 4 0, v0x55a80aa7dd90_0;  alias, 1 drivers
v0x55a80aa7f630_0 .var "Regwrite", 0 0;
v0x55a80aa7f6d0_0 .net "Result_in_alu", 63 0, v0x55a80aa778a0_0;  alias, 1 drivers
v0x55a80aa7f7a0_0 .net "Zero_in", 0 0, v0x55a80aa77b30_0;  alias, 1 drivers
v0x55a80aa7f870_0 .var "addermuxselect", 0 0;
v0x55a80aa7f910_0 .net "addermuxselect_in", 0 0, v0x55a80aa77f50_0;  alias, 1 drivers
v0x55a80aa7f9e0_0 .net "branch_in", 0 0, v0x55a80aa7cf50_0;  alias, 1 drivers
v0x55a80aa7fab0_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa7fb50_0 .net8 "flush", 0 0, RS_0x7f101d7b7fc8;  alias, 2 drivers
v0x55a80aa7fbf0_0 .net "memread_in", 0 0, v0x55a80aa7cff0_0;  alias, 1 drivers
v0x55a80aa7fce0_0 .net "memtoreg_in", 0 0, v0x55a80aa7d0e0_0;  alias, 1 drivers
v0x55a80aa7fd80_0 .net "memwrite_in", 0 0, v0x55a80aa7d180_0;  alias, 1 drivers
v0x55a80aa7fe20_0 .var "rd", 4 0;
v0x55a80aa7fef0_0 .net "regwrite_in", 0 0, v0x55a80aa7d240_0;  alias, 1 drivers
v0x55a80aa7ffc0_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  alias, 1 drivers
v0x55a80aa800b0_0 .var "result_out_alu", 63 0;
v0x55a80aa80150_0 .net "writedata_in", 63 0, v0x55a80aa83630_0;  alias, 1 drivers
v0x55a80aa801f0_0 .var "writedata_out", 63 0;
v0x55a80aa802c0_0 .var "zero", 0 0;
S_0x55a80aa806f0 .scope module, "i4" "MEMWB" 3 326, 15 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "read_data_in";
    .port_info 3 /INPUT 64 "result_alu_in";
    .port_info 4 /INPUT 5 "Rd_in";
    .port_info 5 /INPUT 1 "memtoreg_in";
    .port_info 6 /INPUT 1 "regwrite_in";
    .port_info 7 /OUTPUT 64 "readdata";
    .port_info 8 /OUTPUT 64 "result_alu_out";
    .port_info 9 /OUTPUT 5 "rd";
    .port_info 10 /OUTPUT 1 "Memtoreg";
    .port_info 11 /OUTPUT 1 "Regwrite";
v0x55a80aa80a00_0 .var "Memtoreg", 0 0;
v0x55a80aa80ae0_0 .net "Rd_in", 4 0, v0x55a80aa7fe20_0;  alias, 1 drivers
v0x55a80aa80bf0_0 .var "Regwrite", 0 0;
v0x55a80aa80cc0_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa80d60_0 .net "memtoreg_in", 0 0, v0x55a80aa7f3b0_0;  alias, 1 drivers
v0x55a80aa80e00_0 .var "rd", 4 0;
v0x55a80aa80ed0_0 .net "read_data_in", 63 0, v0x55a80aa7a870_0;  alias, 1 drivers
v0x55a80aa80fa0_0 .var "readdata", 63 0;
v0x55a80aa81040_0 .net "regwrite_in", 0 0, v0x55a80aa7f630_0;  alias, 1 drivers
v0x55a80aa81170_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  alias, 1 drivers
v0x55a80aa81210_0 .net "result_alu_in", 63 0, v0x55a80aa800b0_0;  alias, 1 drivers
v0x55a80aa81300_0 .var "result_alu_out", 63 0;
S_0x55a80aa81560 .scope module, "im" "instruction_memory" 3 159, 16 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "inst_address";
    .port_info 1 /OUTPUT 32 "instruction";
v0x55a80aa81820_0 .net "inst_address", 63 0, v0x55a80aa85430_0;  alias, 1 drivers
v0x55a80aa81950 .array "inst_mem", 0 87, 7 0;
v0x55a80aa81a10_0 .var "instruction", 31 0;
E_0x55a80aa817a0 .event edge, v0x55a80aa4b3f0_0;
S_0x55a80aa81af0 .scope module, "immextr" "data_extractor" 3 209, 17 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "imm_data";
v0x55a80aa81d90_0 .var "imm_data", 63 0;
v0x55a80aa81e70_0 .net "instruction", 31 0, v0x55a80aa7c460_0;  alias, 1 drivers
E_0x55a80aa81d10 .event edge, v0x55a80aa7bb30_0, v0x55a80aa7da40_0;
S_0x55a80aa81fc0 .scope module, "ip" "Parser" 3 185, 18 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v0x55a80aa82290_0 .net "funct3", 2 0, L_0x55a80aa9cf30;  alias, 1 drivers
v0x55a80aa82370_0 .net "funct7", 6 0, L_0x55a80aa9d300;  alias, 1 drivers
v0x55a80aa82450_0 .net "instruction", 31 0, v0x55a80aa7c460_0;  alias, 1 drivers
v0x55a80aa824f0_0 .net "opcode", 6 0, L_0x55a80aa9cdf0;  alias, 1 drivers
v0x55a80aa825e0_0 .net "rd", 4 0, L_0x55a80aa9ce90;  alias, 1 drivers
v0x55a80aa826d0_0 .net "rs1", 4 0, L_0x55a80aa9d020;  alias, 1 drivers
v0x55a80aa827a0_0 .net "rs2", 4 0, L_0x55a80aa9d260;  alias, 1 drivers
L_0x55a80aa9cdf0 .part v0x55a80aa7c460_0, 0, 7;
L_0x55a80aa9ce90 .part v0x55a80aa7c460_0, 7, 5;
L_0x55a80aa9cf30 .part v0x55a80aa7c460_0, 12, 3;
L_0x55a80aa9d020 .part v0x55a80aa7c460_0, 15, 5;
L_0x55a80aa9d260 .part v0x55a80aa7c460_0, 20, 5;
L_0x55a80aa9d300 .part v0x55a80aa7c460_0, 25, 7;
S_0x55a80aa82970 .scope module, "m1" "ThreebyOneMux" 3 259, 19 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 64 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 64 "out";
v0x55a80aa82bd0_0 .net "a", 63 0, v0x55a80aa7df00_0;  alias, 1 drivers
v0x55a80aa82d00_0 .net "b", 63 0, v0x55a80aa84a90_0;  alias, 1 drivers
v0x55a80aa82de0_0 .net "c", 63 0, v0x55a80aa800b0_0;  alias, 1 drivers
v0x55a80aa82e80_0 .var "out", 63 0;
v0x55a80aa82f70_0 .net "sel", 1 0, v0x55a80aa7ae70_0;  alias, 1 drivers
E_0x55a80aa821a0 .event edge, v0x55a80aa7ae70_0, v0x55a80aa781c0_0, v0x55a80aa82d00_0, v0x55a80aa79460_0;
S_0x55a80aa83110 .scope module, "m2" "ThreebyOneMux" 3 264, 19 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 64 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 64 "out";
v0x55a80aa83380_0 .net "a", 63 0, v0x55a80aa7e090_0;  alias, 1 drivers
v0x55a80aa83490_0 .net "b", 63 0, v0x55a80aa84a90_0;  alias, 1 drivers
v0x55a80aa83560_0 .net "c", 63 0, v0x55a80aa800b0_0;  alias, 1 drivers
v0x55a80aa83630_0 .var "out", 63 0;
v0x55a80aa83700_0 .net "sel", 1 0, v0x55a80aa7af70_0;  alias, 1 drivers
E_0x55a80aa832f0 .event edge, v0x55a80aa7af70_0, v0x55a80aa7e090_0, v0x55a80aa82d00_0, v0x55a80aa79460_0;
S_0x55a80aa83850 .scope module, "mux1" "twox1Mux" 3 269, 20 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 64 "Y";
v0x55a80aa83ab0_0 .net "A", 63 0, v0x55a80aa83630_0;  alias, 1 drivers
v0x55a80aa83be0_0 .net "B", 63 0, v0x55a80aa7d9a0_0;  alias, 1 drivers
v0x55a80aa83ca0_0 .net "SEL", 0 0, v0x55a80aa7ce80_0;  alias, 1 drivers
v0x55a80aa83da0_0 .var "Y", 63 0;
E_0x55a80aa83a30 .event edge, v0x55a80aa7ce80_0, v0x55a80aa7d9a0_0, v0x55a80aa80150_0;
S_0x55a80aa83ed0 .scope module, "mux2" "twox1Mux" 3 320, 20 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 64 "Y";
v0x55a80aa84130_0 .net "A", 63 0, L_0x55a80aa8cc30;  alias, 1 drivers
v0x55a80aa84240_0 .net "B", 63 0, v0x55a80aa7f150_0;  alias, 1 drivers
v0x55a80aa84310_0 .net "SEL", 0 0, L_0x55a80aa9da00;  1 drivers
v0x55a80aa843e0_0 .var "Y", 63 0;
E_0x55a80aa840b0 .event edge, v0x55a80aa84310_0, v0x55a80aa7f150_0, v0x55a80aa67a90_0;
S_0x55a80aa84550 .scope module, "mux3" "twox1Mux" 3 334, 20 2 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 64 "Y";
v0x55a80aa847b0_0 .net "A", 63 0, v0x55a80aa81300_0;  alias, 1 drivers
v0x55a80aa848c0_0 .net "B", 63 0, v0x55a80aa80fa0_0;  alias, 1 drivers
v0x55a80aa84990_0 .net "SEL", 0 0, v0x55a80aa80a00_0;  alias, 1 drivers
v0x55a80aa84a90_0 .var "Y", 63 0;
E_0x55a80aa84730 .event edge, v0x55a80aa80a00_0, v0x55a80aa80fa0_0, v0x55a80aa81300_0;
S_0x55a80aa84bc0 .scope module, "p_flush" "pipeline_flush" 3 134, 21 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /OUTPUT 1 "flush";
v0x55a80aa84e80_0 .net "branch", 0 0, L_0x55a80aa67970;  1 drivers
v0x55a80aa84f60_0 .var "flush", 0 0;
E_0x55a80aa84e00 .event edge, v0x55a80aa84e80_0;
S_0x55a80aa85060 .scope module, "pc" "program_counter" 3 150, 22 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "PC_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /OUTPUT 64 "PC_out";
v0x55a80aa85320_0 .net "PC_in", 63 0, v0x55a80aa843e0_0;  alias, 1 drivers
v0x55a80aa85430_0 .var "PC_out", 63 0;
v0x55a80aa854d0_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa855a0_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  alias, 1 drivers
v0x55a80aa856d0_0 .net8 "stall", 0 0, RS_0x7f101d7b67f8;  alias, 2 drivers
E_0x55a80aa852c0 .event posedge, v0x55a80aa7c5e0_0, v0x55a80aa79560_0;
S_0x55a80aa857f0 .scope module, "regfile" "registerFile" 3 216, 23 1 0, S_0x55a80aa362c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 64 "writedata";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 64 "readdata1";
    .port_info 8 /OUTPUT 64 "readdata2";
    .port_info 9 /OUTPUT 64 "r8";
    .port_info 10 /OUTPUT 64 "r19";
    .port_info 11 /OUTPUT 64 "r20";
    .port_info 12 /OUTPUT 64 "r21";
    .port_info 13 /OUTPUT 64 "r22";
v0x55a80aa86680_8 .array/port v0x55a80aa86680, 8;
L_0x55a80aa8ccd0 .functor BUFZ 64, v0x55a80aa86680_8, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55a80aa86680_19 .array/port v0x55a80aa86680, 19;
L_0x55a80aa9d3e0 .functor BUFZ 64, v0x55a80aa86680_19, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55a80aa86680_20 .array/port v0x55a80aa86680, 20;
L_0x55a80aa9d4a0 .functor BUFZ 64, v0x55a80aa86680_20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55a80aa86680_26 .array/port v0x55a80aa86680, 26;
L_0x55a80aa9d560 .functor BUFZ 64, v0x55a80aa86680_26, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55a80aa86680_27 .array/port v0x55a80aa86680, 27;
L_0x55a80aa9d620 .functor BUFZ 64, v0x55a80aa86680_27, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55a80aa85d90_0 .net "clk", 0 0, v0x55a80aa8c1b0_0;  alias, 1 drivers
v0x55a80aa85e50_0 .net "r19", 63 0, L_0x55a80aa9d3e0;  alias, 1 drivers
v0x55a80aa85f30_0 .net "r20", 63 0, L_0x55a80aa9d4a0;  alias, 1 drivers
v0x55a80aa85ff0_0 .net "r21", 63 0, L_0x55a80aa9d560;  alias, 1 drivers
v0x55a80aa860d0_0 .net "r22", 63 0, L_0x55a80aa9d620;  alias, 1 drivers
v0x55a80aa86200_0 .net "r8", 63 0, L_0x55a80aa8ccd0;  alias, 1 drivers
v0x55a80aa862e0_0 .net "rd", 4 0, v0x55a80aa80e00_0;  alias, 1 drivers
v0x55a80aa863f0_0 .var "readdata1", 63 0;
v0x55a80aa864b0_0 .var "readdata2", 63 0;
v0x55a80aa865e0_0 .net "reg_write", 0 0, v0x55a80aa80bf0_0;  alias, 1 drivers
v0x55a80aa86680 .array "registers", 0 31, 63 0;
v0x55a80aa86c30_0 .net "reset", 0 0, v0x55a80aa8ca60_0;  alias, 1 drivers
v0x55a80aa86cd0_0 .net "rs1", 4 0, L_0x55a80aa9d020;  alias, 1 drivers
v0x55a80aa86de0_0 .net "rs2", 4 0, L_0x55a80aa9d260;  alias, 1 drivers
v0x55a80aa86ef0_0 .net "writedata", 63 0, v0x55a80aa84a90_0;  alias, 1 drivers
E_0x55a80aa85bb0 .event negedge, v0x55a80aa79560_0;
v0x55a80aa86680_0 .array/port v0x55a80aa86680, 0;
v0x55a80aa86680_1 .array/port v0x55a80aa86680, 1;
E_0x55a80aa85c30/0 .event edge, v0x55a80aa7c5e0_0, v0x55a80aa7e4c0_0, v0x55a80aa86680_0, v0x55a80aa86680_1;
v0x55a80aa86680_2 .array/port v0x55a80aa86680, 2;
v0x55a80aa86680_3 .array/port v0x55a80aa86680, 3;
v0x55a80aa86680_4 .array/port v0x55a80aa86680, 4;
v0x55a80aa86680_5 .array/port v0x55a80aa86680, 5;
E_0x55a80aa85c30/1 .event edge, v0x55a80aa86680_2, v0x55a80aa86680_3, v0x55a80aa86680_4, v0x55a80aa86680_5;
v0x55a80aa86680_6 .array/port v0x55a80aa86680, 6;
v0x55a80aa86680_7 .array/port v0x55a80aa86680, 7;
v0x55a80aa86680_9 .array/port v0x55a80aa86680, 9;
E_0x55a80aa85c30/2 .event edge, v0x55a80aa86680_6, v0x55a80aa86680_7, v0x55a80aa86680_8, v0x55a80aa86680_9;
v0x55a80aa86680_10 .array/port v0x55a80aa86680, 10;
v0x55a80aa86680_11 .array/port v0x55a80aa86680, 11;
v0x55a80aa86680_12 .array/port v0x55a80aa86680, 12;
v0x55a80aa86680_13 .array/port v0x55a80aa86680, 13;
E_0x55a80aa85c30/3 .event edge, v0x55a80aa86680_10, v0x55a80aa86680_11, v0x55a80aa86680_12, v0x55a80aa86680_13;
v0x55a80aa86680_14 .array/port v0x55a80aa86680, 14;
v0x55a80aa86680_15 .array/port v0x55a80aa86680, 15;
v0x55a80aa86680_16 .array/port v0x55a80aa86680, 16;
v0x55a80aa86680_17 .array/port v0x55a80aa86680, 17;
E_0x55a80aa85c30/4 .event edge, v0x55a80aa86680_14, v0x55a80aa86680_15, v0x55a80aa86680_16, v0x55a80aa86680_17;
v0x55a80aa86680_18 .array/port v0x55a80aa86680, 18;
v0x55a80aa86680_21 .array/port v0x55a80aa86680, 21;
E_0x55a80aa85c30/5 .event edge, v0x55a80aa86680_18, v0x55a80aa86680_19, v0x55a80aa86680_20, v0x55a80aa86680_21;
v0x55a80aa86680_22 .array/port v0x55a80aa86680, 22;
v0x55a80aa86680_23 .array/port v0x55a80aa86680, 23;
v0x55a80aa86680_24 .array/port v0x55a80aa86680, 24;
v0x55a80aa86680_25 .array/port v0x55a80aa86680, 25;
E_0x55a80aa85c30/6 .event edge, v0x55a80aa86680_22, v0x55a80aa86680_23, v0x55a80aa86680_24, v0x55a80aa86680_25;
v0x55a80aa86680_28 .array/port v0x55a80aa86680, 28;
v0x55a80aa86680_29 .array/port v0x55a80aa86680, 29;
E_0x55a80aa85c30/7 .event edge, v0x55a80aa86680_26, v0x55a80aa86680_27, v0x55a80aa86680_28, v0x55a80aa86680_29;
v0x55a80aa86680_30 .array/port v0x55a80aa86680, 30;
v0x55a80aa86680_31 .array/port v0x55a80aa86680, 31;
E_0x55a80aa85c30/8 .event edge, v0x55a80aa86680_30, v0x55a80aa86680_31, v0x55a80aa7e650_0;
E_0x55a80aa85c30 .event/or E_0x55a80aa85c30/0, E_0x55a80aa85c30/1, E_0x55a80aa85c30/2, E_0x55a80aa85c30/3, E_0x55a80aa85c30/4, E_0x55a80aa85c30/5, E_0x55a80aa85c30/6, E_0x55a80aa85c30/7, E_0x55a80aa85c30/8;
    .scope S_0x55a80aa84bc0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa84f60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55a80aa84bc0;
T_1 ;
    %wait E_0x55a80aa84e00;
    %load/vec4 v0x55a80aa84e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa84f60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa84f60_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a80aa7b6d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7bc20_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55a80aa7b6d0;
T_3 ;
    %wait E_0x55a80aa7b8f0;
    %load/vec4 v0x55a80aa7b970_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7ba50_0;
    %load/vec4 v0x55a80aa7bb30_0;
    %parti/s 5, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7ba50_0;
    %load/vec4 v0x55a80aa7bb30_0;
    %parti/s 5, 20, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa7bc20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7bc20_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a80aa85060;
T_4 ;
    %wait E_0x55a80aa852c0;
    %load/vec4 v0x55a80aa855a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa85430_0, 0, 64;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a80aa856d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55a80aa85320_0;
    %store/vec4 v0x55a80aa85430_0, 0, 64;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a80aa81560;
T_5 ;
    %pushi/vec4 2323, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 1075, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 78907491, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 8392371, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 264627, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 20548019, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 20548019, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 20548019, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 46040675, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 2002579, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 9013651, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 605443, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 638339, 0, 32;
    %split/vec4 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 29181027, 0, 32;
    %split/vec4 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 4261414115, 0, 32;
    %split/vec4 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 27263667, 0, 32;
    %split/vec4 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 28913699, 0, 32;
    %split/vec4 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 5877795, 0, 32;
    %split/vec4 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 4227861731, 0, 32;
    %split/vec4 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 1311763, 0, 32;
    %split/vec4 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 8980755, 0, 32;
    %split/vec4 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %pushi/vec4 4194306787, 0, 32;
    %split/vec4 8;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %split/vec4 8;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa81950, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x55a80aa81560;
T_6 ;
    %wait E_0x55a80aa817a0;
    %load/vec4 v0x55a80aa81820_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa81950, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81a10_0, 4, 8;
    %load/vec4 v0x55a80aa81820_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa81950, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81a10_0, 4, 8;
    %load/vec4 v0x55a80aa81820_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa81950, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81a10_0, 4, 8;
    %load/vec4 v0x55a80aa81820_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa81950, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81a10_0, 4, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a80aa7bd80;
T_7 ;
    %wait E_0x55a80aa70f00;
    %load/vec4 v0x55a80aa7c5e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x55a80aa7c370_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a80aa7c460_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa7c200_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a80aa7c110_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55a80aa7c520_0;
    %store/vec4 v0x55a80aa7c460_0, 0, 32;
    %load/vec4 v0x55a80aa7c030_0;
    %store/vec4 v0x55a80aa7c200_0, 0, 64;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a80aa78350;
T_8 ;
    %wait E_0x55a80aa70620;
    %load/vec4 v0x55a80aa78b90_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a80aa78b90_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55a80aa78b90_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55a80aa78b90_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55a80aa78b90_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55a80aa78d30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa787a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa789c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa78860_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa786a0_0, 0, 2;
T_8.10 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a80aa81af0;
T_9 ;
    %wait E_0x55a80aa81d10;
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81d90_0, 4, 12;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81d90_0, 4, 12;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a80aa81e70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa81d90_0, 4, 12;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55a80aa81d90_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x55a80aa81d90_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a80aa81d90_0, 0, 64;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a80aa857f0;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa86680, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x55a80aa857f0;
T_11 ;
    %wait E_0x55a80aa85c30;
    %load/vec4 v0x55a80aa86c30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa863f0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa864b0_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a80aa86cd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa86680, 4;
    %store/vec4 v0x55a80aa863f0_0, 0, 64;
    %load/vec4 v0x55a80aa86de0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa86680, 4;
    %store/vec4 v0x55a80aa864b0_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a80aa857f0;
T_12 ;
    %wait E_0x55a80aa85bb0;
    %load/vec4 v0x55a80aa865e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55a80aa86ef0_0;
    %load/vec4 v0x55a80aa862e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa86680, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a80aa7c7f0;
T_13 ;
    %wait E_0x55a80aa70f00;
    %load/vec4 v0x55a80aa7e320_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x55a80aa7d790_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa7d300_0, 0, 64;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a80aa7e3f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a80aa7e560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a80aa7dd90_0, 0, 5;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa7d9a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa7df00_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa7e090_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a80aa7d8d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7cf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7cff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7d0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7ce80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa7d550_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a80aa7cca0_0;
    %store/vec4 v0x55a80aa7d300_0, 0, 64;
    %load/vec4 v0x55a80aa7e4c0_0;
    %store/vec4 v0x55a80aa7e3f0_0, 0, 5;
    %load/vec4 v0x55a80aa7e650_0;
    %store/vec4 v0x55a80aa7e560_0, 0, 5;
    %load/vec4 v0x55a80aa7de60_0;
    %store/vec4 v0x55a80aa7dd90_0, 0, 5;
    %load/vec4 v0x55a80aa7da40_0;
    %store/vec4 v0x55a80aa7d9a0_0, 0, 64;
    %load/vec4 v0x55a80aa7dfd0_0;
    %store/vec4 v0x55a80aa7df00_0, 0, 64;
    %load/vec4 v0x55a80aa7e170_0;
    %store/vec4 v0x55a80aa7e090_0, 0, 64;
    %load/vec4 v0x55a80aa7d830_0;
    %store/vec4 v0x55a80aa7d8d0_0, 0, 4;
    %load/vec4 v0x55a80aa7d620_0;
    %store/vec4 v0x55a80aa7cf50_0, 0, 1;
    %load/vec4 v0x55a80aa7db20_0;
    %store/vec4 v0x55a80aa7cff0_0, 0, 1;
    %load/vec4 v0x55a80aa7dbf0_0;
    %store/vec4 v0x55a80aa7d0e0_0, 0, 1;
    %load/vec4 v0x55a80aa7dcc0_0;
    %store/vec4 v0x55a80aa7d180_0, 0, 1;
    %load/vec4 v0x55a80aa7e250_0;
    %store/vec4 v0x55a80aa7d240_0, 0, 1;
    %load/vec4 v0x55a80aa7d480_0;
    %store/vec4 v0x55a80aa7ce80_0, 0, 1;
    %load/vec4 v0x55a80aa7cdb0_0;
    %store/vec4 v0x55a80aa7d550_0, 0, 2;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a80aa82970;
T_14 ;
    %wait E_0x55a80aa821a0;
    %load/vec4 v0x55a80aa82f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x55a80aa82bd0_0;
    %store/vec4 v0x55a80aa82e80_0, 0, 64;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x55a80aa82d00_0;
    %store/vec4 v0x55a80aa82e80_0, 0, 64;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55a80aa82de0_0;
    %store/vec4 v0x55a80aa82e80_0, 0, 64;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55a80aa83110;
T_15 ;
    %wait E_0x55a80aa832f0;
    %load/vec4 v0x55a80aa83700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x55a80aa83380_0;
    %store/vec4 v0x55a80aa83630_0, 0, 64;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x55a80aa83490_0;
    %store/vec4 v0x55a80aa83630_0, 0, 64;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55a80aa83560_0;
    %store/vec4 v0x55a80aa83630_0, 0, 64;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55a80aa83850;
T_16 ;
    %wait E_0x55a80aa83a30;
    %load/vec4 v0x55a80aa83ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55a80aa83ab0_0;
    %store/vec4 v0x55a80aa83da0_0, 0, 64;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55a80aa83be0_0;
    %store/vec4 v0x55a80aa83da0_0, 0, 64;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a80aa77580;
T_17 ;
    %wait E_0x55a80aa705a0;
    %load/vec4 v0x55a80aa77790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x55a80aa77960_0;
    %load/vec4 v0x55a80aa77a50_0;
    %and;
    %store/vec4 v0x55a80aa778a0_0, 0, 64;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x55a80aa77960_0;
    %load/vec4 v0x55a80aa77a50_0;
    %or;
    %store/vec4 v0x55a80aa778a0_0, 0, 64;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x55a80aa77960_0;
    %load/vec4 v0x55a80aa77a50_0;
    %add;
    %store/vec4 v0x55a80aa778a0_0, 0, 64;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x55a80aa77960_0;
    %load/vec4 v0x55a80aa77a50_0;
    %sub;
    %store/vec4 v0x55a80aa778a0_0, 0, 64;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55a80aa77960_0;
    %load/vec4 v0x55a80aa77a50_0;
    %or;
    %inv;
    %store/vec4 v0x55a80aa778a0_0, 0, 64;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55a80aa778a0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa77b30_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa77b30_0, 0, 1;
T_17.7 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55a80aa6c4b0;
T_18 ;
    %wait E_0x55a80aa6f380;
    %load/vec4 v0x55a80aa05650_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a80a999d00_0, 0, 4;
T_18.0 ;
    %load/vec4 v0x55a80aa05650_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a80a999d00_0, 0, 4;
T_18.2 ;
    %load/vec4 v0x55a80aa05650_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x55a80a96e360_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55a80a999d00_0, 0, 4;
T_18.6 ;
    %load/vec4 v0x55a80a96e360_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_18.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a80a999d00_0, 0, 4;
T_18.8 ;
    %load/vec4 v0x55a80a96e360_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55a80a999d00_0, 0, 4;
T_18.10 ;
    %load/vec4 v0x55a80a96e360_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55a80a999d00_0, 0, 4;
T_18.12 ;
T_18.4 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55a80aa7eb30;
T_19 ;
    %wait E_0x55a80aa70f00;
    %load/vec4 v0x55a80aa7ffc0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x55a80aa7fb50_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa7f150_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa802c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa800b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa801f0_0, 0, 64;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a80aa7fe20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7f2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7f630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa7f870_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55a80aa7f040_0;
    %store/vec4 v0x55a80aa7f150_0, 0, 64;
    %load/vec4 v0x55a80aa7f7a0_0;
    %store/vec4 v0x55a80aa802c0_0, 0, 1;
    %load/vec4 v0x55a80aa7f6d0_0;
    %store/vec4 v0x55a80aa800b0_0, 0, 64;
    %load/vec4 v0x55a80aa80150_0;
    %store/vec4 v0x55a80aa801f0_0, 0, 64;
    %load/vec4 v0x55a80aa7f540_0;
    %store/vec4 v0x55a80aa7fe20_0, 0, 5;
    %load/vec4 v0x55a80aa7f9e0_0;
    %store/vec4 v0x55a80aa7f210_0, 0, 1;
    %load/vec4 v0x55a80aa7fbf0_0;
    %store/vec4 v0x55a80aa7f2e0_0, 0, 1;
    %load/vec4 v0x55a80aa7fce0_0;
    %store/vec4 v0x55a80aa7f3b0_0, 0, 1;
    %load/vec4 v0x55a80aa7fd80_0;
    %store/vec4 v0x55a80aa7f4a0_0, 0, 1;
    %load/vec4 v0x55a80aa7fef0_0;
    %store/vec4 v0x55a80aa7f630_0, 0, 1;
    %load/vec4 v0x55a80aa7f910_0;
    %store/vec4 v0x55a80aa7f870_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55a80aa78f10;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a80aa79d50_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55a80aa79d50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55a80aa79d50_0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa79d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a80aa79d50_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55a80aa78f10;
T_21 ;
    %wait E_0x55a80aa70f40;
    %load/vec4 v0x55a80aa7a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a80aa79e30, 4;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a80aa7a870_0, 4, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55a80aa78f10;
T_22 ;
    %wait E_0x55a80aa70f00;
    %load/vec4 v0x55a80aa7a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x55a80aa79460_0;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
    %load/vec4 v0x55a80aa7a950_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x55a80aa79460_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a80aa79e30, 4, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55a80aa83ed0;
T_23 ;
    %wait E_0x55a80aa840b0;
    %load/vec4 v0x55a80aa84310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x55a80aa84130_0;
    %store/vec4 v0x55a80aa843e0_0, 0, 64;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55a80aa84240_0;
    %store/vec4 v0x55a80aa843e0_0, 0, 64;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55a80aa806f0;
T_24 ;
    %wait E_0x55a80aa70f00;
    %load/vec4 v0x55a80aa81170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa80fa0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a80aa81300_0, 0, 64;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a80aa80e00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa80a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa80bf0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55a80aa80ed0_0;
    %store/vec4 v0x55a80aa80fa0_0, 0, 64;
    %load/vec4 v0x55a80aa81210_0;
    %store/vec4 v0x55a80aa81300_0, 0, 64;
    %load/vec4 v0x55a80aa80ae0_0;
    %store/vec4 v0x55a80aa80e00_0, 0, 5;
    %load/vec4 v0x55a80aa80d60_0;
    %store/vec4 v0x55a80aa80a00_0, 0, 1;
    %load/vec4 v0x55a80aa81040_0;
    %store/vec4 v0x55a80aa80bf0_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55a80aa84550;
T_25 ;
    %wait E_0x55a80aa84730;
    %load/vec4 v0x55a80aa84990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x55a80aa847b0_0;
    %store/vec4 v0x55a80aa84a90_0, 0, 64;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55a80aa848c0_0;
    %store/vec4 v0x55a80aa84a90_0, 0, 64;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55a80aa7abf0;
T_26 ;
    %wait E_0x55a80aa7add0;
    %load/vec4 v0x55a80aa7b1f0_0;
    %load/vec4 v0x55a80aa7b050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a80aa7ae70_0, 0, 2;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55a80aa7b320_0;
    %load/vec4 v0x55a80aa7b050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b4c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0x55a80aa7b1f0_0;
    %load/vec4 v0x55a80aa7b050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a80aa7ae70_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa7ae70_0, 0, 2;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0x55a80aa7b1f0_0;
    %load/vec4 v0x55a80aa7b110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a80aa7af70_0, 0, 2;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x55a80aa7b320_0;
    %load/vec4 v0x55a80aa7b110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b4c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b320_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0x55a80aa7b400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55a80aa7b1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a80aa7b1f0_0;
    %load/vec4 v0x55a80aa7b110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a80aa7af70_0, 0, 2;
    %jmp T_26.7;
T_26.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a80aa7af70_0, 0, 2;
T_26.7 ;
T_26.5 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55a80aa77ce0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x55a80aa77ce0;
T_28 ;
    %wait E_0x55a80aa705e0;
    %load/vec4 v0x55a80aa780f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x55a80aa781c0_0;
    %load/vec4 v0x55a80aa78030_0;
    %cmp/e;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
T_28.5 ;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x55a80aa781c0_0;
    %load/vec4 v0x55a80aa78030_0;
    %cmp/u;
    %jmp/0xz  T_28.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
T_28.7 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55a80aa78030_0;
    %load/vec4 v0x55a80aa781c0_0;
    %cmp/u;
    %jmp/0xz  T_28.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
    %jmp T_28.9;
T_28.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa77f50_0, 0, 1;
T_28.9 ;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55a80aa6de50;
T_29 ;
    %delay 5000, 0;
    %load/vec4 v0x55a80aa8c1b0_0;
    %inv;
    %store/vec4 v0x55a80aa8c1b0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55a80aa6de50;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa8c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a80aa8ca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa8cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa8c9a0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55a80aa8c270_0, 0, 64;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x55a80aa8c350_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x55a80aa8c410_0, 0, 64;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x55a80aa8c4f0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55a80aa8c620_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x55a80aa8c700_0, 0, 64;
    %pushi/vec4 7, 0, 64;
    %store/vec4 v0x55a80aa8c7e0_0, 0, 64;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55a80aa8c8c0_0, 0, 64;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a80aa8ca60_0, 0, 1;
    %delay 100000, 0;
    %delay 100000, 0;
    %delay 100000, 0;
    %delay 100000, 0;
    %delay 100000, 0;
    %delay 100000, 0;
    %delay 100000, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x55a80aa6de50;
T_31 ;
    %vpi_call 2 91 "$monitor", "Time: %0t | PC: %h | Instruction: %h | RegWrite: %b | WriteData: %h", $time, v0x55a80aa8ad90_0, v0x55a80aa8a260_0, v0x55a80aa8b700_0, v0x55a80aa8bdd0_0 {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./alu_control.sv";
    "./adder.sv";
    "./alu_64bit.sv";
    "./branching_unit.sv";
    "./control_unit.sv";
    "./data_memory.sv";
    "./ForwardingUnit.sv";
    "./hazard_detection_unit.sv";
    "./IFID.sv";
    "./IDEX.sv";
    "./EXMEM.sv";
    "./MEMWB.sv";
    "./instruction_memory.sv";
    "./imm_data_extractor.sv";
    "./instruction_parser.sv";
    "./ThreebyOneMux.sv";
    "./2_1mux.sv";
    "./pipeline_flush.sv";
    "./program_counter.sv";
    "./reg_file.sv";
