<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/mips/isa.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/mips/isa.hh</h1><a href="mips_2isa_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __ARCH_MIPS_ISA_HH__</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_MIPS_ISA_HH__</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &lt;queue&gt;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &lt;string&gt;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &lt;vector&gt;</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="mips_2registers_8hh.html">arch/mips/registers.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2types_8hh.html">arch/mips/types.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="fault__fwd_8hh.html">sim/fault_fwd.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;
<a name="l00045"></a>00045 <span class="keyword">class </span><a class="code" href="classCheckpoint.html">Checkpoint</a>;
<a name="l00046"></a>00046 <span class="keyword">class </span><a class="code" href="classEventManager.html">EventManager</a>;
<a name="l00047"></a>00047 <span class="keyword">struct </span>MipsISAParams;
<a name="l00048"></a>00048 <span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="keyword">namespace </span>MipsISA
<a name="l00051"></a>00051 {
<a name="l00052"></a><a class="code" href="classMipsISA_1_1ISA.html">00052</a>     <span class="keyword">class </span><a class="code" href="classMipsISA_1_1ISA.html">ISA</a> : <span class="keyword">public</span> <a class="code" href="classm5_1_1SimObject_1_1SimObject.html">SimObject</a>
<a name="l00053"></a>00053     {
<a name="l00054"></a>00054       <span class="keyword">public</span>:
<a name="l00055"></a>00055         <span class="comment">// The MIPS name for this file is CP0 or Coprocessor 0</span>
<a name="l00056"></a><a class="code" href="classMipsISA_1_1ISA.html#a21db2c38ad074e55f2b584fb5a5d37f3">00056</a>         <span class="keyword">typedef</span> <a class="code" href="classMipsISA_1_1ISA.html">ISA</a> <a class="code" href="classMipsISA_1_1ISA.html">CP0</a>;
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">00058</a>         <span class="keyword">typedef</span> MipsISAParams <a class="code" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a>;
<a name="l00059"></a>00059 
<a name="l00060"></a>00060       <span class="keyword">protected</span>:
<a name="l00061"></a>00061         <span class="comment">// Number of threads and vpes an individual ISA state can handle</span>
<a name="l00062"></a><a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">00062</a>         uint8_t <a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a>;
<a name="l00063"></a><a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">00063</a>         uint8_t <a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a>;
<a name="l00064"></a>00064 
<a name="l00065"></a><a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">00065</a>         <span class="keyword">enum</span> <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a> {
<a name="l00066"></a><a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">00066</a>             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>,
<a name="l00067"></a><a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">00067</a>             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>,
<a name="l00068"></a><a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">00068</a>             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>
<a name="l00069"></a>00069         };
<a name="l00070"></a>00070 
<a name="l00071"></a><a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">00071</a>         <a class="code" href="classstd_1_1vector.html">std::vector&lt;std::vector&lt;MiscReg&gt;</a> &gt; <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>;
<a name="l00072"></a><a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">00072</a>         <a class="code" href="classstd_1_1vector.html">std::vector&lt;std::vector&lt;MiscReg&gt;</a> &gt; <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>;
<a name="l00073"></a><a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">00073</a>         <a class="code" href="classstd_1_1vector.html">std::vector&lt;BankType&gt;</a> <a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075       <span class="keyword">public</span>:
<a name="l00076"></a>00076         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a>();
<a name="l00077"></a>00077 
<a name="l00078"></a>00078         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#af9cb72b444a0f6c58cb2ca90573144eb">configCP</a>();
<a name="l00079"></a>00079 
<a name="l00080"></a>00080         <span class="keywordtype">unsigned</span> <a class="code" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);
<a name="l00081"></a>00081 
<a name="l00083"></a>00083         <span class="comment">//</span>
<a name="l00084"></a>00084         <span class="comment">// READ/WRITE CP0 STATE</span>
<a name="l00085"></a>00085         <span class="comment">//</span>
<a name="l00086"></a>00086         <span class="comment">//</span>
<a name="l00088"></a>00088 <span class="comment"></span>        <span class="comment">//@TODO: MIPS MT&apos;s register view automatically connects</span>
<a name="l00089"></a>00089         <span class="comment">//       Status to TCStatus depending on current thread</span>
<a name="l00090"></a><a class="code" href="classMipsISA_1_1ISA.html#ab5936dc40fc4dbeac3066d5d7cffeb11">00090</a>         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#ab5936dc40fc4dbeac3066d5d7cffeb11">updateCP0ReadView</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) { }
<a name="l00091"></a>00091         <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);
<a name="l00092"></a>00092 
<a name="l00093"></a>00093         <span class="comment">//template &lt;class TC&gt;</span>
<a name="l00094"></a>00094         <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="code" href="classMipsISA_1_1ISA.html#a81ac5a0c0d9b625997d7737f911743b1">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg,
<a name="l00095"></a>00095                             <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="code" href="classMipsISA_1_1ISA.html#aadf74b7e5f09ecd0cc35aeb0a25b4420">filterCP0Write</a>(<span class="keywordtype">int</span> misc_reg, <span class="keywordtype">int</span> reg_sel, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00098"></a>00098         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);
<a name="l00099"></a>00099         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>,
<a name="l00100"></a>00100                                 <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);
<a name="l00101"></a>00101 
<a name="l00102"></a>00102         <span class="comment">//template &lt;class TC&gt;</span>
<a name="l00103"></a>00103         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#ab85b054f14d72781b7f540270867e2df">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <span class="keyword">const</span> <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;<a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>,
<a name="l00104"></a>00104                         <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);
<a name="l00105"></a>00105 
<a name="l00107"></a>00107         <span class="comment">//</span>
<a name="l00108"></a>00108         <span class="comment">// DECLARE INTERFACE THAT WILL ALLOW A MiscRegFile (Cop0)</span>
<a name="l00109"></a>00109         <span class="comment">// TO SCHEDULE EVENTS</span>
<a name="l00110"></a>00110         <span class="comment">//</span>
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113         <span class="comment">// Flag that is set when CP0 state has been written to.</span>
<a name="l00114"></a><a class="code" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">00114</a>         <span class="keywordtype">bool</span> <a class="code" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">cp0Updated</a>;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116         <span class="comment">// Enumerated List of CP0 Event Types</span>
<a name="l00117"></a><a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">00117</a>         <span class="keyword">enum</span> <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a> {
<a name="l00118"></a><a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">00118</a>             <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>
<a name="l00119"></a>00119         };
<a name="l00120"></a>00120 
<a name="l00121"></a>00121         <span class="comment">// Declare A CP0Event Class for scheduling</span>
<a name="l00122"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html">00122</a>         <span class="keyword">class </span><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a> : <span class="keyword">public</span> <a class="code" href="classEvent.html">Event</a>
<a name="l00123"></a>00123         {
<a name="l00124"></a>00124           <span class="keyword">protected</span>:
<a name="l00125"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ae159fdf8262db4f0694422aa1d3c6d81">00125</a>             <a class="code" href="classMipsISA_1_1ISA.html">ISA::CP0</a> *<a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ae159fdf8262db4f0694422aa1d3c6d81">cp0</a>;
<a name="l00126"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#add0eb5e06b5f70ce354db415a720abc4">00126</a>             <a class="code" href="classBaseCPU.html">BaseCPU</a> *<a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#add0eb5e06b5f70ce354db415a720abc4">cpu</a>;
<a name="l00127"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ac74bfe0d0d55cfd34a00200ffd9fe744">00127</a>             <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#ac74bfe0d0d55cfd34a00200ffd9fe744">cp0EventType</a>;
<a name="l00128"></a><a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a68714ceb74c60ea7ef5dec335bb6c5d7">00128</a>             <a class="code" href="classRefCountingPtr.html">Fault</a> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a68714ceb74c60ea7ef5dec335bb6c5d7">fault</a>;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130           <span class="keyword">public</span>:
<a name="l00132"></a>00132             <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a848116217afbda1fa62cd60e15a62549">CP0Event</a>(<a class="code" href="classMipsISA_1_1ISA.html">CP0</a> *_cp0, <a class="code" href="classBaseCPU.html">BaseCPU</a> *_cpu, <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a> e_type);
<a name="l00133"></a>00133 
<a name="l00135"></a>00135             <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a2e9c5136d19b1a95fc427e0852deab5c">process</a>();
<a name="l00136"></a>00136 
<a name="l00138"></a>00138             <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a5a14fe478e2393ff51f02e9b7be27e00">description</a>() <span class="keyword">const</span>;
<a name="l00139"></a>00139 
<a name="l00141"></a>00141             <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#af53dcbdc9da1cc615d43ff3bd2b4162c">scheduleEvent</a>(<a class="code" href="classm5_1_1params_1_1Cycles.html">Cycles</a> delay);
<a name="l00142"></a>00142 
<a name="l00144"></a>00144             <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA_1_1CP0Event.html#a8521a64adc8d310754330bc7dfe48831">unscheduleEvent</a>();
<a name="l00145"></a>00145         };
<a name="l00146"></a>00146 
<a name="l00147"></a>00147         <span class="comment">// Schedule a CP0 Update Event</span>
<a name="l00148"></a>00148         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a85221cc4f7fe8618574a72b6410318f4">scheduleCP0Update</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="code" href="classm5_1_1params_1_1Cycles.html">Cycles</a> delay = <a class="code" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0));
<a name="l00149"></a>00149 
<a name="l00150"></a>00150         <span class="comment">// If any changes have been made, then check the state for changes</span>
<a name="l00151"></a>00151         <span class="comment">// and if necessary alert the CPU</span>
<a name="l00152"></a>00152         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a872038d84b4cde793f5f2f7b75df3293">updateCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *cpu);
<a name="l00153"></a>00153 
<a name="l00154"></a>00154         <span class="comment">// Keep a List of CPU Events that need to be deallocated</span>
<a name="l00155"></a><a class="code" href="classMipsISA_1_1ISA.html#a8adab10ee83d624a89033e9d1979662e">00155</a>         std::queue&lt;CP0Event*&gt; <a class="code" href="classMipsISA_1_1ISA.html#a8adab10ee83d624a89033e9d1979662e">cp0EventRemoveList</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a><a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">00157</a>         <span class="keyword">static</span> std::string <a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a>[<a class="code" href="namespaceMipsISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>];
<a name="l00158"></a>00158 
<a name="l00159"></a>00159       <span class="keyword">public</span>:
<a name="l00160"></a><a class="code" href="classMipsISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">00160</a>         <span class="keywordtype">void</span> <a class="code" href="classMipsISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">startup</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>) {}
<a name="l00161"></a>00161 
<a name="l00163"></a>00163         <span class="keyword">using</span> <a class="code" href="classSimObject.html#aecc7d8debf54990ffeaaed5bac7d7d81">SimObject::startup</a>;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165         <span class="keyword">const</span> <a class="code" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *<a class="code" href="classMipsISA_1_1ISA.html#a79943ccd051cbee11887e08c12997892">params</a>() <span class="keyword">const</span>;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167         <a class="code" href="classMipsISA_1_1ISA.html#ae9132e021b3f3b20c917fc328a056bbd">ISA</a>(<a class="code" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>);
<a name="l00168"></a>00168 
<a name="l00169"></a>00169         <span class="keywordtype">int</span>
<a name="l00170"></a><a class="code" href="classMipsISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">00170</a>         <a class="code" href="classMipsISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">flattenIntIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>)<span class="keyword"> const</span>
<a name="l00171"></a>00171 <span class="keyword">        </span>{
<a name="l00172"></a>00172             <span class="keywordflow">return</span> reg;
<a name="l00173"></a>00173         }
<a name="l00174"></a>00174 
<a name="l00175"></a>00175         <span class="keywordtype">int</span>
<a name="l00176"></a><a class="code" href="classMipsISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">00176</a>         <a class="code" href="classMipsISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">flattenFloatIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>)<span class="keyword"> const</span>
<a name="l00177"></a>00177 <span class="keyword">        </span>{
<a name="l00178"></a>00178             <span class="keywordflow">return</span> reg;
<a name="l00179"></a>00179         }
<a name="l00180"></a>00180 
<a name="l00181"></a>00181         <span class="comment">// dummy</span>
<a name="l00182"></a>00182         <span class="keywordtype">int</span>
<a name="l00183"></a><a class="code" href="classMipsISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">00183</a>         <a class="code" href="classMipsISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">flattenCCIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>)<span class="keyword"> const</span>
<a name="l00184"></a>00184 <span class="keyword">        </span>{
<a name="l00185"></a>00185             <span class="keywordflow">return</span> reg;
<a name="l00186"></a>00186         }
<a name="l00187"></a>00187 
<a name="l00188"></a>00188         <span class="keywordtype">int</span>
<a name="l00189"></a><a class="code" href="classMipsISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">00189</a>         <a class="code" href="classMipsISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>)<span class="keyword"> const</span>
<a name="l00190"></a>00190 <span class="keyword">        </span>{
<a name="l00191"></a>00191             <span class="keywordflow">return</span> reg;
<a name="l00192"></a>00192         }
<a name="l00193"></a>00193 
<a name="l00194"></a>00194     };
<a name="l00195"></a>00195 }
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
