Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 22:28:54 2024
| Host         : DESKTOP-8KRRK8E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    28          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk_115200/clk_115200Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: displayReceivedData/slowclk/clk_115200Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.351        0.000                      0                   10        0.201        0.000                      0                   10        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.351        0.000                      0                   10        0.201        0.000                      0                   10        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 1.127ns (42.481%)  route 1.526ns (57.519%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  clk_115200/count_reg[1]/Q
                         net (fo=7, routed)           0.881     6.439    clk_115200/count[1]
    SLICE_X9Y18          LUT4 (Prop_lut4_I1_O)        0.323     6.762 r  clk_115200/count[4]_i_2/O
                         net (fo=1, routed)           0.645     7.406    clk_115200/count[4]_i_2_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.326     7.732 r  clk_115200/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.732    clk_115200/count[4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440    14.781    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)        0.077    15.083    clk_115200/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.766ns (31.044%)  route 1.701ns (68.956%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.855     7.423    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124     7.547 r  clk_115200/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.547    clk_115200/count[6]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441    14.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)        0.081    15.125    clk_115200/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.578    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.766ns (31.856%)  route 1.639ns (68.144%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.792     7.360    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.484 r  clk_115200/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.484    clk_115200/count[7]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440    14.781    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y19         FDCE (Setup_fdce_C_D)        0.081    15.100    clk_115200/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.792ns (32.585%)  route 1.639ns (67.415%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.792     7.360    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.150     7.510 r  clk_115200/count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.510    clk_115200/count[8]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440    14.781    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[8]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y19         FDCE (Setup_fdce_C_D)        0.118    15.137    clk_115200/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.766ns (33.671%)  route 1.509ns (66.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.692     6.290    clk_115200/count[2]
    SLICE_X10Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.414 r  clk_115200/count[3]_i_2/O
                         net (fo=1, routed)           0.817     7.230    clk_115200/count[3]_i_2_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  clk_115200/count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.354    clk_115200/count[3]_i_1_n_0
    SLICE_X9Y18          FDCE                                         r  clk_115200/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440    14.781    clk_115200/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  clk_115200/count_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y18          FDCE (Setup_fdce_C_D)        0.031    15.037    clk_115200/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.897ns (39.057%)  route 1.400ns (60.943%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  clk_115200/count_reg[1]/Q
                         net (fo=7, routed)           0.881     6.439    clk_115200/count[1]
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.295     6.734 r  clk_115200/count[5]_i_2/O
                         net (fo=1, routed)           0.518     7.252    clk_115200/count[5]_i_2_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.376 r  clk_115200/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.376    clk_115200/count[5]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440    14.781    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y18          FDCE (Setup_fdce_C_D)        0.081    15.087    clk_115200/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.766ns (33.797%)  route 1.500ns (66.203%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.654     7.222    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  clk_115200/count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.346    clk_115200/p_0_in[0]
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441    14.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[0]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)        0.077    15.121    clk_115200/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.792ns (34.547%)  route 1.500ns (65.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.654     7.222    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.150     7.372 r  clk_115200/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.372    clk_115200/count[1]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441    14.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)        0.118    15.162    clk_115200/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  7.790    

Slack (MET) :             7.936ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/clk_115200Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.766ns (36.821%)  route 1.314ns (63.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.468     7.036    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.160 r  clk_115200/clk_115200Hz_i_1/O
                         net (fo=1, routed)           0.000     7.160    clk_115200/clk_115200Hz_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440    14.781    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y19         FDCE (Setup_fdce_C_D)        0.077    15.096    clk_115200/clk_115200Hz_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  7.936    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.766ns (36.698%)  route 1.321ns (63.302%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.558     5.079    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           0.846     6.443    clk_115200/count[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.475     7.043    clk_115200/count[8]_i_2_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  clk_115200/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.167    clk_115200/count[2]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441    14.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y18         FDCE (Setup_fdce_C_D)        0.079    15.123    clk_115200/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.592%)  route 0.148ns (41.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.441    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  clk_115200/count_reg[7]/Q
                         net (fo=10, routed)          0.148     1.753    clk_115200/count[7]
    SLICE_X8Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  clk_115200/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    clk_115200/count[5]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.121     1.597    clk_115200/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.068%)  route 0.171ns (44.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.441    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  clk_115200/count_reg[7]/Q
                         net (fo=10, routed)          0.171     1.776    clk_115200/count[7]
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  clk_115200/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    clk_115200/count[2]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.121     1.577    clk_115200/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.559     1.442    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  clk_115200/count_reg[6]/Q
                         net (fo=4, routed)           0.164     1.770    clk_115200/count[6]
    SLICE_X10Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  clk_115200/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    clk_115200/count[6]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.121     1.563    clk_115200/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.559     1.442    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  clk_115200/count_reg[4]/Q
                         net (fo=4, routed)           0.197     1.804    clk_115200/count[4]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.045     1.849 r  clk_115200/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    clk_115200/count[4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.120     1.562    clk_115200/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_115200/clk_115200Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/clk_115200Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.409%)  route 0.214ns (50.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.441    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  clk_115200/clk_115200Hz_reg/Q
                         net (fo=27, routed)          0.214     1.819    clk_115200/baud_clk
    SLICE_X10Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.864 r  clk_115200/clk_115200Hz_i_1/O
                         net (fo=1, routed)           0.000     1.864    clk_115200/clk_115200Hz_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.953    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.120     1.561    clk_115200/clk_115200Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.254ns (61.582%)  route 0.158ns (38.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.559     1.442    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     1.606 f  clk_115200/count_reg[5]/Q
                         net (fo=3, routed)           0.071     1.677    clk_115200/count[5]
    SLICE_X9Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.722 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          0.087     1.810    clk_115200/count[8]_i_2_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I2_O)        0.045     1.855 r  clk_115200/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    clk_115200/count[3]_i_1_n_0
    SLICE_X9Y18          FDCE                                         r  clk_115200/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  clk_115200/count_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X9Y18          FDCE (Hold_fdce_C_D)         0.092     1.547    clk_115200/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.500%)  route 0.192ns (43.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.559     1.442    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.148     1.590 r  clk_115200/count_reg[1]/Q
                         net (fo=7, routed)           0.192     1.782    clk_115200/count[1]
    SLICE_X10Y18         LUT5 (Prop_lut5_I3_O)        0.101     1.883 r  clk_115200/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    clk_115200/count[1]_i_1_n_0
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131     1.573    clk_115200/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.208ns (44.775%)  route 0.257ns (55.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.441    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  clk_115200/count_reg[7]/Q
                         net (fo=10, routed)          0.257     1.862    clk_115200/count[7]
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.044     1.906 r  clk_115200/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.906    clk_115200/count[8]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.953    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[8]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.131     1.572    clk_115200/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.894%)  route 0.257ns (55.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.441    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  clk_115200/count_reg[7]/Q
                         net (fo=10, routed)          0.257     1.862    clk_115200/count[7]
    SLICE_X10Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.907 r  clk_115200/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.907    clk_115200/count[7]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.953    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.121     1.562    clk_115200/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 clk_115200/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.102%)  route 0.340ns (61.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.441    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  clk_115200/count_reg[7]/Q
                         net (fo=10, routed)          0.340     1.945    clk_115200/count[7]
    SLICE_X10Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.990 r  clk_115200/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    clk_115200/p_0_in[0]
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[0]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.120     1.576    clk_115200/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y19   clk_115200/clk_115200Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   clk_115200/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   clk_115200/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   clk_115200/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y18    clk_115200/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    clk_115200/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    clk_115200/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   clk_115200/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y19   clk_115200/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   clk_115200/clk_115200Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   clk_115200/clk_115200Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    clk_115200/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    clk_115200/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   clk_115200/clk_115200Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   clk_115200/clk_115200Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   clk_115200/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    clk_115200/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    clk_115200/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            JAtest
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.095ns  (logic 4.957ns (44.682%)  route 6.137ns (55.318%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=13, routed)          6.137     7.579    JAtest_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.095 r  JAtest_OBUF_inst/O
                         net (fo=0)                   0.000    11.095    JAtest
    L2                                                                r  JAtest (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.821ns  (logic 4.377ns (40.446%)  route 6.444ns (59.554%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[1]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sendData/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          1.052     1.570    sendData/bit_index0
    SLICE_X9Y22          LUT2 (Prop_lut2_I0_O)        0.152     1.722 r  sendData/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.393     7.114    state_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.707    10.821 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.821    state[0]
    H1                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.128ns  (logic 4.087ns (40.352%)  route 6.041ns (59.648%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[2]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sendData/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.881     1.337    sendData/bit_index_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.461 r  sendData/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.160     6.621    state_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.507    10.128 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.128    state[1]
    K2                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/output_data_serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.193ns  (logic 3.946ns (42.924%)  route 5.247ns (57.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE                         0.000     0.000 r  sendData/output_data_serial_reg/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sendData/output_data_serial_reg/Q
                         net (fo=1, routed)           5.247     5.703    TX_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     9.193 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     9.193    TX
    G2                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.381ns (50.858%)  route 4.233ns (49.142%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=5, routed)           0.882     1.400    displayReceivedData/an_sel/cnt[1]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.153     1.553 r  displayReceivedData/an_sel/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.351     4.904    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     8.614 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.614    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.391ns (52.318%)  route 4.002ns (47.682%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=5, routed)           0.683     1.201    displayReceivedData/an_sel/cnt[1]
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.146     1.347 r  displayReceivedData/an_sel/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.319     4.666    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.393 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.393    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 4.141ns (50.062%)  route 4.131ns (49.938%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=5, routed)           0.683     1.201    displayReceivedData/an_sel/cnt[1]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.325 r  displayReceivedData/an_sel/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.448     4.773    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.272 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.272    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.106ns  (logic 4.404ns (54.334%)  route 3.702ns (45.666%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=5, routed)           0.675     1.193    displayReceivedData/an_sel/cnt[1]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.345 r  displayReceivedData/an_sel/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.027     4.372    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     8.106 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.106    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sendData/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.654ns  (logic 1.590ns (43.512%)  route 2.064ns (56.488%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.064     3.530    sendData/sw_IBUF[5]
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.124     3.654 r  sendData/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.654    sendData/shift_reg[5]_i_1_n_0
    SLICE_X8Y22          FDSE                                         r  sendData/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            displayReceivedData/slowclk/clk_115200Hz_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 1.441ns (40.902%)  route 2.082ns (59.098%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=13, routed)          2.082     3.524    displayReceivedData/slowclk/AR[0]
    SLICE_X10Y24         FDCE                                         f  displayReceivedData/slowclk/clk_115200Hz_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sendData/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            sendData/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE                         0.000     0.000 r  sendData/shift_reg_reg[3]/C
    SLICE_X8Y22          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  sendData/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.083     0.247    sendData/shift_reg[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.292 r  sendData/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    sendData/shift_reg[2]_i_1_n_0
    SLICE_X9Y22          FDSE                                         r  sendData/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.541%)  route 0.169ns (54.459%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[2]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.169     0.310    sendData/bit_index_0
    SLICE_X10Y23         FDRE                                         r  sendData/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.164ns (50.082%)  route 0.163ns (49.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[3]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sendData/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.163     0.327    sendData/sig_reg0
    SLICE_X10Y23         FDRE                                         r  sendData/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/slowclk/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayReceivedData/slowclk/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.208ns (56.469%)  route 0.160ns (43.531%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE                         0.000     0.000 r  displayReceivedData/slowclk/count_reg[7]/C
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  displayReceivedData/slowclk/count_reg[7]/Q
                         net (fo=10, routed)          0.160     0.324    displayReceivedData/slowclk/count_reg_n_0_[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.044     0.368 r  displayReceivedData/slowclk/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.368    displayReceivedData/slowclk/count[8]_i_1__0_n_0
    SLICE_X8Y24          FDCE                                         r  displayReceivedData/slowclk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/slowclk/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayReceivedData/slowclk/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE                         0.000     0.000 r  displayReceivedData/slowclk/count_reg[7]/C
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  displayReceivedData/slowclk/count_reg[7]/Q
                         net (fo=10, routed)          0.160     0.324    displayReceivedData/slowclk/count_reg_n_0_[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.045     0.369 r  displayReceivedData/slowclk/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.369    displayReceivedData/slowclk/count[7]_i_1__0_n_0
    SLICE_X8Y24          FDCE                                         r  displayReceivedData/slowclk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/slowclk/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayReceivedData/slowclk/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.410%)  route 0.162ns (43.590%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE                         0.000     0.000 r  displayReceivedData/slowclk/count_reg[3]/C
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  displayReceivedData/slowclk/count_reg[3]/Q
                         net (fo=5, routed)           0.162     0.326    displayReceivedData/slowclk/count_reg_n_0_[3]
    SLICE_X10Y24         LUT5 (Prop_lut5_I3_O)        0.045     0.371 r  displayReceivedData/slowclk/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    displayReceivedData/slowclk/count[3]_i_1__0_n_0
    SLICE_X10Y24         FDCE                                         r  displayReceivedData/slowclk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/slowclk/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayReceivedData/slowclk/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE                         0.000     0.000 r  displayReceivedData/slowclk/count_reg[1]/C
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  displayReceivedData/slowclk/count_reg[1]/Q
                         net (fo=7, routed)           0.124     0.272    displayReceivedData/slowclk/count_reg_n_0_[1]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.099     0.371 r  displayReceivedData/slowclk/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    displayReceivedData/slowclk/count[2]_i_1__0_n_0
    SLICE_X10Y24         FDCE                                         r  displayReceivedData/slowclk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            sendData/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE                         0.000     0.000 r  sendData/shift_reg_reg[6]/C
    SLICE_X8Y22          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  sendData/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.162     0.326    sendData/shift_reg[6]
    SLICE_X8Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.371 r  sendData/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    sendData/shift_reg[5]_i_1_n_0
    SLICE_X8Y22          FDSE                                         r  sendData/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.379%)  route 0.191ns (50.621%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[2]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sendData/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.191     0.332    sendData/bit_index_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  sendData/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    sendData/bit_index[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  sendData/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE                         0.000     0.000 r  sendData/bit_index_reg[1]/C
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sendData/bit_index_reg[1]/Q
                         net (fo=3, routed)           0.175     0.339    sendData/bit_index[1]
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.043     0.382 r  sendData/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    sendData/bit_index[2]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  sendData/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.454ns (45.656%)  route 1.730ns (54.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.730     3.184    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441     4.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.454ns (45.656%)  route 1.730ns (54.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.730     3.184    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441     4.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.454ns (45.656%)  route 1.730ns (54.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.730     3.184    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441     4.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.454ns (45.656%)  route 1.730ns (54.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.730     3.184    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.441     4.782    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/clk_115200Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.454ns (47.872%)  route 1.583ns (52.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.583     3.037    clk_115200/AR[0]
    SLICE_X10Y19         FDCE                                         f  clk_115200/clk_115200Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440     4.781    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.454ns (47.872%)  route 1.583ns (52.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.583     3.037    clk_115200/AR[0]
    SLICE_X10Y19         FDCE                                         f  clk_115200/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440     4.781    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.454ns (47.872%)  route 1.583ns (52.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.583     3.037    clk_115200/AR[0]
    SLICE_X10Y19         FDCE                                         f  clk_115200/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440     4.781    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 1.454ns (50.577%)  route 1.421ns (49.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.421     2.874    clk_115200/AR[0]
    SLICE_X9Y18          FDCE                                         f  clk_115200/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440     4.781    clk_115200/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  clk_115200/count_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 1.454ns (50.577%)  route 1.421ns (49.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.421     2.874    clk_115200/AR[0]
    SLICE_X8Y18          FDCE                                         f  clk_115200/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440     4.781    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.874ns  (logic 1.454ns (50.577%)  route 1.421ns (49.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.421     2.874    clk_115200/AR[0]
    SLICE_X8Y18          FDCE                                         f  clk_115200/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.440     4.781    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.222ns (26.814%)  route 0.606ns (73.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.606     0.827    clk_115200/AR[0]
    SLICE_X9Y18          FDCE                                         f  clk_115200/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  clk_115200/count_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.222ns (26.814%)  route 0.606ns (73.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.606     0.827    clk_115200/AR[0]
    SLICE_X8Y18          FDCE                                         f  clk_115200/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.222ns (26.814%)  route 0.606ns (73.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.606     0.827    clk_115200/AR[0]
    SLICE_X8Y18          FDCE                                         f  clk_115200/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  clk_115200/count_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/clk_115200Hz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.222ns (24.067%)  route 0.700ns (75.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.922    clk_115200/AR[0]
    SLICE_X10Y19         FDCE                                         f  clk_115200/clk_115200Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.953    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/clk_115200Hz_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.222ns (24.067%)  route 0.700ns (75.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.922    clk_115200/AR[0]
    SLICE_X10Y19         FDCE                                         f  clk_115200/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.953    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.222ns (24.067%)  route 0.700ns (75.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.700     0.922    clk_115200/AR[0]
    SLICE_X10Y19         FDCE                                         f  clk_115200/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.953    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  clk_115200/count_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.222ns (22.726%)  route 0.754ns (77.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.754     0.976    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.222ns (22.726%)  route 0.754ns (77.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.754     0.976    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.222ns (22.726%)  route 0.754ns (77.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.754     0.976    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.222ns (22.726%)  route 0.754ns (77.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          0.754     0.976    clk_115200/AR[0]
    SLICE_X10Y18         FDCE                                         f  clk_115200/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.827     1.954    clk_115200/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  clk_115200/count_reg[6]/C





