Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 15:47:21 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.631     -361.006                    153                 3995        0.050        0.000                      0                 3995        4.500        0.000                       0                  1338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.631     -361.006                    153                 3995        0.050        0.000                      0                 3995        4.500        0.000                       0                  1338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          153  Failing Endpoints,  Worst Slack       -8.631ns,  Total Violation     -361.006ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.631ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.635ns  (logic 10.332ns (55.446%)  route 8.303ns (44.555%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.593     7.947    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  dropControl/failHole4/address_fb12_i_25/O
                         net (fo=2, routed)           0.297     8.368    dropControl/winHole/address_fb12_8
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  dropControl/winHole/address_fb12_i_13__0/O
                         net (fo=16, routed)          0.910     9.402    dropControl/failHole2/conflict2__1_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.952 r  dropControl/failHole2/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.952    dropControl/failHole2/conflict3_carry__0_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.191 r  dropControl/failHole2/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.621    11.812    dropControl/failHole2/conflict3_carry__1_n_5
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    16.025 r  dropControl/failHole2/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.027    dropControl/failHole2/conflict2__0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.545 r  dropControl/failHole2/conflict2__1/P[0]
                         net (fo=2, routed)           1.710    19.255    dropControl/failHole2/conflict2__1_n_105
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.124    19.379 r  dropControl/failHole2/conflict2_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.379    dropControl/failHole2/conflict2_carry_i_3__1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.929 r  dropControl/failHole2/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.929    dropControl/failHole2/conflict2_carry_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.043 r  dropControl/failHole2/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.043    dropControl/failHole2/conflict2_carry__0_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.377 r  dropControl/failHole2/conflict2_carry__1/O[1]
                         net (fo=1, routed)           0.722    21.099    dropControl/failHole2/conflict2_carry__1_n_6
    SLICE_X48Y26         LUT2 (Prop_lut2_I1_O)        0.303    21.402 r  dropControl/failHole2/conflict1_carry__5_i_3__1/O
                         net (fo=1, routed)           0.000    21.402    dropControl/failHole2/conflict1_carry__5_i_3__1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  dropControl/failHole2/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.952    dropControl/failHole2/conflict1_carry__5_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.286 f  dropControl/failHole2/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.449    22.735    dropControl/failHole2/conflict1_carry__6_n_6
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.303    23.038 f  dropControl/failHole2/conflict_i_7__1/O
                         net (fo=1, routed)           0.264    23.302    dropControl/failHole2/conflict_i_7__1_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.426 f  dropControl/failHole2/conflict_i_3__1/O
                         net (fo=1, routed)           0.479    23.905    dropControl/failHole2/conflict_i_3__1_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I1_O)        0.124    24.029 r  dropControl/failHole2/conflict_i_1__2/O
                         net (fo=1, routed)           0.000    24.029    dropControl/failHole2/conflict_i_1__2_n_0
    SLICE_X42Y23         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.665    15.087    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.267    15.355    
                         clock uncertainty           -0.035    15.319    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.079    15.398    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                         -24.029    
  -------------------------------------------------------------------
                         slack                                 -8.631    

Slack (VIOLATED) :        -8.616ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.612ns  (logic 10.374ns (55.739%)  route 8.238ns (44.261%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.518     7.872    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.428     8.424    dropControl/winHole/address_fb12_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.548 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          1.014     9.562    dropControl/winHole/DI[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.686 r  dropControl/winHole/conflict3_carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.686    dropControl/failHole1/S[1]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.236 r  dropControl/failHole1/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.236    dropControl/failHole1/conflict3_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  dropControl/failHole1/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.350    dropControl/failHole1/conflict3_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.589 r  dropControl/failHole1/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.421    12.009    dropControl/failHole1/conflict3_carry__1_n_5
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.223 r  dropControl/failHole1/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.225    dropControl/failHole1/conflict2__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.743 r  dropControl/failHole1/conflict2__1/P[0]
                         net (fo=2, routed)           1.083    18.826    dropControl/failHole1/conflict2__1_n_105
    SLICE_X57Y9          LUT2 (Prop_lut2_I0_O)        0.124    18.950 r  dropControl/failHole1/conflict2_carry_i_3__0/O
                         net (fo=1, routed)           0.000    18.950    dropControl/failHole1/conflict2_carry_i_3__0_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.500 r  dropControl/failHole1/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.500    dropControl/failHole1/conflict2_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.813 r  dropControl/failHole1/conflict2_carry__0/O[3]
                         net (fo=1, routed)           0.599    20.412    dropControl/failHole1/conflict2_carry__0_n_4
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.306    20.718 r  dropControl/failHole1/conflict1_carry__4_i_1__0/O
                         net (fo=1, routed)           0.000    20.718    dropControl/failHole1/conflict1_carry__4_i_1__0_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.094 r  dropControl/failHole1/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.094    dropControl/failHole1/conflict1_carry__4_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  dropControl/failHole1/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.211    dropControl/failHole1/conflict1_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 f  dropControl/failHole1/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.308    21.842    dropControl/failHole1/conflict1_carry__6_n_6
    SLICE_X55Y12         LUT6 (Prop_lut6_I1_O)        0.306    22.148 f  dropControl/failHole1/conflict_i_7__0/O
                         net (fo=1, routed)           0.925    23.073    dropControl/failHole1/conflict_i_7__0_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.197 f  dropControl/failHole1/conflict_i_3__0/O
                         net (fo=1, routed)           0.686    23.882    dropControl/failHole1/conflict_i_3__0_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124    24.006 r  dropControl/failHole1/conflict_i_1__1/O
                         net (fo=1, routed)           0.000    24.006    dropControl/failHole1/conflict_i_1__1_n_0
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.666    15.088    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.306    15.395    
                         clock uncertainty           -0.035    15.359    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.031    15.390    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -24.006    
  -------------------------------------------------------------------
                         slack                                 -8.616    

Slack (VIOLATED) :        -8.592ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.588ns  (logic 10.549ns (56.752%)  route 8.039ns (43.248%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.518     7.872    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.428     8.424    dropControl/winHole/address_fb12_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.548 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          0.712     9.260    dropControl/winHole/DI[1]
    SLICE_X33Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  dropControl/winHole/conflict3_carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.384    dropControl/failHole5/S[1]
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.934 r  dropControl/failHole5/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.934    dropControl/failHole5/conflict3_carry_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.048 r  dropControl/failHole5/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.048    dropControl/failHole5/conflict3_carry__0_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.287 r  dropControl/failHole5/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.477    11.764    dropControl/failHole5/conflict3_carry__1_n_5
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.214    15.978 r  dropControl/failHole5/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.980    dropControl/failHole5/conflict2__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.498 r  dropControl/failHole5/conflict2__1/P[0]
                         net (fo=2, routed)           1.563    19.061    dropControl/failHole5/conflict2__1_n_105
    SLICE_X28Y18         LUT2 (Prop_lut2_I0_O)        0.124    19.185 r  dropControl/failHole5/conflict2_carry_i_3__4/O
                         net (fo=1, routed)           0.000    19.185    dropControl/failHole5/conflict2_carry_i_3__4_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.735 r  dropControl/failHole5/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.735    dropControl/failHole5/conflict2_carry_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.069 r  dropControl/failHole5/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.816    20.886    dropControl/failHole5/conflict2_carry__0_n_6
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.303    21.189 r  dropControl/failHole5/conflict1_carry__4_i_3__4/O
                         net (fo=1, routed)           0.000    21.189    dropControl/failHole5/conflict1_carry__4_i_3__4_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.722 r  dropControl/failHole5/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.722    dropControl/failHole5/conflict1_carry__4_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.839 r  dropControl/failHole5/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.839    dropControl/failHole5/conflict1_carry__5_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.162 f  dropControl/failHole5/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.549    22.710    dropControl/failHole5/conflict1_carry__6_n_6
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.306    23.016 f  dropControl/failHole5/conflict_i_7__4/O
                         net (fo=1, routed)           0.264    23.280    dropControl/failHole5/conflict_i_7__4_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.404 f  dropControl/failHole5/conflict_i_3__4/O
                         net (fo=1, routed)           0.454    23.859    dropControl/failHole5/conflict_i_3__4_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124    23.983 r  dropControl/failHole5/conflict_i_1__5/O
                         net (fo=1, routed)           0.000    23.983    dropControl/failHole5/conflict_i_1__5_n_0
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.666    15.088    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.306    15.395    
                         clock uncertainty           -0.035    15.359    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.031    15.390    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                         -23.983    
  -------------------------------------------------------------------
                         slack                                 -8.592    

Slack (VIOLATED) :        -8.478ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.406ns  (logic 10.424ns (56.633%)  route 7.982ns (43.367%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.548     7.902    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.026 r  dropControl/failHole4/address_fb1_reg_i_34/O
                         net (fo=2, routed)           0.460     8.486    dropControl/winHole/address_fb1_reg_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.610 r  dropControl/winHole/address_fb1_reg_i_17/O
                         net (fo=16, routed)          0.694     9.305    dropControl/winHole/FSM_onehot_game_state_reg[4]_0[0]
    SLICE_X42Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.855 r  dropControl/winHole/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.855    dropControl/winHole/conflict3_inferred__0/i__carry_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.972 r  dropControl/winHole/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.972    dropControl/winHole/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.211 r  dropControl/winHole/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.643    11.854    dropControl/winHole/conflict3[31]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.067 r  dropControl/winHole/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.069    dropControl/winHole/conflict2__3_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.587 r  dropControl/winHole/conflict2__4/P[0]
                         net (fo=2, routed)           0.745    18.332    dropControl/winHole/conflict2__4_n_105
    SLICE_X79Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.456 r  dropControl/winHole/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.456    dropControl/winHole/i__carry_i_3_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.006 r  dropControl/winHole/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.006    dropControl/winHole/conflict2_inferred__0/i__carry_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  dropControl/winHole/conflict2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.120    dropControl/winHole/conflict2_inferred__0/i__carry__0_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.454 r  dropControl/winHole/conflict2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.789    20.243    dropControl/winHole/conflict2_inferred__0/i__carry__1_n_6
    SLICE_X78Y26         LUT2 (Prop_lut2_I0_O)        0.303    20.546 r  dropControl/winHole/conflict1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    20.546    dropControl/winHole/conflict1_carry__5_i_3_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.079 r  dropControl/winHole/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.079    dropControl/winHole/conflict1_carry__5_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.402 f  dropControl/winHole/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.638    22.040    dropControl/winHole/conflict1_carry__6_n_6
    SLICE_X79Y26         LUT6 (Prop_lut6_I1_O)        0.306    22.346 f  dropControl/winHole/conflict_i_8/O
                         net (fo=1, routed)           0.264    22.611    dropControl/winHole/conflict_i_8_n_0
    SLICE_X79Y26         LUT6 (Prop_lut6_I0_O)        0.124    22.735 f  dropControl/winHole/conflict_i_4/O
                         net (fo=1, routed)           0.942    23.677    dropControl/winHole/conflict_i_4_n_0
    SLICE_X66Y23         LUT6 (Prop_lut6_I1_O)        0.124    23.801 r  dropControl/winHole/conflict_i_2__7/O
                         net (fo=1, routed)           0.000    23.801    dropControl/winHole/conflict_i_2__7_n_0
    SLICE_X66Y23         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.662    15.084    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X66Y23         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.195    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X66Y23         FDRE (Setup_fdre_C_D)        0.079    15.323    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -23.801    
  -------------------------------------------------------------------
                         slack                                 -8.478    

Slack (VIOLATED) :        -8.445ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.438ns  (logic 10.439ns (56.616%)  route 7.999ns (43.384%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.593     7.947    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  dropControl/failHole4/address_fb12_i_25/O
                         net (fo=2, routed)           0.297     8.368    dropControl/winHole/address_fb12_8
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  dropControl/winHole/address_fb12_i_13__0/O
                         net (fo=16, routed)          0.776     9.268    dropControl/winHole/FSM_onehot_game_state_reg[4][0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.392 r  dropControl/winHole/conflict3_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     9.392    dropControl/failHole4/conflict2__1_1[0]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.924 r  dropControl/failHole4/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.924    dropControl/failHole4/conflict3_carry__0_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.163 r  dropControl/failHole4/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.482    11.645    dropControl/failHole4/conflict3_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    15.859 r  dropControl/failHole4/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.861    dropControl/failHole4/conflict2__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.379 r  dropControl/failHole4/conflict2__1/P[0]
                         net (fo=2, routed)           1.292    18.671    dropControl/failHole4/conflict2__1_n_105
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.795 r  dropControl/failHole4/conflict2_carry_i_3__3/O
                         net (fo=1, routed)           0.000    18.795    dropControl/failHole4/conflict2_carry_i_3__3_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.345 r  dropControl/failHole4/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.345    dropControl/failHole4/conflict2_carry_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.679 r  dropControl/failHole4/conflict2_carry__0/O[1]
                         net (fo=1, routed)           1.070    20.749    dropControl/failHole4/conflict2_carry__0_n_6
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.303    21.052 r  dropControl/failHole4/conflict1_carry__4_i_3__3/O
                         net (fo=1, routed)           0.000    21.052    dropControl/failHole4/conflict1_carry__4_i_3__3_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.602 r  dropControl/failHole4/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.602    dropControl/failHole4/conflict1_carry__4_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.716 r  dropControl/failHole4/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.009    21.725    dropControl/failHole4/conflict1_carry__5_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.059 f  dropControl/failHole4/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.493    22.552    dropControl/failHole4/conflict1_carry__6_n_6
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.303    22.855 f  dropControl/failHole4/conflict_i_7__3/O
                         net (fo=1, routed)           0.263    23.118    dropControl/failHole4/conflict_i_7__3_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.124    23.242 f  dropControl/failHole4/conflict_i_3__3/O
                         net (fo=1, routed)           0.468    23.709    dropControl/failHole4/conflict_i_3__3_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124    23.833 r  dropControl/failHole4/conflict_i_1__4/O
                         net (fo=1, routed)           0.000    23.833    dropControl/failHole4/conflict_i_1__4_n_0
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.666    15.088    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.306    15.395    
                         clock uncertainty           -0.035    15.359    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.029    15.388    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -23.833    
  -------------------------------------------------------------------
                         slack                                 -8.445    

Slack (VIOLATED) :        -8.356ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.333ns  (logic 10.067ns (54.912%)  route 8.266ns (45.088%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.994     8.348    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.472 r  dropControl/failHole4/address_fb1_reg_i_28/O
                         net (fo=2, routed)           0.303     8.775    dropControl/winHole/address_fb1_reg_6
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.899 r  dropControl/winHole/address_fb1_reg_i_14/O
                         net (fo=16, routed)          0.751     9.650    dropControl/winHole/FSM_onehot_game_state_reg[4]_0[3]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.774 r  dropControl/winHole/i__carry_i_1__12/O
                         net (fo=1, routed)           0.000     9.774    dropControl/failHole3/conflict2__4_1[3]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.175 r  dropControl/failHole3/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.175    dropControl/failHole3/conflict3_inferred__0/i__carry_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  dropControl/failHole3/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.289    dropControl/failHole3/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.528 r  dropControl/failHole3/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.218    11.746    dropControl/failHole3/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.214    15.960 r  dropControl/failHole3/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.962    dropControl/failHole3/conflict2__3_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.480 r  dropControl/failHole3/conflict2__4/P[0]
                         net (fo=2, routed)           0.958    18.439    dropControl/failHole3/conflict2__4_n_105
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124    18.563 r  dropControl/failHole3/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    18.563    dropControl/failHole3/i__carry_i_3__2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.113 r  dropControl/failHole3/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.113    dropControl/failHole3/conflict2_inferred__0/i__carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.447 r  dropControl/failHole3/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.702    20.149    dropControl/failHole3/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.303    20.452 r  dropControl/failHole3/conflict1_carry__4_i_3__2/O
                         net (fo=1, routed)           0.000    20.452    dropControl/failHole3/conflict1_carry__4_i_3__2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.092 f  dropControl/failHole3/conflict1_carry__4/O[3]
                         net (fo=1, routed)           0.891    21.983    dropControl/failHole3/conflict1_carry__4_n_4
    SLICE_X43Y28         LUT4 (Prop_lut4_I1_O)        0.306    22.289 f  dropControl/failHole3/conflict_i_6__3/O
                         net (fo=1, routed)           0.571    22.861    dropControl/failHole3/conflict_i_6__3_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.124    22.985 f  dropControl/failHole3/conflict_i_2__1/O
                         net (fo=1, routed)           0.619    23.604    dropControl/failHole3/conflict_i_2__1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124    23.728 r  dropControl/failHole3/conflict_i_1__3/O
                         net (fo=1, routed)           0.000    23.728    dropControl/failHole3/conflict_i_1__3_n_0
    SLICE_X41Y23         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.668    15.090    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.284    15.375    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.032    15.371    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -23.728    
  -------------------------------------------------------------------
                         slack                                 -8.356    

Slack (VIOLATED) :        -8.306ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.303ns  (logic 10.419ns (56.925%)  route 7.884ns (43.075%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.518     7.872    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.428     8.424    dropControl/winHole/address_fb12_2
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.548 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          0.759     9.306    dropControl/winHole/DI[1]
    SLICE_X37Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.430 r  dropControl/winHole/conflict3_carry_i_3/O
                         net (fo=1, routed)           0.000     9.430    dropControl/failHole7/S[1]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.980 r  dropControl/failHole7/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.980    dropControl/failHole7/conflict3_carry_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  dropControl/failHole7/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.094    dropControl/failHole7/conflict3_carry__0_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.333 r  dropControl/failHole7/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.361    11.694    dropControl/failHole7/conflict3_carry__1_n_5
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.214    15.908 r  dropControl/failHole7/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.910    dropControl/failHole7/conflict2__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.428 r  dropControl/failHole7/conflict2__1/P[1]
                         net (fo=2, routed)           1.127    18.555    dropControl/failHole7/conflict2__1_n_104
    SLICE_X24Y35         LUT2 (Prop_lut2_I0_O)        0.124    18.679 r  dropControl/failHole7/conflict2_carry_i_2__6/O
                         net (fo=1, routed)           0.000    18.679    dropControl/failHole7/conflict2_carry_i_2__6_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.077 r  dropControl/failHole7/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.077    dropControl/failHole7/conflict2_carry_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.191 r  dropControl/failHole7/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.191    dropControl/failHole7/conflict2_carry__0_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.525 r  dropControl/failHole7/conflict2_carry__1/O[1]
                         net (fo=1, routed)           0.898    20.424    dropControl/failHole7/conflict2_carry__1_n_6
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.303    20.727 r  dropControl/failHole7/conflict1_carry__5_i_3__6/O
                         net (fo=1, routed)           0.000    20.727    dropControl/failHole7/conflict1_carry__5_i_3__6_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.277 r  dropControl/failHole7/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.277    dropControl/failHole7/conflict1_carry__5_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.611 f  dropControl/failHole7/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.307    21.918    dropControl/failHole7/conflict1_carry__6_n_6
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.303    22.221 f  dropControl/failHole7/conflict_i_7__6/O
                         net (fo=1, routed)           0.399    22.620    dropControl/failHole7/conflict_i_7__6_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.124    22.744 f  dropControl/failHole7/conflict_i_3__6/O
                         net (fo=1, routed)           0.830    23.574    dropControl/failHole7/conflict_i_3__6_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.124    23.698 r  dropControl/failHole7/conflict_i_1__7/O
                         net (fo=1, routed)           0.000    23.698    dropControl/failHole7/conflict_i_1__7_n_0
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.666    15.088    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.306    15.395    
                         clock uncertainty           -0.035    15.359    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032    15.391    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                         -23.698    
  -------------------------------------------------------------------
                         slack                                 -8.306    

Slack (VIOLATED) :        -8.162ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.135ns  (logic 10.287ns (56.723%)  route 7.848ns (43.277%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.593     7.947    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  dropControl/failHole4/address_fb12_i_25/O
                         net (fo=2, routed)           0.297     8.368    dropControl/winHole/address_fb12_8
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  dropControl/winHole/address_fb12_i_13__0/O
                         net (fo=16, routed)          1.026     9.518    dropControl/failHole6/conflict2__1_0[0]
    SLICE_X35Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.044 r  dropControl/failHole6/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.044    dropControl/failHole6/conflict3_carry__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.283 r  dropControl/failHole6/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.321    11.603    dropControl/failHole6/conflict3_carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    15.817 r  dropControl/failHole6/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.819    dropControl/failHole6/conflict2__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.337 r  dropControl/failHole6/conflict2__1/P[0]
                         net (fo=2, routed)           0.943    18.280    dropControl/failHole6/conflict2__1_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    18.404 r  dropControl/failHole6/conflict2_carry_i_3__5/O
                         net (fo=1, routed)           0.000    18.404    dropControl/failHole6/conflict2_carry_i_3__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.937 r  dropControl/failHole6/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    18.937    dropControl/failHole6/conflict2_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.054 r  dropControl/failHole6/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.054    dropControl/failHole6/conflict2_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.377 r  dropControl/failHole6/conflict2_carry__1/O[1]
                         net (fo=1, routed)           1.057    20.434    dropControl/failHole6/conflict2_carry__1_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.306    20.740 r  dropControl/failHole6/conflict1_carry__5_i_3__5/O
                         net (fo=1, routed)           0.000    20.740    dropControl/failHole6/conflict1_carry__5_i_3__5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.290 r  dropControl/failHole6/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.290    dropControl/failHole6/conflict1_carry__5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.624 f  dropControl/failHole6/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.464    22.088    dropControl/failHole6/conflict1_carry__6_n_6
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.303    22.391 f  dropControl/failHole6/conflict_i_7__5/O
                         net (fo=1, routed)           0.286    22.677    dropControl/failHole6/conflict_i_7__5_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124    22.801 f  dropControl/failHole6/conflict_i_3__5/O
                         net (fo=1, routed)           0.605    23.406    dropControl/failHole6/conflict_i_3__5_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.124    23.530 r  dropControl/failHole6/conflict_i_1__6/O
                         net (fo=1, routed)           0.000    23.530    dropControl/failHole6/conflict_i_1__6_n_0
    SLICE_X40Y24         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.666    15.088    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.284    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.031    15.368    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -23.530    
  -------------------------------------------------------------------
                         slack                                 -8.162    

Slack (VIOLATED) :        -5.223ns  (required time - arrival time)
  Source:                 getAllPos/x_succeeded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.935ns  (logic 9.653ns (64.635%)  route 5.282ns (35.365%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.803     5.406    getAllPos/CLK_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  getAllPos/x_succeeded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  getAllPos/x_succeeded_reg[0]/Q
                         net (fo=1, routed)           0.622     6.546    getAllPos/genDecide/conflict2__4_0[0]
    SLICE_X59Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  getAllPos/genDecide/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     6.670    getAllPos/genDecide/i__carry_i_4__6_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.202 r  getAllPos/genDecide/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    getAllPos/genDecide/conflict3_inferred__0/i__carry_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.316    getAllPos/genDecide/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.650 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=62, routed)          1.278     8.928    getAllPos/genDecide/conflict3[31]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.030    12.958 r  getAllPos/genDecide/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.960    getAllPos/genDecide/conflict2__3_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.478 r  getAllPos/genDecide/conflict2__4/P[0]
                         net (fo=2, routed)           0.797    15.274    getAllPos/genDecide/conflict2__4_n_105
    SLICE_X60Y60         LUT2 (Prop_lut2_I0_O)        0.124    15.398 r  getAllPos/genDecide/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000    15.398    getAllPos/genDecide/i__carry_i_3__7_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.931 r  getAllPos/genDecide/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.931    getAllPos/genDecide/conflict2_inferred__0/i__carry_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.254 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.432    17.687    getAllPos/genDecide/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X70Y54         LUT2 (Prop_lut2_I0_O)        0.306    17.993 r  getAllPos/genDecide/conflict1_carry__4_i_3__7/O
                         net (fo=1, routed)           0.000    17.993    getAllPos/genDecide/conflict1_carry__4_i_3__7_n_0
    SLICE_X70Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.526 r  getAllPos/genDecide/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.526    getAllPos/genDecide/conflict1_carry__4_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.765 f  getAllPos/genDecide/conflict1_carry__5/O[2]
                         net (fo=1, routed)           1.002    19.766    getAllPos/genDecide/conflict1_carry__5_n_5
    SLICE_X71Y55         LUT6 (Prop_lut6_I2_O)        0.301    20.067 r  getAllPos/genDecide/conflict_i_3__7/O
                         net (fo=1, routed)           0.149    20.216    getAllPos/genDecide/conflict_i_3__7_n_0
    SLICE_X71Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.340 r  getAllPos/genDecide/conflict_i_1__0/O
                         net (fo=1, routed)           0.000    20.340    getAllPos/genDecide/conflict_i_1__0_n_0
    SLICE_X71Y55         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.512    14.935    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X71Y55         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X71Y55         FDRE (Setup_fdre_C_D)        0.031    15.117    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -20.340    
  -------------------------------------------------------------------
                         slack                                 -5.223    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 dropControl/failHole7/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.774ns  (logic 6.348ns (58.920%)  route 4.426ns (41.080%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.792     5.395    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  dropControl/failHole7/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.456     5.851 f  dropControl/failHole7/conflict_reg/Q
                         net (fo=21, routed)          0.949     6.800    dropControl/failHole4/address_fb12[5]
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.924 f  dropControl/failHole4/address_fb12_i_54/O
                         net (fo=1, routed)           0.306     7.230    dropControl/failHole4/address_fb12_i_54_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.593     7.947    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.071 r  dropControl/failHole4/address_fb12_i_25/O
                         net (fo=2, routed)           0.297     8.368    dropControl/winHole/address_fb12_8
    SLICE_X39Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.492 r  dropControl/winHole/address_fb12_i_13__0/O
                         net (fo=16, routed)          2.279    10.771    drawScreen/drawLayers/drawBall/A[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[0])
                                                      5.396    16.167 r  drawScreen/drawLayers/drawBall/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    16.169    drawScreen/drawLayers/drawBall/address_fb12_n_153
    DSP48_X1Y22          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        1.595    15.017    drawScreen/drawLayers/drawBall/CLK_IBUF_BUFG
    DSP48_X1Y22          DSP48E1                                      r  drawScreen/drawLayers/drawBall/address_fb1_reg/CLK
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.169    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.769    drawScreen/drawLayers/drawBall/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                         -16.169    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.475%)  route 0.246ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  getAllPos/o_rand_list_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[22]/Q
                         net (fo=2, routed)           0.246     1.926    rand_list[22]
    SLICE_X43Y22         FDRE                                         r  fh_pos_x_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  fh_pos_x_reg[22]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.070     1.877    fh_pos_x_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.421%)  route 0.257ns (64.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  getAllPos/o_rand_list_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  getAllPos/o_rand_list_reg[44]/Q
                         net (fo=2, routed)           0.257     1.936    rand_list[44]
    SLICE_X45Y23         FDRE                                         r  fh_pos_x_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    CLK_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  fh_pos_x_reg[44]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.072     1.877    fh_pos_x_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.384%)  route 0.145ns (50.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.621     1.541    getAccel/getXY/U0/SYSCLK
    SLICE_X53Y29         FDRE                                         r  getAccel/getXY/U0/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAccel/getXY/U0/Data_Ready_reg/Q
                         net (fo=19, routed)          0.145     1.826    getAccel/Data_Ready
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    getAccel/CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[4]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_CE)       -0.039     1.766    getAccel/accel_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.384%)  route 0.145ns (50.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.621     1.541    getAccel/getXY/U0/SYSCLK
    SLICE_X53Y29         FDRE                                         r  getAccel/getXY/U0/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAccel/getXY/U0/Data_Ready_reg/Q
                         net (fo=19, routed)          0.145     1.826    getAccel/Data_Ready
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    getAccel/CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[5]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_CE)       -0.039     1.766    getAccel/accel_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.384%)  route 0.145ns (50.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.621     1.541    getAccel/getXY/U0/SYSCLK
    SLICE_X53Y29         FDRE                                         r  getAccel/getXY/U0/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAccel/getXY/U0/Data_Ready_reg/Q
                         net (fo=19, routed)          0.145     1.826    getAccel/Data_Ready
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    getAccel/CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[6]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_CE)       -0.039     1.766    getAccel/accel_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.384%)  route 0.145ns (50.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.621     1.541    getAccel/getXY/U0/SYSCLK
    SLICE_X53Y29         FDRE                                         r  getAccel/getXY/U0/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAccel/getXY/U0/Data_Ready_reg/Q
                         net (fo=19, routed)          0.145     1.826    getAccel/Data_Ready
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    getAccel/CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_x_reg[7]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_CE)       -0.039     1.766    getAccel/accel_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_y_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.384%)  route 0.145ns (50.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.621     1.541    getAccel/getXY/U0/SYSCLK
    SLICE_X53Y29         FDRE                                         r  getAccel/getXY/U0/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAccel/getXY/U0/Data_Ready_reg/Q
                         net (fo=19, routed)          0.145     1.826    getAccel/Data_Ready
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_y_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    getAccel/CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_y_reg[11]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_CE)       -0.039     1.766    getAccel/accel_y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/accel_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.384%)  route 0.145ns (50.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.621     1.541    getAccel/getXY/U0/SYSCLK
    SLICE_X53Y29         FDRE                                         r  getAccel/getXY/U0/Data_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  getAccel/getXY/U0/Data_Ready_reg/Q
                         net (fo=19, routed)          0.145     1.826    getAccel/Data_Ready
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.894     2.059    getAccel/CLK_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  getAccel/accel_y_reg[7]/C
                         clock pessimism             -0.254     1.805    
    SLICE_X51Y29         FDRE (Hold_fdre_C_CE)       -0.039     1.766    getAccel/accel_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.486%)  route 0.256ns (64.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  getAllPos/o_rand_list_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[58]/Q
                         net (fo=2, routed)           0.256     1.937    rand_list[58]
    SLICE_X44Y25         FDRE                                         r  fh_pos_x_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.893     2.058    CLK_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  fh_pos_x_reg[58]/C
                         clock pessimism             -0.254     1.804    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.066     1.870    fh_pos_x_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.152%)  route 0.195ns (56.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.617     1.537    getAllPos/CLK_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  getAllPos/o_rand_list_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  getAllPos/o_rand_list_reg[57]/Q
                         net (fo=2, routed)           0.195     1.880    rand_list[57]
    SLICE_X46Y23         FDRE                                         r  fh_pos_x_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1346, routed)        0.892     2.057    CLK_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  fh_pos_x_reg[57]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.009     1.812    fh_pos_x_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y20   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y34  drawScreen/address_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33  drawScreen/address_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  drawScreen/address_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  drawScreen/address_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  drawScreen/address_b_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  drawScreen/address_b_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  drawScreen/address_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  drawScreen/address_b_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y23  getAllPos/o_rand_list_reg[121]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y23  getAllPos/o_rand_list_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y47  drawScreen/drawLayers/drawWinhole/address_fb2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y47  drawScreen/drawLayers/drawWinhole/address_fb2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y48  drawScreen/drawLayers/drawWinhole/address_fb2_reg[3]/C



