{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v",
      "2": "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v"
  },
  "hierTree": [
      {
          "file": "2",
          "language": "SystemVerilog",
          "line": 1,
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "sum",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "adder_verilator"
      }
  ],
  "modules": null
}
