{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@322:341@HdlStmProcess", "assign io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\nassign io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\n\nalways @(posedge clk) begin\n  if (idle == 1'b1) begin\n    last_transfer <= 1'b0;\n  end else if (trigger_tx == 1'b1 && transfer_active == 1'b1) begin\n    if (transfer_counter == cmd_d1[7:0])\n      last_transfer <= 1'b1;\n    else\n      last_transfer <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    transfer_active <= 1'b0;\n    wait_for_io <= 1'b0;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@308:325", "  end\nend\n\nassign sync = cmd_d1[7:0];\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0)\n    sdo_data_ready <= 1'b0;\n  else if (sdo_enabled == 1'b1 && first_bit == 1'b1 && trigger_tx == 1'b1 && transfer_active == 1'b1)\n    sdo_data_ready <= 1'b1;\n  else if (sdo_data_valid == 1'b1)\n    sdo_data_ready <= 1'b0;\nend\n\nassign io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\nassign io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@319:330", "    sdo_data_ready <= 1'b0;\nend\n\nassign io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\nassign io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\n\nalways @(posedge clk) begin\n  if (idle == 1'b1) begin\n    last_transfer <= 1'b0;\n  end else if (trigger_tx == 1'b1 && transfer_active == 1'b1) begin\n"]], "Diff Content": {"Delete": [[327, "always @(posedge clk) begin\n"], [328, "  if (idle == 1'b1) begin\n"], [329, "    last_transfer <= 1'b0;\n"], [330, "  end else if (trigger_tx == 1'b1 && transfer_active == 1'b1) begin\n"], [331, "    if (transfer_counter == cmd_d1[7:0])\n"], [332, "      last_transfer <= 1'b1;\n"], [333, "    else\n"], [336, "end\n"]], "Add": [[333, "  assign sync = cmd_d1[7:0];\n"], [333, "  always @(posedge clk) begin\n"], [333, "    if (resetn == 1'b0)\n"], [333, "      sdo_data_ready <= 1'b0;\n"], [333, "    else if (sdo_enabled == 1'b1 && first_bit == 1'b1 && trigger_tx == 1'b1 && transfer_active == 1'b1)\n"], [333, "      sdo_data_ready <= 1'b1;\n"], [333, "    else if (sdo_data_valid == 1'b1)\n"], [333, "      sdo_data_ready <= 1'b0;\n"], [333, "  end\n"], [333, "  assign io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &&\n"], [333, "          (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\n"], [333, "  assign io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &&\n"], [333, "          (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\n"], [333, "  always @(posedge clk) begin\n"], [333, "    if (idle == 1'b1) begin\n"], [334, "    end else if (trigger_tx == 1'b1 && transfer_active == 1'b1) begin\n"], [334, "      if (transfer_counter == cmd_d1[7:0])\n"], [334, "        last_transfer <= 1'b1;\n"], [334, "      else\n"], [334, "        last_transfer <= 1'b0;\n"], [334, "    end\n"]]}}