set_max_delay 4.0 -rise -fall -from {clk1 clk2} -through ff* -rise_through pin* -to core_clock -probe -reset_path
