<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pruebavga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Prueba_VGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Prueba_VGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Prueba_VGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Prueba_VGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Prueba_VGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Prueba_VGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Prueba_VGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Prueba_VGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Prueba_VGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Prueba_VGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Prueba_VGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Prueba_VGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Prueba_VGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Prueba_VGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Prueba_VGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Prueba_VGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Prueba_VGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Prueba_VGA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Prueba_VGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Prueba_VGA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Prueba_VGA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Prueba_VGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Prueba_VGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Prueba_VGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Prueba_VGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Prueba_VGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Prueba_VGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Prueba_VGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Prueba_VGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Prueba_VGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Prueba_VGA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Prueba_VGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Prueba_VGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Prueba_VGA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Prueba_VGA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prueba_vga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="prueba_vga.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="prueba_vga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="prueba_vga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1679966075" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1679966075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679972513" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3954227424421054815" xil_pn:start_ts="1679972513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679972513" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7260778493292491055" xil_pn:start_ts="1679972513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679966075" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1679966075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679972513" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7753925688744947373" xil_pn:start_ts="1679972513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679966075" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3448225648602706267" xil_pn:start_ts="1679966075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1679972513" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5974924422480320091" xil_pn:start_ts="1679972513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680492041" xil_pn:in_ck="6738047350409229161" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7348237392171876333" xil_pn:start_ts="1680491921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Prueba_VGA.lso"/>
      <outfile xil_pn:name="Prueba_VGA.ngc"/>
      <outfile xil_pn:name="Prueba_VGA.ngr"/>
      <outfile xil_pn:name="Prueba_VGA.prj"/>
      <outfile xil_pn:name="Prueba_VGA.stx"/>
      <outfile xil_pn:name="Prueba_VGA.syr"/>
      <outfile xil_pn:name="Prueba_VGA.xst"/>
      <outfile xil_pn:name="Prueba_VGA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1680401068" xil_pn:in_ck="5030775496672797" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766323882845771646" xil_pn:start_ts="1680401068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680492045" xil_pn:in_ck="8217108180376608543" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1188893101672881345" xil_pn:start_ts="1680492041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Prueba_VGA.bld"/>
      <outfile xil_pn:name="Prueba_VGA.ngd"/>
      <outfile xil_pn:name="Prueba_VGA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1680492076" xil_pn:in_ck="8218639759361872992" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6569694987660717585" xil_pn:start_ts="1680492045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Prueba_VGA.pcf"/>
      <outfile xil_pn:name="Prueba_VGA_map.map"/>
      <outfile xil_pn:name="Prueba_VGA_map.mrp"/>
      <outfile xil_pn:name="Prueba_VGA_map.ncd"/>
      <outfile xil_pn:name="Prueba_VGA_map.ngm"/>
      <outfile xil_pn:name="Prueba_VGA_map.xrpt"/>
      <outfile xil_pn:name="Prueba_VGA_summary.xml"/>
      <outfile xil_pn:name="Prueba_VGA_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1680492095" xil_pn:in_ck="1572306200634015801" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="7044443079611515937" xil_pn:start_ts="1680492076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Prueba_VGA.ncd"/>
      <outfile xil_pn:name="Prueba_VGA.pad"/>
      <outfile xil_pn:name="Prueba_VGA.par"/>
      <outfile xil_pn:name="Prueba_VGA.ptwx"/>
      <outfile xil_pn:name="Prueba_VGA.unroutes"/>
      <outfile xil_pn:name="Prueba_VGA.xpi"/>
      <outfile xil_pn:name="Prueba_VGA_pad.csv"/>
      <outfile xil_pn:name="Prueba_VGA_pad.txt"/>
      <outfile xil_pn:name="Prueba_VGA_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1680492119" xil_pn:in_ck="6201254676243140095" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-6270489860592267034" xil_pn:start_ts="1680492109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Prueba_VGA.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="prueba_vga.bgn"/>
      <outfile xil_pn:name="prueba_vga.bin"/>
      <outfile xil_pn:name="prueba_vga.bit"/>
      <outfile xil_pn:name="prueba_vga.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1680492095" xil_pn:in_ck="8016471333306965724" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1680492090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Prueba_VGA.twr"/>
      <outfile xil_pn:name="Prueba_VGA.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
