// Seed: 3162413975
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri0 id_6,
    output tri  id_7,
    output tri  id_8,
    input  tri  id_9,
    output wire id_10
);
  assign id_8 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output logic id_4,
    input wand id_5,
    input supply1 id_6,
    input logic id_7,
    input tri1 id_8,
    output wor id_9,
    id_12,
    id_13,
    input tri0 id_10
);
  uwire id_14, id_15;
  tri id_16 = 1;
  always
    if (id_8 < id_13 && -1) id_9 = id_7 - -1;
    else id_12 <= 1'h0 - -1;
  reg  id_17;
  wire id_18;
  always id_4.id_17 <= id_7;
  assign id_9 = id_3;
  wire id_19, id_20;
  assign id_15 = -1;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_8,
      id_3,
      id_3,
      id_6,
      id_9,
      id_9,
      id_10,
      id_9
  );
  assign modCall_1.type_3 = 0;
endmodule
