--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 69137 paths analyzed, 8936 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.617ns.
--------------------------------------------------------------------------------
Slack:                  7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.334ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.661 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X16Y61.CE      net (fanout=16)       2.044   f5_tdc_control/_n0516_inv
    SLICE_X16Y61.CLK     Tceck                 0.269   f5_tdc_control/CS_countr_q[13]
                                                       f5_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.334ns (1.361ns logic, 6.973ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  7.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.250ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.661 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X16Y61.CE      net (fanout=16)       2.044   f5_tdc_control/_n0516_inv
    SLICE_X16Y61.CLK     Tceck                 0.269   f5_tdc_control/CS_countr_q[13]
                                                       f5_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.250ns (1.360ns logic, 6.890ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  7.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.662 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X12Y61.CE      net (fanout=16)       1.776   f5_tdc_control/_n0516_inv
    SLICE_X12Y61.CLK     Tceck                 0.269   f5_tdc_control/CS_countr_q[9]
                                                       f5_tdc_control/CS_countr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (1.361ns logic, 6.705ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.982ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.662 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X12Y61.CE      net (fanout=16)       1.776   f5_tdc_control/_n0516_inv
    SLICE_X12Y61.CLK     Tceck                 0.269   f5_tdc_control/CS_countr_q[9]
                                                       f5_tdc_control/CS_countr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.982ns (1.360ns logic, 6.622ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  7.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.655 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X14Y58.CE      net (fanout=16)       1.545   f5_tdc_control/_n0516_inv
    SLICE_X14Y58.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[8]
                                                       f5_tdc_control/CS_countr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (1.381ns logic, 6.474ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  7.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.790ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_6 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_6
    SLICE_X20Y41.D2      net (fanout=5)        1.603   f4_addr[6]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X17Y42.C3      net (fanout=15)       0.613   f4_mems_control/Mmux_addr_d19
    SLICE_X17Y42.C       Tilo                  0.259   f4_addr[12]
                                                       f4_mems_control/Mmux_addr_d31
    RAMB16_X1Y14.ADDRA11 net (fanout=4)        2.282   addr_d<11>_1
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (1.861ns logic, 5.929ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  7.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.655 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X14Y58.CE      net (fanout=16)       1.545   f5_tdc_control/_n0516_inv
    SLICE_X14Y58.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[8]
                                                       f5_tdc_control/CS_countr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (1.380ns logic, 6.391ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  7.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_6 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_6
    SLICE_X20Y41.D2      net (fanout=5)        1.603   f4_addr[6]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X20Y41.A2      net (fanout=15)       1.368   f4_mems_control/Mmux_addr_d19
    SLICE_X20Y41.A       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X1Y14.ADDRA13 net (fanout=4)        1.481   addr_d<13>_1
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (1.856ns logic, 5.883ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  7.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.754ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.690 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X10Y61.CE      net (fanout=16)       1.444   f5_tdc_control/_n0516_inv
    SLICE_X10Y61.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[12]
                                                       f5_tdc_control/CS_countr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (1.381ns logic, 6.373ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  7.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.725ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.688 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X10Y60.CE      net (fanout=16)       1.415   f5_tdc_control/_n0516_inv
    SLICE_X10Y60.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[6]
                                                       f5_tdc_control/CS_countr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (1.381ns logic, 6.344ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  7.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.670ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.690 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X10Y61.CE      net (fanout=16)       1.444   f5_tdc_control/_n0516_inv
    SLICE_X10Y61.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[12]
                                                       f5_tdc_control/CS_countr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (1.380ns logic, 6.290ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  7.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.641ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.688 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X10Y60.CE      net (fanout=16)       1.415   f5_tdc_control/_n0516_inv
    SLICE_X10Y60.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[6]
                                                       f5_tdc_control/CS_countr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (1.380ns logic, 6.261ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  7.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.515ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_6 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_6
    SLICE_X20Y41.D2      net (fanout=5)        1.603   f4_addr[6]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X17Y42.C3      net (fanout=15)       0.613   f4_mems_control/Mmux_addr_d19
    SLICE_X17Y42.C       Tilo                  0.259   f4_addr[12]
                                                       f4_mems_control/Mmux_addr_d31
    RAMB16_X1Y16.ADDRA11 net (fanout=4)        2.007   addr_d<11>_1
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (1.861ns logic, 5.654ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  7.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.542ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X8Y55.CE       net (fanout=16)       1.252   f5_tdc_control/_n0516_inv
    SLICE_X8Y55.CLK      Tceck                 0.269   f5_tdc_control/CS_countr_q[1]
                                                       f5_tdc_control/CS_countr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.361ns logic, 6.181ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  7.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.542ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.686 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X10Y59.CE      net (fanout=16)       1.232   f5_tdc_control/_n0516_inv
    SLICE_X10Y59.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[5]
                                                       f5_tdc_control/CS_countr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.381ns logic, 6.161ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  7.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.480ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_6 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_6
    SLICE_X20Y41.D2      net (fanout=5)        1.603   f4_addr[6]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X19Y42.B4      net (fanout=15)       0.832   f4_mems_control/Mmux_addr_d19
    SLICE_X19Y42.B       Tilo                  0.259   f4_addr[8]
                                                       f4_mems_control/Mmux_addr_d131
    RAMB16_X1Y14.ADDRA6  net (fanout=4)        1.753   addr_d<6>_1
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (1.861ns logic, 5.619ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  7.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/addr_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.545ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.787 - 0.745)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/addr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.DQ       Tcko                  0.525   state_q_FSM_FFd3_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X9Y17.B1       net (fanout=13)       3.246   state_q_FSM_FFd3_3
    SLICE_X9Y17.B        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In2
                                                       f2_tdc_spi_master/busy1
    SLICE_X8Y13.A3       net (fanout=12)       1.211   f2_tdc_SPI_busy
    SLICE_X8Y13.A        Tilo                  0.254   f2_tdc_control/Mmux_addr_d4
                                                       f2_tdc_control/_n0458_inv1_SW2
    SLICE_X9Y15.A6       net (fanout=1)        0.358   f2_tdc_control/N282
    SLICE_X9Y15.A        Tilo                  0.259   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/_n0458_inv2
    SLICE_X5Y13.C1       net (fanout=6)        1.060   f2_tdc_control/_n0458_inv
    SLICE_X5Y13.CLK      Tas                   0.373   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/addr_q_2_rstpot
                                                       f2_tdc_control/addr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (1.670ns logic, 5.875ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.697 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X6Y60.CE       net (fanout=16)       1.218   f5_tdc_control/_n0516_inv
    SLICE_X6Y60.CLK      Tceck                 0.289   f5_tdc_control/CS_countr_q[10]
                                                       f5_tdc_control/CS_countr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (1.381ns logic, 6.147ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  7.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.046ns (0.698 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X6Y61.CE       net (fanout=16)       1.218   f5_tdc_control/_n0516_inv
    SLICE_X6Y61.CLK      Tceck                 0.289   f5_tdc_control/CS_countr_q[14]
                                                       f5_tdc_control/CS_countr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (1.381ns logic, 6.147ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  7.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_6 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_6 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.BQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_6
    SLICE_X20Y41.D2      net (fanout=5)        1.603   f4_addr[6]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X20Y41.A2      net (fanout=15)       1.368   f4_mems_control/Mmux_addr_d19
    SLICE_X20Y41.A       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X1Y16.ADDRA13 net (fanout=4)        1.206   addr_d<13>_1
    RAMB16_X1Y16.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (1.856ns logic, 5.608ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  7.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.443ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_5 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_5
    SLICE_X20Y41.D1      net (fanout=5)        1.256   f4_addr[5]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X17Y42.C3      net (fanout=15)       0.613   f4_mems_control/Mmux_addr_d19
    SLICE_X17Y42.C       Tilo                  0.259   f4_addr[12]
                                                       f4_mems_control/Mmux_addr_d31
    RAMB16_X1Y14.ADDRA11 net (fanout=4)        2.282   addr_d<11>_1
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (1.861ns logic, 5.582ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  7.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f5_tdc_control/CS_countr_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.661 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd3 to f5_tdc_control/CS_countr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.AQ       Tcko                  0.525   state_q_FSM_FFd3_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X11Y53.A3      net (fanout=13)       2.498   state_q_FSM_FFd3_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X16Y61.CE      net (fanout=16)       2.044   f5_tdc_control/_n0516_inv
    SLICE_X16Y61.CLK     Tceck                 0.269   f5_tdc_control/CS_countr_q[13]
                                                       f5_tdc_control/CS_countr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.452ns (1.456ns logic, 5.996ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.458ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X8Y55.CE       net (fanout=16)       1.252   f5_tdc_control/_n0516_inv
    SLICE_X8Y55.CLK      Tceck                 0.269   f5_tdc_control/CS_countr_q[1]
                                                       f5_tdc_control/CS_countr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (1.360ns logic, 6.098ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  7.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.458ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.686 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X10Y59.CE      net (fanout=16)       1.232   f5_tdc_control/_n0516_inv
    SLICE_X10Y59.CLK     Tceck                 0.289   f5_tdc_control/CS_countr_q[5]
                                                       f5_tdc_control/CS_countr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (1.380ns logic, 6.078ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  7.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.392ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_mems_control/addr_q_5 to mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   f4_addr[8]
                                                       f4_mems_control/addr_q_5
    SLICE_X20Y41.D1      net (fanout=5)        1.256   f4_addr[5]
    SLICE_X20Y41.D       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>2
    SLICE_X19Y40.A5      net (fanout=1)        0.862   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>1
    SLICE_X19Y40.A       Tilo                  0.259   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o[15]
                                                       f4_mems_control/addr_q[15]_GND_21_o_equal_15_o<15>3
    SLICE_X17Y40.A3      net (fanout=2)        0.569   f4_mems_control/addr_q[15]_GND_21_o_equal_15_o
    SLICE_X17Y40.A       Tilo                  0.259   f4_mems_control/addr_q_0_1
                                                       f4_mems_control/Mmux_addr_d191
    SLICE_X20Y41.A2      net (fanout=15)       1.368   f4_mems_control/Mmux_addr_d19
    SLICE_X20Y41.A       Tilo                  0.254   f4_addr[15]
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X1Y14.ADDRA13 net (fanout=4)        1.481   addr_d<13>_1
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (1.856ns logic, 5.536ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.459ns (Levels of Logic = 2)
  Clock Path Skew:      0.046ns (0.698 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.C5       net (fanout=7)        1.454   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Tilo                  0.403   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_G
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X4Y61.CE       net (fanout=16)       1.169   f5_tdc_control/_n0516_inv
    SLICE_X4Y61.CLK      Tceck                 0.269   f5_tdc_control/CS_countr_q[15]
                                                       f5_tdc_control/CS_countr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (1.361ns logic, 6.098ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  7.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f1_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1 (RAM)
  Requirement:          15.625ns
  Data Path Delay:      7.459ns (Levels of Logic = 3)
  Clock Path Skew:      0.050ns (0.787 - 0.737)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f1_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.CQ       Tcko                  0.525   state_q_FSM_FFd1_10
                                                       f1_mems_spi_master/state_q_FSM_FFd1
    SLICE_X6Y18.C5       net (fanout=13)       2.004   state_q_FSM_FFd1_10
    SLICE_X6Y18.C        Tilo                  0.235   f1_mems_control/state_q_FSM_FFd2
                                                       f1_mems_spi_master/busy1
    SLICE_X0Y16.A4       net (fanout=4)        0.950   f1_mems_SPI_busy
    SLICE_X0Y16.A        Tilo                  0.254   f1_mems_control/addr_q_2_1
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X1Y17.A3       net (fanout=15)       0.590   f1_mems_control/Mmux_addr_d19
    SLICE_X1Y17.A        Tilo                  0.259   f1_addr[12]
                                                       f1_mems_control/Mmux_addr_d161
    RAMB16_X0Y2.ADDRA9   net (fanout=4)        2.242   addr_d<9>_4
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1
                                                       mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (1.673ns logic, 5.786ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  7.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f2_tdc_control/addr_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.449ns (Levels of Logic = 4)
  Clock Path Skew:      0.042ns (0.787 - 0.745)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_spi_master/state_q_FSM_FFd3 to f2_tdc_control/addr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.DQ       Tcko                  0.525   state_q_FSM_FFd3_3
                                                       f2_tdc_spi_master/state_q_FSM_FFd3
    SLICE_X9Y17.B1       net (fanout=13)       3.246   state_q_FSM_FFd3_3
    SLICE_X9Y17.B        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4-In2
                                                       f2_tdc_spi_master/busy1
    SLICE_X10Y16.A3      net (fanout=12)       0.596   f2_tdc_SPI_busy
    SLICE_X10Y16.A       Tilo                  0.235   f2_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f2_tdc_control/_n0458_inv1_SW1
    SLICE_X9Y15.A2       net (fanout=1)        0.896   f2_tdc_control/N281
    SLICE_X9Y15.A        Tilo                  0.259   f2_tdc_control/addr_q[5]
                                                       f2_tdc_control/_n0458_inv2
    SLICE_X5Y13.C1       net (fanout=6)        1.060   f2_tdc_control/_n0458_inv
    SLICE_X5Y13.CLK      Tas                   0.373   f2_tdc_control/addr_q[2]
                                                       f2_tdc_control/addr_q_2_rstpot
                                                       f2_tdc_control/addr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (1.651ns logic, 5.798ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  7.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.444ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.697 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X6Y60.CE       net (fanout=16)       1.218   f5_tdc_control/_n0516_inv
    SLICE_X6Y60.CLK      Tceck                 0.289   f5_tdc_control/CS_countr_q[10]
                                                       f5_tdc_control/CS_countr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.380ns logic, 6.064ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  7.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f5_tdc_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          f5_tdc_control/CS_countr_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      7.444ns (Levels of Logic = 2)
  Clock Path Skew:      0.046ns (0.698 - 0.652)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f5_tdc_spi_master/state_q_FSM_FFd1 to f5_tdc_control/CS_countr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.430   state_q_FSM_FFd1_3
                                                       f5_tdc_spi_master/state_q_FSM_FFd1
    SLICE_X11Y53.A2      net (fanout=11)       3.475   state_q_FSM_FFd1_0
    SLICE_X11Y53.A       Tilo                  0.259   f5_tdc_control/_n0352_inv1
                                                       f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o1
    SLICE_X2Y58.D6       net (fanout=7)        1.371   f5_tdc_control/tdc_SPI_busy_start_q_AND_16_o
    SLICE_X2Y58.CMUX     Topdc                 0.402   f5_tdc_control/addr_q[5]_GND_18_o_equal_8_o
                                                       f5_tdc_control/_n0516_inv3_F
                                                       f5_tdc_control/_n0516_inv3
    SLICE_X6Y61.CE       net (fanout=16)       1.218   f5_tdc_control/_n0516_inv
    SLICE_X6Y61.CLK      Tceck                 0.289   f5_tdc_control/CS_countr_q[14]
                                                       f5_tdc_control/CS_countr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.380ns logic, 6.064ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/DP/CLK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/DP/CLK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[5]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/SP/CLK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     11.030ns|            0|            0|            0|        69137|
| TS_new_clk_clkfx              |     15.625ns|      8.617ns|          N/A|            0|            0|        69137|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.617|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 69137 paths, 0 nets, and 13133 connections

Design statistics:
   Minimum period:   8.617ns{1}   (Maximum frequency: 116.050MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 23 12:21:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



