# TETRISC Maia
## 32-bit RISC-V TETRISC core 

Maia is an implementation for the RV32IM RISC-V ISA and it is the first TETRISC microprocessor architecture implementation. 
The project is currently going on. Further details will be added in the future.  
The project is released under LGPL v3.0 ( https://www.gnu.org/licenses/lgpl-3.0.txt ).
Copyright (C) 2021 CINI Cybersecurity National Laboratory and University of Teheran.