#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdint.h>
#include <assert.h>

#include "mu-riscv.h"

/***************************************************************/
/* Print out a list of commands available                                                                  */
/***************************************************************/
void help() {        
	printf("------------------------------------------------------------------\n\n");
	printf("\t**********MU-RISCV Help MENU**********\n\n");
	printf("sim\t-- simulate program to completion \n");
	printf("run <n>\t-- simulate program for <n> instructions\n");
	printf("rdump\t-- dump register values\n");
	printf("reset\t-- clears all registers/memory and re-loads the program\n");
	printf("input <reg> <val>\t-- set GPR <reg> to <val>\n");
	printf("mdump <start> <stop>\t-- dump memory from <start> to <stop> address\n");
	printf("high <val>\t-- set the HI register to <val>\n");
	printf("low <val>\t-- set the LO register to <val>\n");
	printf("print\t-- print the program loaded into memory\n");
	printf("?\t-- display help menu\n");
	printf("quit\t-- exit the simulator\n\n");
	printf("------------------------------------------------------------------\n\n");
}

/***************************************************************/
/* Turn a byte to a word                                                                          */
/***************************************************************/
uint32_t byte_to_word(uint8_t byte)
{
    return (byte & 0x80) ? (byte | 0xffffff80) : byte;
}

/***************************************************************/
/* Turn a halfword to a word                                                                          */
/***************************************************************/
uint32_t half_to_word(uint16_t half)
{
    return (half & 0x8000) ? (half | 0xffff8000) : half;
}

/***************************************************************/
/* Read a 32-bit word from memory                                                                            */
/***************************************************************/
uint32_t mem_read_32(uint32_t address)
{
	int i;
	for (i = 0; i < NUM_MEM_REGION; i++) {
		if ( (address >= MEM_REGIONS[i].begin) &&  ( address <= MEM_REGIONS[i].end) ) {
			uint32_t offset = address - MEM_REGIONS[i].begin;
			return (MEM_REGIONS[i].mem[offset+3] << 24) |
					(MEM_REGIONS[i].mem[offset+2] << 16) |
					(MEM_REGIONS[i].mem[offset+1] <<  8) |
					(MEM_REGIONS[i].mem[offset+0] <<  0);
		}
	}
	return 0;
}

/***************************************************************/
/* Write a 32-bit word to memory                                                                                */
/***************************************************************/
void mem_write_32(uint32_t address, uint32_t value)
{
	int i;
	uint32_t offset;
	for (i = 0; i < NUM_MEM_REGION; i++) {
		if ( (address >= MEM_REGIONS[i].begin) && (address <= MEM_REGIONS[i].end) ) {
			offset = address - MEM_REGIONS[i].begin;

			MEM_REGIONS[i].mem[offset+3] = (value >> 24) & 0xFF;
			MEM_REGIONS[i].mem[offset+2] = (value >> 16) & 0xFF;
			MEM_REGIONS[i].mem[offset+1] = (value >>  8) & 0xFF;
			MEM_REGIONS[i].mem[offset+0] = (value >>  0) & 0xFF;
		}
	}
}

/***************************************************************/
/* Execute one cycle                                                                                                              */
/***************************************************************/
void cycle() {                                                
	handle_instruction();
	CURRENT_STATE = NEXT_STATE;
	INSTRUCTION_COUNT++;
}

/***************************************************************/
/* Simulate RISCV for n cycles                                                                                       */
/***************************************************************/
void run(int num_cycles) {                                      
	
	if (RUN_FLAG == FALSE) {
		printf("Simulation Stopped\n\n");
		return;
	}

	printf("Running simulator for %d cycles...\n\n", num_cycles);
	int i;
	for (i = 0; i < num_cycles; i++) {
		if (RUN_FLAG == FALSE) {
			printf("Simulation Stopped.\n\n");
			break;
		}
		cycle();
	}
}

/**************************************************************rdump*/
/* simulate to completion                                                                                               */
/***************************************************************/
void runAll() {                                                     
	if (RUN_FLAG == FALSE) {
		printf("Simulation Stopped.\n\n");
		return;
	}

	printf("Simulation Started...\n\n");
	while (RUN_FLAG){
		cycle();
	}
	printf("Simulation Finished.\n\n");
}

/***************************************************************/ 
/* Dump a word-aligned region of memory to the terminal                              */
/***************************************************************/
void mdump(uint32_t start, uint32_t stop) {          
	uint32_t address;

	printf("-------------------------------------------------------------\n");
	printf("Memory content [0x%08x..0x%08x] :\n", start, stop);
	printf("-------------------------------------------------------------\n");
	printf("\t[Address in Hex (Dec) ]\t[Value]\n");
	for (address = start; address <= stop; address += 4){
		printf("\t0x%08x (%d) :\t0x%08x\n", address, address, mem_read_32(address));
	}
	printf("\n");
}

/***************************************************************/
/* Dump current values of registers to the teminal                                              */   
/***************************************************************/
void rdump() {                               
	int i; 
	printf("-------------------------------------\n");
	printf("Dumping Register Content\n");
	printf("-------------------------------------\n");
	printf("# Instructions Executed\t: %u\n", INSTRUCTION_COUNT);
	printf("PC\t: 0x%08x\n", CURRENT_STATE.PC);
	printf("-------------------------------------\n");
	printf("[Register]\t[Value]\n");
	printf("-------------------------------------\n");
	for (i = 0; i < RISCV_REGS; i++){
		printf("[R%d]\t: 0x%08x\n", i, CURRENT_STATE.REGS[i]);
	}
	printf("-------------------------------------\n");
	printf("[HI]\t: 0x%08x\n", CURRENT_STATE.HI);
	printf("[LO]\t: 0x%08x\n", CURRENT_STATE.LO);
	printf("-------------------------------------\n");
}

/***************************************************************/
/* Read a command from standard input.                                                               */  
/***************************************************************/
void handle_command() {                         
	char buffer[20];
	uint32_t start, stop, cycles;
	uint32_t register_no;
	int register_value;
	int hi_reg_value, lo_reg_value;

	printf("MU-RISCV SIM:> ");

	if (scanf("%s", buffer) == EOF){
		exit(0);
	}

	switch(buffer[0]) {
		case 'S':
		case 's':
			runAll(); 
			break;
		case 'M':
		case 'm':
			if (scanf("%x %x", &start, &stop) != 2){
				break;
			}
			mdump(start, stop);
			break;
		case '?':
			help();
			break;
		case 'Q':
		case 'q':
			printf("**************************\n");
			printf("Exiting MU-RISCV! Good Bye...\n");
			printf("**************************\n");
			exit(0);
		case 'R':
		case 'r':
			if (buffer[1] == 'd' || buffer[1] == 'D'){
				rdump();
			}else if(buffer[1] == 'e' || buffer[1] == 'E'){
				reset();
			}
			else {
				if (scanf("%d", &cycles) != 1) {
					break;
				}
				run(cycles);
			}
			break;
		case 'I':
		case 'i':
			if (scanf("%u %i", &register_no, &register_value) != 2){
				break;
			}
			CURRENT_STATE.REGS[register_no] = register_value;
			NEXT_STATE.REGS[register_no] = register_value;
			break;
		case 'H':
		case 'h':
			if (scanf("%i", &hi_reg_value) != 1){
				break;
			}
			CURRENT_STATE.HI = hi_reg_value; 
			NEXT_STATE.HI = hi_reg_value; 
			break;
		case 'L':
		case 'l':
			if (scanf("%i", &lo_reg_value) != 1){
				break;
			}
			CURRENT_STATE.LO = lo_reg_value;
			NEXT_STATE.LO = lo_reg_value;
			break;
		case 'P':
		case 'p':
			print_program(); 
			break;
		default:
			printf("Invalid Command.\n");
			break;
	}
}

/***************************************************************/
/* reset registers/memory and reload program                                                    */
/***************************************************************/
void reset() {   
	int i;
	/*reset registers*/
	for (i = 0; i < RISCV_REGS; i++){
		CURRENT_STATE.REGS[i] = 0;
	}
	CURRENT_STATE.HI = 0;
	CURRENT_STATE.LO = 0;
	
	for (i = 0; i < NUM_MEM_REGION; i++) {
		uint32_t region_size = MEM_REGIONS[i].end - MEM_REGIONS[i].begin + 1;
		memset(MEM_REGIONS[i].mem, 0, region_size);
	}
	
	/*load program*/
	load_program();
	
	/*reset PC*/
	INSTRUCTION_COUNT = 0;
	CURRENT_STATE.PC =  MEM_TEXT_BEGIN;
	NEXT_STATE = CURRENT_STATE;
	RUN_FLAG = TRUE;
}

/***************************************************************/
/* Allocate and set memory to zero                                                                            */
/***************************************************************/
void init_memory() {                                           
	int i;
	for (i = 0; i < NUM_MEM_REGION; i++) {
		uint32_t region_size = MEM_REGIONS[i].end - MEM_REGIONS[i].begin + 1;
		MEM_REGIONS[i].mem = malloc(region_size);
		memset(MEM_REGIONS[i].mem, 0, region_size);
	}
}

/**************************************************************/
/* load program into memory                                                                                      */
/**************************************************************/
void load_program() {                   
	FILE * fp;
	int i, word;
	uint32_t address;
	/* Open program file. */
	fp = fopen(prog_file, "r");
	if (fp == NULL) {
		printf("Error: Can't open program file %s\n", prog_file);
		exit(-1);
	}

	/* Read in the program. */

	i = 0;
	while( fscanf(fp, "%x\n", &word) != EOF ) {
		address = MEM_TEXT_BEGIN + i;
		mem_write_32(address, word);
		printf("writing 0x%08x into address 0x%08x (%d)\n", word, address, address);
		i += 4;
	}
	PROGRAM_SIZE = i/4;
	printf("Program loaded into memory.\n%d words written into memory.\n\n", PROGRAM_SIZE);
	fclose(fp);
}

void R_Processing(uint32_t rd, uint32_t f3, uint32_t rs1, uint32_t rs2, uint32_t f7) {
	switch(f3){
		case 0:
			switch(f7){
				case 0:		//add
					NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] + NEXT_STATE.REGS[rs2];
					break;
				case 32:	//sub
					NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] - NEXT_STATE.REGS[rs2];
					break;
				default:
					RUN_FLAG = FALSE;
					break;
				}	
			break;
		case 1:				//sll
			NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] << NEXT_STATE.REGS[rs2];
			break;
		case 2:				//slt
			NEXT_STATE.REGS[rd] = (NEXT_STATE.REGS[rs1] < NEXT_STATE.REGS[rs2])?1:0;
		case 3:				//sltu
			NEXT_STATE.REGS[rd] = (NEXT_STATE.REGS[rs1] < NEXT_STATE.REGS[rs2])?1:0;
		case 4:
			NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] ^ NEXT_STATE.REGS[rs2];
		case 5:
			switch(f7){
				case 0:		//srl
					NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] >> NEXT_STATE.REGS[rs2];
					break;
				case 32:	//sra
					uint8_t msb = NEXT_STATE.REGS[rs1] >> 31 & 0b1;
					if(msb){
						for(int i = 0; i < NEXT_STATE.REGS[rs2]; i++) {
							NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] >> 1 | 1 << 31;
						}
					}
					else {
						NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] >> NEXT_STATE.REGS[rs2];
					}
					break;
				default:
					RUN_FLAG = FALSE;
					break;
			}
			break;
		case 6: 			//or
			NEXT_STATE.REGS[rd] = (NEXT_STATE.REGS[rs1] | NEXT_STATE.REGS[rs2]);
			break;
		case 7:				//and
			NEXT_STATE.REGS[rd] = (NEXT_STATE.REGS[rs1] & NEXT_STATE.REGS[rs2]);
			break;
		default:
			RUN_FLAG = FALSE;
			break;
	} 			
}

void ILoad_Processing(uint32_t rd, uint32_t f3, uint32_t rs1, uint32_t imm) {
	switch (f3)
	{
	case 0: //lb
		NEXT_STATE.REGS[rd] = byte_to_word((mem_read_32(NEXT_STATE.REGS[rs1] + imm)) & 0xFF);
		break;

	case 1: //lh
		NEXT_STATE.REGS[rd] = half_to_word((mem_read_32(NEXT_STATE.REGS[rs1] + imm)) & 0xFFFF);
		break;

	case 2: //lw
		NEXT_STATE.REGS[rd] = mem_read_32(NEXT_STATE.REGS[rs1] + imm);
		break;
	
	default:
		printf("Invalid instruction");
		RUN_FLAG = FALSE;
		break;
	}
}

void Iimm_Processing(uint32_t rd, uint32_t f3, uint32_t rs1, uint32_t imm) {
	uint32_t imm0_4 = (imm << 7) >> 7;
	uint32_t imm5_11 = imm >> 5;
	switch (f3)
	{
	case 0: //addi
		NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] + imm;
		break;

	case 4: //xori
		NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] ^ imm;
		break;
	
	case 6: //ori
		NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] | imm;
		break;
	
	case 7: //andi
		NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] & imm;
		break;
	
	case 1: //slli
		NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] << imm0_4;
		break;
	
	case 5: //srli and srai
		switch (imm5_11)
		{
		case 0: //srli
			NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] >> imm0_4;
			break;

		case 32: //srai
			//NEXT_STATE.REGS[rd] = NEXT_STATE.REGS[rs1] >> imm0_4;
			break;
		
		default:
			RUN_FLAG = FALSE;
			break;
		}
		break;
	
	case 2:
		break;

	case 3:
		break;

	default:
		printf("Invalid instruction");
		RUN_FLAG = FALSE;
		break;
	}
}

void S_Processing(uint32_t imm4, uint32_t f3, uint32_t rs1, uint32_t rs2, uint32_t imm11) {
	// Recombine immediate
	uint32_t imm = (imm11 << 5) + imm4;

	switch (f3)
	{
	case 0: //sb
		mem_write_32((NEXT_STATE.REGS[rs1] + imm), NEXT_STATE.REGS[rs2]);
		break;
	
	case 1: //sh
		mem_write_32((NEXT_STATE.REGS[rs1] + imm), NEXT_STATE.REGS[rs2]);
		break;

	case 2: //sw
		mem_write_32((NEXT_STATE.REGS[rs1] + imm), NEXT_STATE.REGS[rs2]);
		break;

	default:
		printf("Invalid instruction");
		RUN_FLAG = FALSE;
		break;
	}
}

void B_Processing(uint32_t rs1, uint32_t rs2, uint32_t imm, uint32_t f3) {
	switch(f3) {
		// BEQ
		case 0x0: 
			NEXT_STATE.PC = CURRENT_STATE.REGS[rs1] == CURRENT_STATE.REGS[rs2] ? CURRENT_STATE.PC + imm : CURRENT_STATE.PC + 4;
			break;
		// BNE
		case 0x1:
			NEXT_STATE.PC = CURRENT_STATE.REGS[rs1] != CURRENT_STATE.REGS[rs2] ? CURRENT_STATE.PC + imm : CURRENT_STATE.PC + 4;
			break;
		// BLTZ
		case 0x4: 
			NEXT_STATE.PC = CURRENT_STATE.REGS[rs1] < 0 ? CURRENT_STATE.PC + imm : CURRENT_STATE.PC + 4;
			break;
		// BGEZ
		case 0x5: 
			NEXT_STATE.PC = CURRENT_STATE.REGS[rs1] >= 0 ? CURRENT_STATE.PC + imm : CURRENT_STATE.PC + 4;
			break;
		// BLEZ
		case 0x6: 
			NEXT_STATE.PC = CURRENT_STATE.REGS[rs1] <= 0 ? CURRENT_STATE.PC + imm : CURRENT_STATE.PC + 4;
			break;
		// BGTZ
		case 0x7: 
			NEXT_STATE.PC = CURRENT_STATE.REGS[rs1] > 0 ? CURRENT_STATE.PC + imm : CURRENT_STATE.PC + 4;
			break;
		default:
			printf("Unknown branch: %d\n", f3);
			RUN_FLAG = FALSE;
			break;
	}
}

void J_Processing() {
	// hi
}

void U_Processing() {
	// hi
}

void print_number_as_binary(unsigned int n) {
	if (n >> 1) {
		print_number_as_binary(n >> 1);
	}
	putc((n & 1) ? '1' : '0', stdout);
}

/************************************************************/
/* decode and execute instruction                           */ 
/************************************************************/
void handle_instruction() {
    // Check if PC has gone beyond the loaded program.
    if ((CURRENT_STATE.PC - MEM_TEXT_BEGIN) >= (PROGRAM_SIZE * 4)) {
        printf("Reached end of loaded program. Stopping simulation.\n");
        RUN_FLAG = FALSE;
        return;
    }

    uint32_t instruction = mem_read_32(CURRENT_STATE.PC);
    uint8_t opcode = instruction & BIT_MASK_7;  
    uint8_t rd  = (instruction >> 7)  & BIT_MASK_5;
    uint8_t rs1 = (instruction >> 15) & BIT_MASK_5;
    uint8_t rs2 = (instruction >> 20) & BIT_MASK_5;
	uint8_t funct3 = (instruction >> 12) & BIT_MASK_3;
    uint8_t funct7 = (instruction >> 25) & BIT_MASK_7;
    int32_t imm = instruction >> 20;

    switch(opcode) {
        case OPCODE_R_TYPE: {
            R_Processing(rd, funct3, rs1, rs2, funct7);
            NEXT_STATE.PC = CURRENT_STATE.PC + 4;
            break;
        }
        case OPCODE_I_TYPE: {
            Iimm_Processing(rd, funct3, rs1, imm);
            NEXT_STATE.PC = CURRENT_STATE.PC + 4;
            break;
        }
        case OPCODE_LOAD: {
            ILoad_Processing(rd, funct3, rs1, imm);
            NEXT_STATE.PC = CURRENT_STATE.PC + 4;
            break;
        }
        case OPCODE_STORE: {
            // Immediate is split between bits [11:5] and [4:0]
            uint32_t imm4 = imm & BIT_MASK_5;
			uint32_t imm11 = (imm >> 5) & BIT_MASK_7;
			S_Processing(imm4, funct3, rs1, rs2, imm11);
            NEXT_STATE.PC = CURRENT_STATE.PC + 4;
            break;
        }
        case OPCODE_LUI: {
            NEXT_STATE.REGS[rd] = imm;
            NEXT_STATE.PC = CURRENT_STATE.PC + 4;
            break;
        }
        // Special Operations & Sys Call
        case OPCODE_SYSCALL: {
            if (instruction == SYS_CALL_EXIT) {
                // If $v0 holds 10, exit the simulation.
                if (CURRENT_STATE.REGS[2] == 10)
                    exit(0);
            } else {
                switch(funct3) {
                    //MFHI
                    case 0x1: 
                        NEXT_STATE.REGS[rd] = CURRENT_STATE.HI;
                        break;
                    //MFLO
                    case 0x2: 
                        NEXT_STATE.REGS[rd] = CURRENT_STATE.LO;
                        break;
                    //MTHI
                    case 0x3: 
                        CURRENT_STATE.HI = CURRENT_STATE.REGS[rs1];
                        break;
                    //MTLO
                    case 0x4: 
                        CURRENT_STATE.LO = CURRENT_STATE.REGS[rs1];
                        break;
                    default:
                        printf("Unknown register: %d\n", funct3);
                        RUN_FLAG = FALSE;
                        break;
                }
            }
            NEXT_STATE.PC = CURRENT_STATE.PC + 4;
            break; 
        }
        case OPCODE_BRANCH: {
            imm  = ((instruction >> 31) & 0x1) << 12;
            imm |= ((instruction >> 7)  & 0x1) << 11;
            imm |= ((instruction >> 25) & 0x3F) << 5;
            imm |= ((instruction >> 8)  & 0xF);
			B_Processing(rs1, rs2, imm, funct3);
            break;
        }
        case OPCODE_JAL: {
            // J-type immediate reconstruction.
            imm  = ((instruction >> 31) & 0x1) << 20;
            imm |= ((instruction >> 21) & 0x3FF) << 1;
            imm |= ((instruction >> 20) & 0x1) << 11;
            imm |= ((instruction >> 12) & 0xFF) << 12; 
            NEXT_STATE.REGS[rd] = CURRENT_STATE.PC + 4;
            NEXT_STATE.PC = CURRENT_STATE.PC + imm;
            break;
        }
        case OPCODE_JALR: {
            NEXT_STATE.REGS[rd] = CURRENT_STATE.PC + 4;
            NEXT_STATE.PC = (CURRENT_STATE.REGS[rs1] + imm) & ~1;
            break;
        }
        
        // J and JR 
        case OPCODE_JR: {
            if (rs1 == 0) {
                imm  = ((instruction >> 31) & 0x1) << 20;
                imm |= ((instruction >> 21) & 0x3FF) << 1;
                imm |= ((instruction >> 20) & 0x1) << 11;
                imm |= ((instruction >> 12) & 0xFF) << 12;
                if (imm & 0x100000) {
                    imm |= 0xFFE00000;
                }
                NEXT_STATE.PC = CURRENT_STATE.PC + imm;
            } else {
                NEXT_STATE.PC = CURRENT_STATE.REGS[rs1];
            }
            break;
        }
        default:
            printf("Unknown opcode 0x%x at PC: 0x%x\n", opcode, CURRENT_STATE.PC);
            RUN_FLAG = FALSE;
            return;
    }
}


/************************************************************/
/* Initialize Memory                                                                                                    */ 
/************************************************************/
void initialize() { 
	init_memory();
	CURRENT_STATE.PC = MEM_TEXT_BEGIN;
	CURRENT_STATE.REGS[2] = MEM_STACK_BEGIN;
	NEXT_STATE = CURRENT_STATE;
	RUN_FLAG = TRUE;
}

/************************************************************/
/* Print the program loaded into memory (in RISCV assembly format)    */ 
/************************************************************/
void print_program() {
    uint32_t address = MEM_TEXT_BEGIN;
    printf("\nProgram Loaded:\n");
    for (int i = 0; i < PROGRAM_SIZE; i++) {
        uint32_t instruction = mem_read_32(address);
        printf("0x%08x: ", address);
        print_command(instruction);
        address += 4;
    }
}
	

/************************************************************/
/* Print the instruction at given memory address (in RISCV assembly format)    */
/************************************************************/
void print_command(uint32_t bincmd) {
    enum OPCODE_TYPE cmd_type = get_opcode_type(bincmd);
    switch (cmd_type) {
        case R:
            handle_r_print(bincmd);
            break;
		case S:
			handle_s_print(bincmd);
			break;
		case I:
			handle_i_print(bincmd);
			break;
		default:
			printf("Unknown command!");
			break;
    }
	printf("\n");
}

void handle_r_print(uint32_t bincmd) {
	uint8_t rd = bincmd >> 7 & BIT_MASK_5;
	uint8_t funct3 = bincmd >> 12 & BIT_MASK_3;
	uint8_t rs1 = bincmd >> 15 & BIT_MASK_5;
	uint8_t rs2 = bincmd >> 20 & BIT_MASK_5;
	uint8_t funct7 = bincmd >> 25 & BIT_MASK_7;
	switch(funct3) {
		case ADD_SUB:
			switch(funct7){
				case ADD:
					print_r_cmd("add", rd, rs1, rs2);
					break;
				case SUB:
					print_r_cmd("sub", rd, rs1, rs2);
					break;
				default:
					printf("No funct7(%d) for funct3(%d) found for R-type.", funct7, funct3);
					break;
			}
			break;
		case SLL:
			print_r_cmd("sll", rd, rs1, rs2);
			break;
		case SLT:
			print_r_cmd("slt", rd, rs1, rs2);
			break;
		case SLTU:
			print_r_cmd("sltu", rd, rs1, rs2);
			break;
		case XOR:
			print_r_cmd("xor", rd, rs1, rs2);
			break;
		case SRL_SRA:
			switch(funct7){
				case SRL:
					print_r_cmd("srl", rd, rs1, rs2);
					break;
				case SRA:
					print_r_cmd("sra", rd, rs1, rs2);
					break;
				default:
					printf("No funct7(%d) for funct3(%d) found for R-type.", funct7, funct3);
					break;
			}
			break;
		case OR:
			print_r_cmd("or", rd, rs1, rs2);
			break;
		case AND:
			print_r_cmd("and", rd, rs1, rs2);
			break;
		default:
			printf("Unknown funct3(%d) in R-type", funct3);
			break;
	}
}

void handle_s_print(uint32_t bincmd) {
	uint8_t imm4 = bincmd >> 7 & BIT_MASK_5;
	uint8_t f3 = bincmd >> 12 & BIT_MASK_3;
	uint8_t rs1 = bincmd >> 15 & BIT_MASK_5;
	uint8_t rs2 = bincmd >> 20 & BIT_MASK_5;
	uint8_t imm11 = bincmd >> 25 & BIT_MASK_7;
	uint16_t imm = (imm11 | imm4);
	switch(f3) {
		case SB:
			print_s_cmd("sb", rs2, imm, rs1);
			break;
		case SH:
			print_s_cmd("sh", rs2, imm, rs1);
			break;
		case SW:
			print_s_cmd("sw", rs2, imm, rs1);
			break;
		default:
			printf("Unknown funct3(%d) in S type", f3);
			break;
	}
}

void handle_i_print(uint32_t bincmd) {

	uint8_t opcode = bincmd & BIT_MASK_7;
	uint8_t rd = bincmd >> 7 & BIT_MASK_5;
	uint8_t funct3 = bincmd >> 12 & BIT_MASK_3;
	uint8_t rs1 = bincmd >> 15 & BIT_MASK_5;
	uint8_t imm = bincmd >> 20 & (BIT_MASK_12);
	switch(opcode) {
		case 0b0010011:
			switch(funct3) {
				case 0x0: 
					print_i_type1_cmd("addi", rd, rs1, imm);
					break;
				case 0x1:
					print_i_type1_cmd("slli", rd, rs1, imm);
					break;
				case 0x2:
					print_i_type1_cmd("slti", rd, rs1, imm);
					break;
				case 0x3:
					print_i_type1_cmd("sltiu", rd, rs1, imm);
					break;
				case 0x4:
					print_i_type1_cmd("xori", rd, rs1, imm);
					break;
				case 0x5:
					uint8_t imm5 = imm >> 5;
					switch(imm5){
						case 0:
							print_i_type1_cmd("srli", rd, rs1, imm);
							break;
						case 0x20:
							print_i_type1_cmd("srai", rd, rs1, imm);
							break;
						default:
							printf("Invalid imm[11:5](%d) for I-Type opcode(%d) funct3(%d)", imm5, opcode, funct3);
							break;
					}
					break;
				case 0x6:
					print_i_type1_cmd("ori", rd, rs1, imm);
					break;
				case 0x7:
					print_i_type1_cmd("andi", rd, rs1, imm);
					break;
				default:
					printf("Invalid funct3(%d) for I-type opcode(%d)", funct3, opcode);
					break;
			}
			break;
		case 0b0000011:
			switch(funct3){
				case 0x0:
					print_i_type2_cmd("lb", rd, rs1, imm);
					break;
				case 0x1:
					print_i_type2_cmd("lh", rd, rs1, imm);
					break;
				case 0x2:
					print_i_type2_cmd("lw", rd, rs1, imm);
					break;
				case 0x4:
					print_i_type2_cmd("lbu", rd, rs1, imm);
					break;
				case 0x5:
					print_i_type2_cmd("lhu", rd, rs1, imm);
					break;
				default:
					printf("Unknown funct3(%d) for I-type opcode(%d).", funct3, opcode);
					break;
			}
			break;
		default:
			printf("Unknown opcode(%d) for I-Type.", opcode);
			break;
	}

}

void print_r_cmd(char* cmd_name, uint8_t rd, uint8_t rs1, uint8_t rs2) {
    printf("%s x%d, x%d, x%d", cmd_name, rd, rs1, rs2);
}

void print_s_cmd(char* cmd_name, uint8_t rs2, uint8_t offset, uint8_t rs1) {
    printf("%s x%d, %d(x%d)", cmd_name, rs2, offset, rs1);
}

void print_i_type1_cmd(char* cmd_name, uint8_t rd, uint8_t rs1, uint16_t imm) {
    printf("%s x%d, x%d, %d", cmd_name, rd, rs1, imm);
}

void print_i_type2_cmd(char* cmd_name, uint8_t rd, uint8_t rs1, uint16_t imm) {
    printf("%s x%d, %d(x%d)", cmd_name, rd, imm, rs1);
}


enum OPCODE_TYPE get_opcode_type(uint32_t cmd) {
	enum OPCODE_TYPE retVal = ERROR;
    for(int i = 0; i < NUM_CODES; i++) {
        // opcode only 7 bits, so only compare those 7 bits 
            // (by forcing a zero into the 8th bit, the opcodes have a 0 zero there by default)
        uint8_t cmp = cmd & BIT_MASK_7;
        if(cmp == opcodes[i].code) {
            retVal = opcodes[i].type;
			break;
        }
    }
	return retVal;
}


/***************************************************************/
/* main                                                                                                                                   */
/***************************************************************/
int main(int argc, char *argv[]) {                              
	printf("\n**************************\n");
	printf("Welcome to MU-RISCV SIM...\n");
	printf("**************************\n\n");
	
	if (argc < 2) {
		printf("Error: You should provide input file.\nUsage: %s <input program> \n\n",  argv[0]);
		exit(1);
	}

	strcpy(prog_file, argv[1]);
	initialize();
	load_program();
	help();
	while (1){
		handle_command();
	}
	return 0;
}
