Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  8 21:27:56 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file HDMI_CONTROLLER_BD_wrapper_control_sets_placed.rpt
| Design       : HDMI_CONTROLLER_BD_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           33 |
| No           | No                    | Yes                    |              42 |           22 |
| No           | Yes                   | No                     |              51 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                         Enable Signal                         |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/color_logic_0/inst/p_0_in                   |                2 |              4 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD[15]_i_1_n_0 |                4 |             15 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT[15]_i_1_n_0    |                4 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/p_0_in                |                4 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT[15]_i_1_n_0 | HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT[15]_i_1_n_0    |                5 |             16 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               | HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/AR[0]                   |               22 |             42 |
|  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1 |                                                               |                                                                  |               36 |            119 |
+-----------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


