Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project1_partA_Shinya_Yamamoto/Schematic_Schematic_sch_tb_isim_beh.exe -prj C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project1_partA_Shinya_Yamamoto/Schematic_Schematic_sch_tb_beh.prj work.Schematic_Schematic_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project1_partA_Shinya_Yamamoto/Schematic.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project1_partA_Shinya_Yamamoto/Schematic_TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND3
Compiling module OR3
Compiling module AND2
Compiling module OR2
Compiling module Schematic
Compiling module Schematic_Schematic_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Xilinx/14.7/ISE_DS/ISE/Shinya_Yamamoto/Project1_partA_Shinya_Yamamoto/Schematic_Schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 26784 KB
Fuse CPU Usage: 562 ms
