library ieee;
use ieee.std_logic_1164.all;
-- declaring input and output
entity and_gate is
    port 
	 (
        a, b   : in  std_logic;
        output : out std_logic
    );
end and_gate;
-- describing the output
architecture behavioral of AND_gate is
begin
    output <= a and b; -- <=: assigning varible 'output' 
end behavioral;
