Warning (10268): Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments File: D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vga_control.v Line: 44
Warning (10268): Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments File: D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v Line: 170
Warning (10268): Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments File: D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v Line: 204
