 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : pStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:08:17 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: addWeight_27__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1361/Y (NAND2BX4TS)                                    0.19       0.55 f
  U1363/Y (AOI21X4TS)                                     0.17       0.72 r
  U1092/Y (OAI21X4TS)                                     0.11       0.83 f
  U548/Y (OAI2BB1X2TS)                                    0.21       1.04 f
  U547/Y (XOR2X1TS)                                       0.16       1.20 r
  addWeight_27__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: addWeight_22__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1630/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1631/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1632/Y (NAND2X4TS)                                     0.08       0.67 f
  U1635/Y (OAI21X4TS)                                     0.16       0.83 r
  U1866/Y (NAND3X2TS)                                     0.12       0.96 f
  U1867/Y (NAND3X2TS)                                     0.12       1.07 r
  U1870/Y (XOR2X4TS)                                      0.15       1.22 r
  addWeight_22__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_23__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1614/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1615/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1616/Y (NAND2X4TS)                                     0.08       0.67 f
  U1619/Y (OAI21X4TS)                                     0.16       0.83 r
  U1861/Y (NAND3X2TS)                                     0.12       0.96 f
  U1862/Y (NAND3X2TS)                                     0.12       1.07 r
  U1865/Y (XOR2X4TS)                                      0.15       1.22 r
  addWeight_23__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_21__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1649/Y (AND2X4TS)                                      0.21       0.58 f
  U1650/Y (AOI21X4TS)                                     0.15       0.73 r
  U1651/Y (OAI21X4TS)                                     0.11       0.84 f
  U622/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U2039/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_21__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_21__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1646/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1647/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1648/Y (NAND2X4TS)                                     0.08       0.67 f
  U1651/Y (OAI21X4TS)                                     0.16       0.83 r
  U1871/Y (NAND3X2TS)                                     0.12       0.95 f
  U1872/Y (NAND3X2TS)                                     0.12       1.07 r
  U1875/Y (XOR2X4TS)                                      0.15       1.22 r
  addWeight_21__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_20__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1665/Y (AND2X4TS)                                      0.21       0.58 f
  U1666/Y (AOI21X4TS)                                     0.15       0.73 r
  U1667/Y (OAI21X4TS)                                     0.11       0.84 f
  U726/Y (OAI2BB1X2TS)                                    0.24       1.08 f
  U1023/Y (XOR2X4TS)                                      0.14       1.22 r
  addWeight_20__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_24__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1601/Y (AND2X4TS)                                      0.21       0.58 f
  U1602/Y (AOI21X4TS)                                     0.15       0.73 r
  U1603/Y (OAI21X4TS)                                     0.11       0.84 f
  U644/Y (OAI2BB1X2TS)                                    0.24       1.08 f
  U1020/Y (XOR2X4TS)                                      0.14       1.22 r
  addWeight_24__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_25__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_3_/Q (DFFSRHQX4TS)              0.40       0.40 f
  U417/Y (AND2X6TS)                                       0.20       0.60 f
  U556/Y (AOI21X4TS)                                      0.13       0.73 r
  U955/Y (OAI21X4TS)                                      0.16       0.89 f
  U981/Y (AOI21X4TS)                                      0.18       1.07 r
  U980/Y (XNOR2X4TS)                                      0.15       1.21 r
  addWeight_25__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_4__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1820/Y (AND2X8TS)                                      0.20       0.58 f
  U1821/Y (AOI21X4TS)                                     0.15       0.73 r
  U1822/Y (OAI21X4TS)                                     0.11       0.84 f
  U719/Y (OAI2BB1X2TS)                                    0.24       1.08 f
  U1018/Y (XOR2X4TS)                                      0.14       1.22 r
  addWeight_4__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_9__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1760/Y (AND2X8TS)                                      0.20       0.58 f
  U1761/Y (AOI21X4TS)                                     0.15       0.73 r
  U1762/Y (OAI21X4TS)                                     0.11       0.84 f
  U1915/Y (NAND3X2TS)                                     0.10       0.94 r
  U1916/Y (NAND3X2TS)                                     0.13       1.07 f
  U1919/Y (XOR2X4TS)                                      0.15       1.22 r
  addWeight_9__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_4__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1820/Y (AND2X8TS)                                      0.20       0.58 f
  U1821/Y (AOI21X4TS)                                     0.15       0.73 r
  U1822/Y (OAI21X4TS)                                     0.11       0.84 f
  U1940/Y (NAND3X2TS)                                     0.10       0.94 r
  U1941/Y (NAND3X2TS)                                     0.13       1.07 f
  U1944/Y (XOR2X4TS)                                      0.15       1.22 r
  addWeight_4__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_9__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1760/Y (AND2X8TS)                                      0.20       0.58 f
  U1761/Y (AOI21X4TS)                                     0.15       0.73 r
  U1762/Y (OAI21X4TS)                                     0.11       0.84 f
  U643/Y (OAI2BB1X2TS)                                    0.24       1.08 f
  U1041/Y (XOR2X4TS)                                      0.14       1.22 r
  addWeight_9__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U998/Y (NAND2X4TS)                                      0.10       0.51 f
  U1400/Y (NAND2X4TS)                                     0.08       0.59 r
  U1082/Y (NAND2X4TS)                                     0.08       0.67 f
  U1404/Y (OAI21X4TS)                                     0.16       0.83 r
  U1244/Y (NAND3X2TS)                                     0.13       0.95 f
  U1130/Y (NAND3X2TS)                                     0.12       1.07 r
  U2075/Y (XOR2X4TS)                                      0.15       1.22 r
  addWeight_28__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_30__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1585/Y (AND2X4TS)                                      0.21       0.58 f
  U1586/Y (AOI21X4TS)                                     0.15       0.73 r
  U1587/Y (OAI21X4TS)                                     0.11       0.84 f
  U328/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U2055/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_30__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_23__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1617/Y (AND2X4TS)                                      0.21       0.58 f
  U1618/Y (AOI21X4TS)                                     0.15       0.73 r
  U1619/Y (OAI21X4TS)                                     0.11       0.84 f
  U625/Y (CLKBUFX2TS)                                     0.19       1.03 f
  U2381/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_23__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_22__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1633/Y (AND2X4TS)                                      0.21       0.58 f
  U1634/Y (AOI21X4TS)                                     0.15       0.73 r
  U1635/Y (OAI21X4TS)                                     0.11       0.84 f
  U624/Y (CLKBUFX2TS)                                     0.19       1.03 f
  U2383/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_22__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_31__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1533/Y (AND2X4TS)                                      0.21       0.58 f
  U1842/Y (AOI21X4TS)                                     0.15       0.73 r
  U940/Y (OAI21X4TS)                                      0.11       0.84 f
  U1096/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2484/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_31__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_6__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1796/Y (AND2X8TS)                                      0.20       0.58 f
  U1797/Y (AOI21X4TS)                                     0.15       0.73 r
  U1798/Y (OAI21X4TS)                                     0.11       0.84 f
  U2350/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2352/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_6__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_17__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1701/Y (AND2X8TS)                                      0.20       0.58 f
  U1702/Y (AOI21X4TS)                                     0.15       0.73 r
  U1703/Y (OAI21X4TS)                                     0.11       0.84 f
  U2367/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2369/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_17__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_16__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1713/Y (AND2X8TS)                                      0.20       0.58 f
  U1714/Y (AOI21X4TS)                                     0.15       0.73 r
  U966/Y (OAI21X4TS)                                      0.11       0.84 f
  U2356/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2358/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_16__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_13__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1748/Y (AND2X8TS)                                      0.20       0.58 f
  U1749/Y (AOI21X4TS)                                     0.15       0.73 r
  U1750/Y (OAI21X4TS)                                     0.11       0.84 f
  U2364/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2366/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_13__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_8__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1772/Y (AND2X8TS)                                      0.20       0.58 f
  U1773/Y (AOI21X4TS)                                     0.15       0.73 r
  U1774/Y (OAI21X4TS)                                     0.11       0.84 f
  U2370/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2372/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_8__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_7__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1784/Y (AND2X8TS)                                      0.20       0.58 f
  U1785/Y (AOI21X4TS)                                     0.15       0.73 r
  U1786/Y (OAI21X4TS)                                     0.11       0.84 f
  U2340/Y (CLKBUFX2TS)                                    0.19       1.03 f
  U2342/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_7__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_11__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1475/Y (AND2X8TS)                                      0.20       0.58 f
  U1477/Y (AOI21X4TS)                                     0.15       0.73 r
  U1478/Y (OAI21X4TS)                                     0.11       0.84 f
  U2105/Y (OAI2BB1X2TS)                                   0.23       1.08 f
  U987/Y (XOR2X4TS)                                       0.14       1.22 r
  addWeight_11__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_31__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1533/Y (AND2X4TS)                                      0.21       0.58 f
  U1842/Y (AOI21X4TS)                                     0.15       0.73 r
  U940/Y (OAI21X4TS)                                      0.11       0.84 f
  U1121/Y (OAI2BB1X2TS)                                   0.23       1.08 f
  U1967/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_31__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_6__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1796/Y (AND2X8TS)                                      0.20       0.58 f
  U1797/Y (AOI21X4TS)                                     0.15       0.73 r
  U1798/Y (OAI21X4TS)                                     0.11       0.84 f
  U1930/Y (NAND3X2TS)                                     0.09       0.94 r
  U1931/Y (NAND3X2TS)                                     0.13       1.06 f
  U1934/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_6__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_7__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1784/Y (AND2X8TS)                                      0.20       0.58 f
  U1785/Y (AOI21X4TS)                                     0.15       0.73 r
  U1786/Y (OAI21X4TS)                                     0.11       0.84 f
  U1925/Y (NAND3X2TS)                                     0.09       0.94 r
  U1926/Y (NAND3X2TS)                                     0.13       1.06 f
  U1929/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_7__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_8__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1772/Y (AND2X8TS)                                      0.20       0.58 f
  U1773/Y (AOI21X4TS)                                     0.15       0.73 r
  U1774/Y (OAI21X4TS)                                     0.11       0.84 f
  U1920/Y (NAND3X2TS)                                     0.09       0.94 r
  U1921/Y (NAND3X2TS)                                     0.13       1.06 f
  U1924/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_8__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_13__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1748/Y (AND2X8TS)                                      0.20       0.58 f
  U1749/Y (AOI21X4TS)                                     0.15       0.73 r
  U1750/Y (OAI21X4TS)                                     0.11       0.84 f
  U1910/Y (NAND3X2TS)                                     0.09       0.94 r
  U1911/Y (NAND3X2TS)                                     0.13       1.06 f
  U1914/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_13__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_16__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1713/Y (AND2X8TS)                                      0.20       0.58 f
  U1714/Y (AOI21X4TS)                                     0.15       0.73 r
  U966/Y (OAI21X4TS)                                      0.11       0.84 f
  U1895/Y (NAND3X2TS)                                     0.09       0.94 r
  U1896/Y (NAND3X2TS)                                     0.13       1.06 f
  U1899/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_16__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_17__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1701/Y (AND2X8TS)                                      0.20       0.58 f
  U1702/Y (AOI21X4TS)                                     0.15       0.73 r
  U1703/Y (OAI21X4TS)                                     0.11       0.84 f
  U1890/Y (NAND3X2TS)                                     0.09       0.94 r
  U1891/Y (NAND3X2TS)                                     0.13       1.06 f
  U1894/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_17__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_2__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1391/Y (AND2X8TS)                                      0.19       0.56 f
  U1513/Y (AOI21X4TS)                                     0.16       0.73 r
  U1124/Y (OAI21X4TS)                                     0.11       0.84 f
  U649/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U989/Y (XOR2X4TS)                                       0.14       1.21 r
  addWeight_2__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_26__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1095/Y (BUFX8TS)                                       0.16       0.52 f
  U1179/Y (OAI21X2TS)                                     0.19       0.71 r
  U2077/Y (OAI21X4TS)                                     0.15       0.86 f
  U2083/Y (NAND3X2TS)                                     0.10       0.96 r
  U784/Y (NAND2BX2TS)                                     0.12       1.08 f
  U2087/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_26__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_22__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1633/Y (AND2X4TS)                                      0.21       0.58 f
  U1634/Y (AOI21X4TS)                                     0.15       0.73 r
  U1635/Y (OAI21X4TS)                                     0.11       0.84 f
  U640/Y (OAI2BB1X2TS)                                    0.23       1.08 f
  U1022/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_22__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_23__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1617/Y (AND2X4TS)                                      0.21       0.58 f
  U1618/Y (AOI21X4TS)                                     0.15       0.73 r
  U1619/Y (OAI21X4TS)                                     0.11       0.84 f
  U641/Y (OAI2BB1X2TS)                                    0.23       1.08 f
  U1021/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_23__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_31__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1533/Y (AND2X4TS)                                      0.21       0.58 f
  U1842/Y (AOI21X4TS)                                     0.15       0.73 r
  U940/Y (OAI21X4TS)                                      0.11       0.84 f
  U1845/Y (NAND3X2TS)                                     0.09       0.94 r
  U1848/Y (NAND3X2TS)                                     0.13       1.06 f
  U1851/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_31__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1497/Y (OR2X4TS)                                       0.26       0.62 f
  U999/Y (OAI2BB1X4TS)                                    0.10       0.72 r
  U1501/Y (OAI21X4TS)                                     0.12       0.84 f
  U645/Y (CLKBUFX2TS)                                     0.19       1.03 f
  U2385/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_29__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_17__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1701/Y (AND2X8TS)                                      0.20       0.58 f
  U1702/Y (AOI21X4TS)                                     0.15       0.73 r
  U1703/Y (OAI21X4TS)                                     0.11       0.84 f
  U633/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1046/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_17__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_16__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1713/Y (AND2X8TS)                                      0.20       0.58 f
  U1714/Y (AOI21X4TS)                                     0.15       0.73 r
  U966/Y (OAI21X4TS)                                      0.11       0.84 f
  U636/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1045/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_16__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_13__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1748/Y (AND2X8TS)                                      0.20       0.58 f
  U1749/Y (AOI21X4TS)                                     0.15       0.73 r
  U1750/Y (OAI21X4TS)                                     0.11       0.84 f
  U635/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1042/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_13__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_8__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1772/Y (AND2X8TS)                                      0.20       0.58 f
  U1773/Y (AOI21X4TS)                                     0.15       0.73 r
  U1774/Y (OAI21X4TS)                                     0.11       0.84 f
  U634/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1040/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_8__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_7__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1784/Y (AND2X8TS)                                      0.20       0.58 f
  U1785/Y (AOI21X4TS)                                     0.15       0.73 r
  U1786/Y (OAI21X4TS)                                     0.11       0.84 f
  U637/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1039/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_7__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_6__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1796/Y (AND2X8TS)                                      0.20       0.58 f
  U1797/Y (AOI21X4TS)                                     0.15       0.73 r
  U1798/Y (OAI21X4TS)                                     0.11       0.84 f
  U631/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1038/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_6__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_1__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1484/Y (AND2X8TS)                                      0.20       0.58 f
  U1486/Y (AOI21X4TS)                                     0.15       0.73 r
  U1487/Y (OAI21X4TS)                                     0.11       0.84 f
  U1132/Y (OAI2BB1X2TS)                                   0.23       1.07 f
  U2128/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_1__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_30__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1582/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1583/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1584/Y (NAND2X4TS)                                     0.08       0.67 f
  U1587/Y (OAI21X4TS)                                     0.15       0.83 r
  U1852/Y (NAND3X2TS)                                     0.12       0.95 f
  U1853/Y (NAND3X2TS)                                     0.12       1.07 r
  U1856/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_30__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_21__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1649/Y (AND2X4TS)                                      0.21       0.58 f
  U1650/Y (AOI21X4TS)                                     0.15       0.73 r
  U1651/Y (OAI21X4TS)                                     0.11       0.84 f
  U621/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1015/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_21__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_30__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1585/Y (AND2X4TS)                                      0.21       0.58 f
  U1586/Y (AOI21X4TS)                                     0.15       0.73 r
  U1587/Y (OAI21X4TS)                                     0.11       0.84 f
  U626/Y (CLKBUFX2TS)                                     0.19       1.03 f
  U2374/Y (XOR2X1TS)                                      0.16       1.19 r
  addWeight_30__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_1__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1484/Y (AND2X8TS)                                      0.20       0.58 f
  U1486/Y (AOI21X4TS)                                     0.15       0.73 r
  U1487/Y (OAI21X4TS)                                     0.11       0.84 f
  U2106/Y (OAI2BB1X2TS)                                   0.23       1.07 f
  U986/Y (XOR2X4TS)                                       0.14       1.21 r
  addWeight_1__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_12__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U995/Y (NAND2BX4TS)                                     0.20       0.55 f
  U2092/Y (AOI21X4TS)                                     0.17       0.72 r
  U2093/Y (OAI21X4TS)                                     0.11       0.83 f
  U537/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1094/Y (XNOR2X4TS)                                     0.14       1.21 r
  addWeight_12__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1497/Y (OR2X4TS)                                       0.26       0.62 f
  U999/Y (OAI2BB1X4TS)                                    0.10       0.72 r
  U1501/Y (OAI21X4TS)                                     0.12       0.84 f
  U721/Y (OAI2BB1X2TS)                                    0.24       1.07 f
  U1004/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_29__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_10__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U573/Y (AND2X4TS)                                       0.21       0.56 f
  U1374/Y (AOI21X4TS)                                     0.17       0.73 r
  U1375/Y (OAI21X4TS)                                     0.12       0.85 f
  U1382/Y (AOI21X2TS)                                     0.15       1.00 r
  U1385/Y (XNOR2X1TS)                                     0.17       1.17 r
  addWeight_10__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1497/Y (OR2X4TS)                                       0.26       0.62 f
  U999/Y (OAI2BB1X4TS)                                    0.10       0.72 r
  U1501/Y (OAI21X4TS)                                     0.12       0.84 f
  U1961/Y (NAND3X2TS)                                     0.10       0.93 r
  U1962/Y (NAND3X2TS)                                     0.13       1.06 f
  U1965/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_29__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_2__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1391/Y (AND2X8TS)                                      0.19       0.56 f
  U1513/Y (AOI21X4TS)                                     0.16       0.73 r
  U1124/Y (OAI21X4TS)                                     0.11       0.84 f
  U586/Y (CLKBUFX2TS)                                     0.19       1.03 f
  U2387/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_2__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_30__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1585/Y (AND2X4TS)                                      0.21       0.58 f
  U1586/Y (AOI21X4TS)                                     0.15       0.73 r
  U1587/Y (OAI21X4TS)                                     0.11       0.84 f
  U642/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1019/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_30__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_25__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_3_/Q (DFFSRHQX4TS)              0.40       0.40 f
  U417/Y (AND2X6TS)                                       0.20       0.60 f
  U556/Y (AOI21X4TS)                                      0.13       0.73 r
  U955/Y (OAI21X4TS)                                      0.16       0.89 f
  U1088/Y (AOI21X4TS)                                     0.18       1.07 r
  U552/Y (XOR2X4TS)                                       0.15       1.21 r
  addWeight_25__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_2__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_0_/Q (DFFSRHQX4TS)               0.38       0.38 r
  U1386/Y (NAND2X4TS)                                     0.09       0.47 f
  U985/Y (OAI2BB1X4TS)                                    0.20       0.66 f
  U1124/Y (OAI21X4TS)                                     0.16       0.82 r
  U1956/Y (NAND3X2TS)                                     0.12       0.95 f
  U1957/Y (NAND3X2TS)                                     0.12       1.06 r
  U1960/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_2__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_18__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U589/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1690/Y (AOI21X4TS)                                     0.17       0.72 r
  U1691/Y (OAI21X4TS)                                     0.11       0.83 f
  U2359/Y (CLKBUFX2TS)                                    0.19       1.02 f
  U2361/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_18__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_5__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U590/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1809/Y (AOI21X4TS)                                     0.17       0.72 r
  U1810/Y (OAI21X4TS)                                     0.11       0.83 f
  U2335/Y (CLKBUFX2TS)                                    0.19       1.02 f
  U2337/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_5__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_3__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U588/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1833/Y (AOI21X4TS)                                     0.17       0.72 r
  U1834/Y (OAI21X4TS)                                     0.11       0.83 f
  U2377/Y (CLKBUFX2TS)                                    0.19       1.02 f
  U2379/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_3__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_15__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U596/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1725/Y (AOI21X4TS)                                     0.17       0.72 r
  U1726/Y (OAI21X4TS)                                     0.11       0.83 f
  U2343/Y (CLKBUFX2TS)                                    0.19       1.02 f
  U2345/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_15__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_14__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U591/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1737/Y (AOI21X4TS)                                     0.17       0.72 r
  U1738/Y (OAI21X4TS)                                     0.11       0.83 f
  U2353/Y (CLKBUFX2TS)                                    0.19       1.02 f
  U2355/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_14__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_19__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1086/Y (NAND2BX4TS)                                    0.20       0.55 f
  U1678/Y (AOI21X4TS)                                     0.17       0.72 r
  U1679/Y (OAI21X4TS)                                     0.11       0.83 f
  U585/Y (CLKBUFX2TS)                                     0.19       1.02 f
  U2339/Y (XOR2X1TS)                                      0.16       1.18 r
  addWeight_19__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_28__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1401/Y (AND2X8TS)                                      0.20       0.58 f
  U1403/Y (AOI21X4TS)                                     0.15       0.72 r
  U1404/Y (OAI21X4TS)                                     0.11       0.84 f
  U718/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1001/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_28__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1497/Y (OR2X4TS)                                       0.26       0.62 f
  U999/Y (OAI2BB1X4TS)                                    0.10       0.72 r
  U1501/Y (OAI21X4TS)                                     0.12       0.84 f
  U1505/Y (AOI21X2TS)                                     0.16       1.00 r
  U1508/Y (XNOR2X1TS)                                     0.17       1.17 r
  addWeight_29__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_2__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1391/Y (AND2X8TS)                                      0.19       0.56 f
  U1513/Y (AOI21X4TS)                                     0.16       0.73 r
  U1124/Y (OAI21X4TS)                                     0.11       0.84 f
  U648/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U988/Y (XOR2X4TS)                                       0.14       1.21 r
  addWeight_2__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_18__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U589/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1690/Y (AOI21X4TS)                                     0.17       0.72 r
  U1691/Y (OAI21X4TS)                                     0.11       0.83 f
  U1885/Y (NAND3X2TS)                                     0.09       0.93 r
  U1886/Y (NAND3X2TS)                                     0.13       1.06 f
  U1889/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_18__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_19__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1086/Y (NAND2BX4TS)                                    0.20       0.55 f
  U1678/Y (AOI21X4TS)                                     0.17       0.72 r
  U1679/Y (OAI21X4TS)                                     0.11       0.83 f
  U1880/Y (NAND3X2TS)                                     0.09       0.93 r
  U1881/Y (NAND3X2TS)                                     0.13       1.06 f
  U1884/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_19__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_18__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U589/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1690/Y (AOI21X4TS)                                     0.17       0.72 r
  U1691/Y (OAI21X4TS)                                     0.11       0.83 f
  U629/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1047/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_18__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_15__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U596/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1725/Y (AOI21X4TS)                                     0.17       0.72 r
  U1726/Y (OAI21X4TS)                                     0.11       0.83 f
  U632/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1044/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_15__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_14__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U591/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1737/Y (AOI21X4TS)                                     0.17       0.72 r
  U1738/Y (OAI21X4TS)                                     0.11       0.83 f
  U720/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1043/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_14__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_5__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U590/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1809/Y (AOI21X4TS)                                     0.17       0.72 r
  U1810/Y (OAI21X4TS)                                     0.11       0.83 f
  U630/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1037/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_5__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_3__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U588/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1833/Y (AOI21X4TS)                                     0.17       0.72 r
  U1834/Y (OAI21X4TS)                                     0.11       0.83 f
  U628/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1017/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_3__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_19__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1086/Y (NAND2BX4TS)                                    0.20       0.55 f
  U1678/Y (AOI21X4TS)                                     0.17       0.72 r
  U1679/Y (OAI21X4TS)                                     0.11       0.83 f
  U587/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U1000/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_19__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_3__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U588/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1833/Y (AOI21X4TS)                                     0.17       0.72 r
  U1834/Y (OAI21X4TS)                                     0.11       0.83 f
  U1945/Y (NAND3X2TS)                                     0.09       0.93 r
  U1946/Y (NAND3X2TS)                                     0.13       1.06 f
  U1949/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_3__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_5__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U590/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1809/Y (AOI21X4TS)                                     0.17       0.72 r
  U1810/Y (OAI21X4TS)                                     0.11       0.83 f
  U1935/Y (NAND3X2TS)                                     0.09       0.93 r
  U1936/Y (NAND3X2TS)                                     0.13       1.06 f
  U1939/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_5__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_14__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U591/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1737/Y (AOI21X4TS)                                     0.17       0.72 r
  U1738/Y (OAI21X4TS)                                     0.11       0.83 f
  U1905/Y (NAND3X2TS)                                     0.09       0.93 r
  U1906/Y (NAND3X2TS)                                     0.13       1.06 f
  U1909/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_14__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_15__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U596/Y (NAND2BX4TS)                                     0.20       0.55 f
  U1725/Y (AOI21X4TS)                                     0.17       0.72 r
  U1726/Y (OAI21X4TS)                                     0.11       0.83 f
  U1900/Y (NAND3X2TS)                                     0.09       0.93 r
  U1901/Y (NAND3X2TS)                                     0.13       1.06 f
  U1904/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_15__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_0__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  U1325/Y (NAND2X2TS)                                     0.09       0.46 f
  U884/Y (NAND2X2TS)                                      0.09       0.55 r
  U544/Y (OAI21X2TS)                                      0.11       0.67 f
  U1011/Y (OAI21X4TS)                                     0.17       0.84 r
  U1134/Y (OAI2BB1X4TS)                                   0.24       1.08 r
  U1016/Y (XOR2X4TS)                                      0.13       1.21 r
  addWeight_0__add_S_reg_6_/D (DFFSRHQX4TS)               0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_25__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_3_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U558/Y (CLKINVX6TS)                                     0.12       0.53 f
  U557/Y (NAND2X6TS)                                      0.08       0.61 r
  U556/Y (AOI21X4TS)                                      0.10       0.71 f
  U955/Y (OAI21X4TS)                                      0.15       0.86 r
  U560/Y (NAND2X4TS)                                      0.14       1.00 f
  U561/Y (NAND2X4TS)                                      0.08       1.08 r
  U2135/Y (XOR2X4TS)                                      0.12       1.21 r
  addWeight_25__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_12__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U995/Y (NAND2BX4TS)                                     0.20       0.55 f
  U2092/Y (AOI21X4TS)                                     0.17       0.72 r
  U2093/Y (OAI21X4TS)                                     0.11       0.83 f
  U2099/Y (NAND3X2TS)                                     0.09       0.93 r
  U2101/Y (NAND3X2TS)                                     0.13       1.06 f
  U2104/Y (XOR2X4TS)                                      0.15       1.21 r
  addWeight_12__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_12__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U995/Y (NAND2BX4TS)                                     0.20       0.55 f
  U2092/Y (AOI21X4TS)                                     0.17       0.72 r
  U2093/Y (OAI21X4TS)                                     0.11       0.83 f
  U729/Y (OAI2BB1X2TS)                                    0.23       1.07 f
  U2109/Y (XOR2X4TS)                                      0.14       1.21 r
  addWeight_12__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_0__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  U1325/Y (NAND2X2TS)                                     0.09       0.46 f
  U884/Y (NAND2X2TS)                                      0.09       0.55 r
  U544/Y (OAI21X2TS)                                      0.11       0.67 f
  U1011/Y (OAI21X4TS)                                     0.17       0.84 r
  U646/Y (NAND2BX2TS)                                     0.13       0.97 f
  U730/Y (NAND2X2TS)                                      0.10       1.07 r
  U2123/Y (XOR2X4TS)                                      0.14       1.20 r
  addWeight_0__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.40       0.40 r
  U1371/Y (NAND2X4TS)                                     0.10       0.50 f
  U1372/Y (NAND2X4TS)                                     0.09       0.59 r
  U1111/Y (NAND2X4TS)                                     0.08       0.66 f
  U1375/Y (OAI21X4TS)                                     0.17       0.83 r
  U1969/Y (OAI2BB1X4TS)                                   0.24       1.07 r
  U1971/Y (XOR2X4TS)                                      0.13       1.20 r
  addWeight_10__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.40       0.40 r
  U1371/Y (NAND2X4TS)                                     0.10       0.50 f
  U1372/Y (NAND2X4TS)                                     0.09       0.59 r
  U1111/Y (NAND2X4TS)                                     0.08       0.66 f
  U1375/Y (OAI21X4TS)                                     0.17       0.83 r
  U1143/Y (OAI2BB1X4TS)                                   0.24       1.07 r
  U638/Y (XNOR2X4TS)                                      0.13       1.20 r
  addWeight_10__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U998/Y (NAND2X4TS)                                      0.10       0.51 f
  U1400/Y (NAND2X4TS)                                     0.08       0.59 r
  U1082/Y (NAND2X4TS)                                     0.08       0.67 f
  U1404/Y (OAI21X4TS)                                     0.16       0.83 r
  U1110/Y (OAI2BB1X4TS)                                   0.24       1.07 r
  U2134/Y (XOR2X4TS)                                      0.13       1.20 r
  addWeight_28__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


  Startpoint: addWeight_20__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U1663/Y (OAI2BB1X4TS)                                   0.22       0.57 r
  U1664/Y (NAND2X4TS)                                     0.08       0.65 f
  U1667/Y (OAI21X4TS)                                     0.16       0.82 r
  U1876/Y (NAND3X2TS)                                     0.13       0.94 f
  U568/Y (NAND2BX2TS)                                     0.12       1.06 r
  U1879/Y (XOR2X4TS)                                      0.14       1.20 r
  addWeight_20__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_24__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U1599/Y (OAI2BB1X4TS)                                   0.22       0.57 r
  U1600/Y (NAND2X4TS)                                     0.08       0.65 f
  U1603/Y (OAI21X4TS)                                     0.16       0.82 r
  U1857/Y (NAND3X2TS)                                     0.13       0.94 f
  U570/Y (NAND2BX2TS)                                     0.12       1.06 r
  U1860/Y (XOR2X4TS)                                      0.14       1.20 r
  addWeight_24__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_27__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_1_/Q (DFFSRHQX4TS)              0.40       0.40 r
  U1008/Y (NAND2X4TS)                                     0.10       0.50 f
  U1007/Y (NAND2X4TS)                                     0.09       0.59 r
  U1154/Y (NAND2X4TS)                                     0.08       0.66 f
  U1092/Y (OAI21X4TS)                                     0.16       0.82 r
  U1145/Y (NAND2BX2TS)                                    0.12       0.94 f
  U1294/Y (NAND3X2TS)                                     0.11       1.05 r
  U1397/Y (XOR2X4TS)                                      0.15       1.19 r
  addWeight_27__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_27__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1361/Y (NAND2BX4TS)                                    0.19       0.55 f
  U1363/Y (AOI21X4TS)                                     0.17       0.72 r
  U1092/Y (OAI21X4TS)                                     0.11       0.83 f
  U584/Y (OAI2BB1X2TS)                                    0.23       1.06 f
  U1366/Y (XOR2X4TS)                                      0.14       1.20 r
  addWeight_27__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_0__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_3_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1036/Y (BUFX8TS)                                       0.16       0.53 f
  U544/Y (OAI21X2TS)                                      0.19       0.72 r
  U1011/Y (OAI21X4TS)                                     0.16       0.88 f
  U968/Y (NAND2X2TS)                                      0.09       0.97 r
  U967/Y (NAND2X2TS)                                      0.09       1.06 f
  U2138/Y (XOR2X4TS)                                      0.13       1.19 r
  addWeight_0__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_23__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1614/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1615/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1616/Y (NAND2X4TS)                                     0.08       0.67 f
  U1619/Y (OAI21X4TS)                                     0.16       0.83 r
  U610/Y (OAI2BB1X4TS)                                    0.23       1.06 r
  U2047/Y (XOR2X4TS)                                      0.13       1.19 r
  addWeight_23__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_22__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1630/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1631/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1632/Y (NAND2X4TS)                                     0.08       0.67 f
  U1635/Y (OAI21X4TS)                                     0.16       0.83 r
  U609/Y (OAI2BB1X4TS)                                    0.23       1.06 r
  U2043/Y (XOR2X4TS)                                      0.13       1.19 r
  addWeight_22__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_26__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 r
  U1551/Y (OR2X4TS)                                       0.19       0.57 r
  U1090/Y (NAND2X4TS)                                     0.09       0.66 f
  U2077/Y (OAI21X4TS)                                     0.17       0.83 r
  U2112/Y (OAI2BB1X4TS)                                   0.23       1.06 r
  U2114/Y (XOR2X4TS)                                      0.13       1.19 r
  addWeight_26__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_26__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 r
  U1551/Y (OR2X4TS)                                       0.19       0.57 r
  U1090/Y (NAND2X4TS)                                     0.09       0.66 f
  U2077/Y (OAI21X4TS)                                     0.17       0.83 r
  U1122/Y (OAI2BB1X4TS)                                   0.24       1.06 r
  U650/Y (XNOR2X4TS)                                      0.13       1.19 r
  addWeight_26__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: weightsIn[59]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[59] (in)                                      0.04       0.09 r
  U1468/Y (INVX2TS)                                       0.09       0.18 f
  U452/Y (INVX2TS)                                        0.16       0.34 r
  U2065/Y (NOR2X2TS)                                      0.13       0.46 f
  U385/Y (NOR2X1TS)                                       0.18       0.64 r
  U529/Y (AND2X4TS)                                       0.22       0.87 r
  U963/Y (NAND2X2TS)                                      0.08       0.95 f
  U337/Y (NAND2BX2TS)                                     0.11       1.06 r
  U2071/Y (XOR2X4TS)                                      0.14       1.19 r
  addWeight_11__add_S_reg_7_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_1__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 r
  U1125/Y (NAND2X2TS)                                     0.11       0.48 f
  U536/Y (NAND2X4TS)                                      0.09       0.58 r
  U1483/Y (NAND2X4TS)                                     0.08       0.65 f
  U1487/Y (OAI21X4TS)                                     0.16       0.81 r
  U2058/Y (NAND3X2TS)                                     0.12       0.93 f
  U991/Y (NAND2BX2TS)                                     0.12       1.06 r
  U2064/Y (XOR2X4TS)                                      0.14       1.19 r
  addWeight_1__add_S_reg_7_/D (DFFSRHQX4TS)               0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.52


  Startpoint: addWeight_25__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U990/Y (OR2X8TS)                                        0.22       0.60 f
  U543/Y (BUFX8TS)                                        0.14       0.74 f
  U1538/Y (NAND2X4TS)                                     0.07       0.81 r
  U1539/Y (NAND2X4TS)                                     0.08       0.90 f
  U1540/Y (AOI21X4TS)                                     0.15       1.04 r
  U1542/Y (XOR2X4TS)                                      0.15       1.19 r
  addWeight_25__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_25__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_3_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U558/Y (CLKINVX6TS)                                     0.12       0.53 f
  U557/Y (NAND2X6TS)                                      0.08       0.61 r
  U556/Y (AOI21X4TS)                                      0.10       0.71 f
  U955/Y (OAI21X4TS)                                      0.15       0.86 r
  U2486/Y (XOR2X1TS)                                      0.31       1.16 r
  addWeight_25__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1066/Y (NAND2X4TS)                                     0.10       0.49 f
  U816/Y (NAND2X4TS)                                      0.09       0.57 r
  U1034/Y (NAND2X4TS)                                     0.09       0.66 f
  U1822/Y (OAI21X4TS)                                     0.16       0.82 r
  U1978/Y (OAI2BB1X4TS)                                   0.23       1.05 r
  U1980/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_4__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1057/Y (NAND2X4TS)                                     0.10       0.49 f
  U819/Y (NAND2X4TS)                                      0.09       0.57 r
  U1029/Y (NAND2X4TS)                                     0.09       0.66 f
  U1762/Y (OAI21X4TS)                                     0.16       0.82 r
  U623/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2000/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_9__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_16__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  U703/Y (NAND2X2TS)                                      0.11       0.48 f
  U810/Y (NAND2X4TS)                                      0.10       0.59 r
  U794/Y (NAND2X4TS)                                      0.08       0.66 f
  U966/Y (OAI21X4TS)                                      0.16       0.82 r
  U613/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2017/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_16__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_5__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U419/Y (OR2X6TS)                                        0.25       0.63 f
  U379/Y (INVX4TS)                                        0.07       0.70 r
  U541/Y (OAI21X2TS)                                      0.10       0.80 f
  U724/Y (AOI21X1TS)                                      0.17       0.97 r
  U2401/Y (XOR2X1TS)                                      0.19       1.16 r
  addWeight_5__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_14__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U420/Y (OR2X6TS)                                        0.25       0.63 f
  U380/Y (INVX4TS)                                        0.07       0.70 r
  U540/Y (OAI21X2TS)                                      0.10       0.80 f
  U723/Y (AOI21X1TS)                                      0.17       0.97 r
  U2427/Y (XOR2X1TS)                                      0.19       1.16 r
  addWeight_14__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_11__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  U1127/Y (NAND2X2TS)                                     0.09       0.46 f
  U1473/Y (NAND2X2TS)                                     0.10       0.57 r
  U1474/Y (NAND2X4TS)                                     0.09       0.66 f
  U1478/Y (OAI21X4TS)                                     0.16       0.82 r
  U550/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2131/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_11__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_19__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  U1002/Y (OAI2BB1X4TS)                                   0.22       0.59 r
  U1003/Y (NAND2X4TS)                                     0.08       0.68 f
  U1679/Y (OAI21X4TS)                                     0.14       0.82 r
  U2028/Y (OAI2BB1X4TS)                                   0.23       1.05 r
  U2030/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_19__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_24__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U1599/Y (OAI2BB1X4TS)                                   0.22       0.57 r
  U1600/Y (NAND2X4TS)                                     0.08       0.65 f
  U1603/Y (OAI21X4TS)                                     0.16       0.82 r
  U627/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2051/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_24__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_20__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U1663/Y (OAI2BB1X4TS)                                   0.22       0.57 r
  U1664/Y (NAND2X4TS)                                     0.08       0.65 f
  U1667/Y (OAI21X4TS)                                     0.16       0.82 r
  U2033/Y (OAI2BB1X4TS)                                   0.23       1.05 r
  U2035/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_20__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_7__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1061/Y (NAND2X4TS)                                     0.10       0.49 f
  U813/Y (NAND2X4TS)                                      0.09       0.57 r
  U1031/Y (NAND2X4TS)                                     0.09       0.66 f
  U1786/Y (OAI21X4TS)                                     0.16       0.82 r
  U545/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U1992/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_7__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_6__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1063/Y (NAND2X4TS)                                     0.10       0.49 f
  U814/Y (NAND2X4TS)                                      0.09       0.57 r
  U1032/Y (NAND2X4TS)                                     0.09       0.66 f
  U1798/Y (OAI21X4TS)                                     0.16       0.82 r
  U608/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U1988/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_6__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_18__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1048/Y (NAND2X4TS)                                     0.10       0.49 f
  U812/Y (NAND2X4TS)                                      0.09       0.57 r
  U1024/Y (NAND2X4TS)                                     0.09       0.66 f
  U1691/Y (OAI21X4TS)                                     0.16       0.82 r
  U603/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2025/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_18__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_17__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1050/Y (NAND2X4TS)                                     0.10       0.49 f
  U811/Y (NAND2X4TS)                                      0.09       0.57 r
  U1025/Y (NAND2X4TS)                                     0.09       0.66 f
  U1703/Y (OAI21X4TS)                                     0.16       0.82 r
  U602/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2021/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_17__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_13__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1055/Y (NAND2X4TS)                                     0.10       0.49 f
  U823/Y (NAND2X4TS)                                      0.09       0.57 r
  U1028/Y (NAND2X4TS)                                     0.09       0.66 f
  U1750/Y (OAI21X4TS)                                     0.16       0.82 r
  U612/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U2004/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_13__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_8__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1059/Y (NAND2X4TS)                                     0.10       0.49 f
  U820/Y (NAND2X4TS)                                      0.09       0.57 r
  U1030/Y (NAND2X4TS)                                     0.09       0.66 f
  U1774/Y (OAI21X4TS)                                     0.16       0.82 r
  U604/Y (OAI2BB1X4TS)                                    0.23       1.05 r
  U1996/Y (XOR2X4TS)                                      0.13       1.18 r
  addWeight_8__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


  Startpoint: addWeight_15__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U527/Y (NAND2X2TS)                                      0.11       0.47 f
  U821/Y (NAND2X4TS)                                      0.10       0.57 r
  U1026/Y (NAND2X4TS)                                     0.09       0.66 f
  U1726/Y (OAI21X4TS)                                     0.16       0.81 r
  U607/Y (OAI2BB1X4TS)                                    0.23       1.04 r
  U2013/Y (XOR2X4TS)                                      0.13       1.17 r
  addWeight_15__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_3__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 r
  U525/Y (NAND2X2TS)                                      0.11       0.47 f
  U817/Y (NAND2X4TS)                                      0.10       0.57 r
  U1035/Y (NAND2X4TS)                                     0.09       0.66 f
  U1834/Y (OAI21X4TS)                                     0.16       0.81 r
  U606/Y (OAI2BB1X4TS)                                    0.23       1.04 r
  U1975/Y (XOR2X4TS)                                      0.13       1.17 r
  addWeight_3__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_14__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1054/Y (NAND2X4TS)                                     0.09       0.48 f
  U822/Y (NAND2X4TS)                                      0.09       0.57 r
  U1027/Y (NAND2X4TS)                                     0.09       0.65 f
  U1738/Y (OAI21X4TS)                                     0.16       0.81 r
  U2007/Y (OAI2BB1X4TS)                                   0.23       1.04 r
  U2009/Y (XOR2X4TS)                                      0.13       1.17 r
  addWeight_14__add_S_reg_5_/D (DFFSRHQX4TS)              0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_31__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1844/Y (NAND2BX1TS)                                    0.33       0.68 f
  U1306/Y (CLKAND2X2TS)                                   0.29       0.97 f
  U565/Y (XOR2X4TS)                                       0.21       1.18 r
  addWeight_31__add_S_reg_6_/D (DFFSRHQX4TS)              0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_5__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1065/Y (NAND2X4TS)                                     0.09       0.48 f
  U818/Y (NAND2X4TS)                                      0.09       0.57 r
  U1033/Y (NAND2X4TS)                                     0.09       0.65 f
  U1810/Y (OAI21X4TS)                                     0.16       0.81 r
  U605/Y (OAI2BB1X4TS)                                    0.23       1.04 r
  U1984/Y (XOR2X4TS)                                      0.13       1.17 r
  addWeight_5__add_S_reg_5_/D (DFFSRHQX4TS)               0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.33       0.67
  data required time                                                 0.67
  --------------------------------------------------------------------------
  data required time                                                 0.67
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_26__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1551/Y (OR2X4TS)                                       0.27       0.64 f
  U1246/Y (NAND2X2TS)                                     0.09       0.73 r
  U795/Y (NAND2X2TS)                                      0.10       0.83 f
  U786/Y (AOI21X2TS)                                      0.15       0.98 r
  U531/Y (XOR2X1TS)                                       0.17       1.15 r
  addWeight_26__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_25__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_2_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U601/Y (BUFX4TS)                                        0.17       0.52 f
  U366/Y (OR2X2TS)                                        0.31       0.84 f
  U329/Y (NAND2X1TS)                                      0.13       0.97 r
  U2907/Y (XNOR2X1TS)                                     0.16       1.13 r
  addWeight_25__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  U1373/Y (OR2X8TS)                                       0.23       0.62 f
  U383/Y (NAND2X2TS)                                      0.09       0.71 r
  U1183/Y (NAND2X2TS)                                     0.08       0.79 f
  U1305/Y (AOI21X1TS)                                     0.17       0.96 r
  U1304/Y (XOR2X1TS)                                      0.19       1.15 r
  addWeight_10__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: addWeight_0__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U969/Y (BUFX3TS)                                        0.19       0.54 f
  U1523/Y (NAND2X1TS)                                     0.14       0.69 r
  U1524/Y (NAND2X2TS)                                     0.17       0.85 f
  U1526/Y (AOI21X4TS)                                     0.17       1.02 r
  U1529/Y (XOR2X4TS)                                      0.15       1.17 r
  addWeight_0__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


  Startpoint: addWeight_3__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U707/Y (OR2X4TS)                                        0.24       0.60 f
  U522/Y (CLKINVX3TS)                                     0.08       0.68 r
  U521/Y (OAI21X2TS)                                      0.10       0.78 f
  U517/Y (AOI21X1TS)                                      0.17       0.95 r
  U2470/Y (XOR2X1TS)                                      0.19       1.14 r
  addWeight_3__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


  Startpoint: addWeight_15__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U708/Y (OR2X4TS)                                        0.24       0.60 f
  U524/Y (CLKINVX3TS)                                     0.08       0.68 r
  U523/Y (OAI21X2TS)                                      0.10       0.78 f
  U518/Y (AOI21X1TS)                                      0.17       0.95 r
  U2478/Y (XOR2X1TS)                                      0.19       1.14 r
  addWeight_15__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


  Startpoint: addWeight_27__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  U1360/Y (OR2X8TS)                                       0.23       0.62 f
  U1419/Y (NAND2X2TS)                                     0.08       0.70 r
  U1421/Y (NAND2X2TS)                                     0.08       0.78 f
  U535/Y (AOI21X1TS)                                      0.17       0.95 r
  U1424/Y (XOR2X1TS)                                      0.19       1.14 r
  addWeight_27__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1067/Y (OR2X8TS)                                       0.22       0.61 f
  U1074/Y (INVX2TS)                                       0.10       0.71 r
  U2410/Y (OAI21X4TS)                                     0.13       0.84 f
  U2411/Y (AOI21X4TS)                                     0.13       0.97 r
  U2414/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_4__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_6__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1064/Y (OR2X8TS)                                       0.22       0.61 f
  U1073/Y (INVX2TS)                                       0.10       0.71 r
  U2402/Y (OAI21X4TS)                                     0.13       0.84 f
  U2403/Y (AOI21X4TS)                                     0.13       0.97 r
  U2406/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_6__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_7__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1062/Y (OR2X8TS)                                       0.22       0.61 f
  U1072/Y (INVX2TS)                                       0.10       0.71 r
  U2443/Y (OAI21X4TS)                                     0.13       0.84 f
  U2444/Y (AOI21X4TS)                                     0.13       0.97 r
  U2447/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_7__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_8__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1060/Y (OR2X8TS)                                       0.22       0.61 f
  U1071/Y (INVX2TS)                                       0.10       0.71 r
  U2438/Y (OAI21X4TS)                                     0.13       0.84 f
  U2439/Y (AOI21X4TS)                                     0.13       0.97 r
  U2442/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_8__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1058/Y (OR2X8TS)                                       0.22       0.61 f
  U1070/Y (INVX2TS)                                       0.10       0.71 r
  U2394/Y (OAI21X4TS)                                     0.13       0.84 f
  U2395/Y (AOI21X4TS)                                     0.13       0.97 r
  U2398/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_9__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_13__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1056/Y (OR2X8TS)                                       0.22       0.61 f
  U1069/Y (INVX2TS)                                       0.10       0.71 r
  U2428/Y (OAI21X4TS)                                     0.13       0.84 f
  U2429/Y (AOI21X4TS)                                     0.13       0.97 r
  U2432/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_13__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_17__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1051/Y (OR2X8TS)                                       0.22       0.61 f
  U1052/Y (INVX2TS)                                       0.10       0.71 r
  U2433/Y (OAI21X4TS)                                     0.13       0.84 f
  U2434/Y (AOI21X4TS)                                     0.13       0.97 r
  U2437/Y (XOR2X1TS)                                      0.17       1.13 r
  addWeight_17__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_12__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U425/Y (OR2X4TS)                                        0.25       0.60 f
  U741/Y (INVX3TS)                                        0.08       0.67 r
  U831/Y (OAI21X2TS)                                      0.10       0.77 f
  U1558/Y (AOI21X1TS)                                     0.17       0.95 r
  U785/Y (XOR2X1TS)                                       0.19       1.13 r
  addWeight_12__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_31__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1530/Y (OR2X8TS)                                       0.22       0.60 f
  U832/Y (NAND2X2TS)                                      0.09       0.69 r
  U538/Y (NAND2X2TS)                                      0.08       0.77 f
  U1303/Y (AOI21X1TS)                                     0.17       0.94 r
  U1302/Y (XOR2X1TS)                                      0.19       1.13 r
  addWeight_31__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: addWeight_18__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1049/Y (OR2X8TS)                                       0.23       0.61 f
  U530/Y (CLKINVX6TS)                                     0.06       0.67 r
  U542/Y (OAI21X2TS)                                      0.09       0.76 f
  U722/Y (AOI21X1TS)                                      0.17       0.94 r
  U2409/Y (XOR2X1TS)                                      0.19       1.13 r
  addWeight_18__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_20__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U434/Y (OR2X4TS)                                        0.25       0.60 f
  U827/Y (NAND2X2TS)                                      0.09       0.68 r
  U2420/Y (NAND2X2TS)                                     0.08       0.77 f
  U788/Y (AOI21X1TS)                                      0.17       0.94 r
  U2424/Y (XOR2X1TS)                                      0.19       1.12 r
  addWeight_20__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_21__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U433/Y (OR2X4TS)                                        0.25       0.60 f
  U826/Y (NAND2X2TS)                                      0.09       0.68 r
  U2471/Y (NAND2X2TS)                                     0.08       0.77 f
  U725/Y (AOI21X1TS)                                      0.17       0.94 r
  U2475/Y (XOR2X1TS)                                      0.19       1.12 r
  addWeight_21__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_22__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U432/Y (OR2X4TS)                                        0.25       0.60 f
  U825/Y (NAND2X2TS)                                      0.09       0.68 r
  U2463/Y (NAND2X2TS)                                     0.08       0.77 f
  U793/Y (AOI21X1TS)                                      0.17       0.94 r
  U2467/Y (XOR2X1TS)                                      0.19       1.12 r
  addWeight_22__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_23__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U431/Y (OR2X4TS)                                        0.25       0.60 f
  U824/Y (NAND2X2TS)                                      0.09       0.68 r
  U2458/Y (NAND2X2TS)                                     0.08       0.77 f
  U789/Y (AOI21X1TS)                                      0.17       0.94 r
  U2462/Y (XOR2X1TS)                                      0.19       1.12 r
  addWeight_23__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_24__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U430/Y (OR2X4TS)                                        0.25       0.60 f
  U829/Y (NAND2X2TS)                                      0.09       0.68 r
  U2453/Y (NAND2X2TS)                                     0.08       0.77 f
  U790/Y (AOI21X1TS)                                      0.17       0.94 r
  U2457/Y (XOR2X1TS)                                      0.19       1.12 r
  addWeight_24__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_30__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U429/Y (OR2X4TS)                                        0.25       0.60 f
  U828/Y (NAND2X2TS)                                      0.09       0.68 r
  U2448/Y (NAND2X2TS)                                     0.08       0.77 f
  U791/Y (AOI21X1TS)                                      0.17       0.94 r
  U2452/Y (XOR2X1TS)                                      0.19       1.12 r
  addWeight_30__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_19__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1123/Y (OR2X4TS)                                       0.25       0.61 f
  U830/Y (NAND2X2TS)                                      0.09       0.70 r
  U2388/Y (NAND2X2TS)                                     0.10       0.80 f
  U2390/Y (AOI21X2TS)                                     0.15       0.95 r
  U2393/Y (XOR2X1TS)                                      0.17       1.12 r
  addWeight_19__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U616/Y (BUFX4TS)                                        0.17       0.53 f
  U1544/Y (NAND2X1TS)                                     0.14       0.67 r
  U1545/Y (NAND2X2TS)                                     0.17       0.84 f
  U1547/Y (AOI21X4TS)                                     0.17       1.00 r
  U1550/Y (XOR2X4TS)                                      0.15       1.15 r
  addWeight_29__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_1__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1126/Y (OR2X8TS)                                       0.24       0.61 f
  U716/Y (INVX2TS)                                        0.10       0.70 r
  U1572/Y (OAI21X4TS)                                     0.12       0.82 f
  U1573/Y (AOI21X4TS)                                     0.13       0.95 r
  U727/Y (XOR2X1TS)                                       0.17       1.12 r
  addWeight_1__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.47


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  U1083/Y (NOR2X4TS)                                      0.15       0.55 r
  U578/Y (BUFX8TS)                                        0.15       0.70 r
  U1564/Y (OAI21X4TS)                                     0.09       0.79 f
  U549/Y (AOI21X2TS)                                      0.15       0.94 r
  U323/Y (XOR2X1TS)                                       0.17       1.11 r
  addWeight_28__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: addWeight_0__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_3_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1036/Y (BUFX8TS)                                       0.16       0.53 f
  U544/Y (OAI21X2TS)                                      0.19       0.72 r
  U1011/Y (OAI21X4TS)                                     0.16       0.88 f
  U2490/Y (XOR2X1TS)                                      0.24       1.11 r
  addWeight_0__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: addWeight_16__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1053/Y (OR2X8TS)                                       0.22       0.58 f
  U1068/Y (INVX2TS)                                       0.10       0.69 r
  U2415/Y (OAI21X4TS)                                     0.13       0.81 f
  U2416/Y (AOI21X4TS)                                     0.13       0.95 r
  U2419/Y (XOR2X1TS)                                      0.17       1.11 r
  addWeight_16__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U998/Y (NAND2X4TS)                                      0.10       0.51 f
  U1400/Y (NAND2X4TS)                                     0.08       0.59 r
  U1082/Y (NAND2X4TS)                                     0.08       0.67 f
  U1404/Y (OAI21X4TS)                                     0.16       0.83 r
  U1406/Y (XOR2XLTS)                                      0.22       1.04 r
  addWeight_28__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: addWeight_2__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1391/Y (AND2X8TS)                                      0.19       0.56 f
  U983/Y (BUFX6TS)                                        0.15       0.72 f
  U2941/Y (INVX2TS)                                       0.06       0.78 r
  U2942/Y (NAND2X1TS)                                     0.08       0.86 f
  U2943/Y (XNOR2X1TS)                                     0.23       1.09 r
  addWeight_2__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.46


  Startpoint: addWeight_2__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U728/Y (OR2X4TS)                                        0.25       0.62 f
  U546/Y (NAND2X2TS)                                      0.12       0.74 r
  U792/Y (NAND2X4TS)                                      0.10       0.83 f
  U1392/Y (AOI21X4TS)                                     0.15       0.98 r
  U1396/Y (XOR2X4TS)                                      0.15       1.13 r
  addWeight_2__add_S_reg_3_/D (DFFSRHQX4TS)               0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


  Startpoint: addWeight_27__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_4_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U887/Y (AND2X4TS)                                       0.20       0.58 f
  U1416/Y (NOR2X1TS)                                      0.12       0.70 r
  U1417/Y (XOR2XLTS)                                      0.34       1.04 r
  addWeight_27__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


  Startpoint: addWeight_29__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1546/Y (OR2X2TS)                                       0.34       0.71 f
  U2259/Y (NAND2X1TS)                                     0.13       0.84 r
  U2260/Y (XNOR2X1TS)                                     0.24       1.08 r
  addWeight_29__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.08 r
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.40       0.40 r
  U1371/Y (NAND2X4TS)                                     0.10       0.50 f
  U1372/Y (NAND2X4TS)                                     0.09       0.59 r
  U1111/Y (NAND2X4TS)                                     0.08       0.66 f
  U1375/Y (OAI21X4TS)                                     0.17       0.83 r
  U2488/Y (XOR2X1TS)                                      0.26       1.09 r
  addWeight_10__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: addWeight_26__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1095/Y (BUFX8TS)                                       0.16       0.52 f
  U1179/Y (OAI21X2TS)                                     0.19       0.71 r
  U2077/Y (OAI21X4TS)                                     0.15       0.86 f
  U2482/Y (XOR2X1TS)                                      0.23       1.09 r
  addWeight_26__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: addWeight_11__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1128/Y (OR2X8TS)                                       0.24       0.61 f
  U384/Y (CLKINVX3TS)                                     0.08       0.68 r
  U1568/Y (OAI21X4TS)                                     0.11       0.79 f
  U1569/Y (AOI21X4TS)                                     0.14       0.93 r
  U787/Y (XOR2X2TS)                                       0.17       1.10 r
  addWeight_11__add_S_reg_3_/D (DFFSRHQX4TS)              0.00       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.34       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: addWeight_0__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_2_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1525/Y (OR2X2TS)                                       0.33       0.70 f
  U2262/Y (NAND2X1TS)                                     0.13       0.83 r
  U2263/Y (XNOR2X1TS)                                     0.24       1.07 r
  addWeight_0__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: addWeight_21__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1646/Y (NAND2BX4TS)                                    0.11       0.50 f
  U1647/Y (OAI2BB1X4TS)                                   0.09       0.59 r
  U1648/Y (NAND2X4TS)                                     0.08       0.67 f
  U1651/Y (OAI21X4TS)                                     0.16       0.83 r
  U2349/Y (XOR2X1TS)                                      0.25       1.08 r
  addWeight_21__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.08 r
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U1083/Y (NOR2X4TS)                                      0.10       0.50 f
  U578/Y (BUFX8TS)                                        0.14       0.64 f
  U1081/Y (NAND2BXLTS)                                    0.26       0.90 f
  U2250/Y (XOR2X1TS)                                      0.18       1.08 r
  addWeight_28__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       1.08 r
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: addWeight_11__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  U1127/Y (NAND2X2TS)                                     0.09       0.46 f
  U1473/Y (NAND2X2TS)                                     0.10       0.57 r
  U1474/Y (NAND2X4TS)                                     0.09       0.66 f
  U1478/Y (OAI21X4TS)                                     0.16       0.82 r
  U1297/Y (XOR2X1TS)                                      0.26       1.07 r
  addWeight_11__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: addWeight_1__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1484/Y (AND2X8TS)                                      0.20       0.58 f
  U1486/Y (AOI21X4TS)                                     0.15       0.73 r
  U1487/Y (OAI21X4TS)                                     0.11       0.84 f
  U1296/Y (XOR2X1TS)                                      0.23       1.07 r
  addWeight_1__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: addWeight_12__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U2090/Y (OAI2BB1X4TS)                                   0.22       0.57 r
  U2091/Y (NAND2X4TS)                                     0.08       0.66 f
  U2093/Y (OAI21X4TS)                                     0.16       0.81 r
  U2480/Y (XOR2X1TS)                                      0.25       1.07 r
  addWeight_12__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: addWeight_26__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1554/Y (OR2X2TS)                                       0.31       0.68 f
  U2268/Y (NAND2X1TS)                                     0.12       0.80 r
  U2269/Y (XNOR2X1TS)                                     0.24       1.04 r
  addWeight_26__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.04 r
  data arrival time                                                  1.04

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: addWeight_27__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1422/Y (OR2X2TS)                                       0.30       0.67 f
  U2924/Y (NAND2X1TS)                                     0.12       0.79 r
  U2925/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_27__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: addWeight_19__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U2389/Y (OR2X2TS)                                       0.31       0.66 f
  U2936/Y (NAND2X1TS)                                     0.12       0.79 r
  U2937/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_19__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_20__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U2421/Y (OR2X2TS)                                       0.30       0.67 f
  U2912/Y (NAND2X1TS)                                     0.12       0.78 r
  U2913/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_20__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_21__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U2472/Y (OR2X2TS)                                       0.30       0.67 f
  U2933/Y (NAND2X1TS)                                     0.12       0.78 r
  U2934/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_21__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_22__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U2464/Y (OR2X2TS)                                       0.30       0.67 f
  U2939/Y (NAND2X1TS)                                     0.12       0.78 r
  U2940/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_22__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_23__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U2459/Y (OR2X2TS)                                       0.30       0.67 f
  U2930/Y (NAND2X1TS)                                     0.12       0.78 r
  U2931/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_23__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_24__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U2454/Y (OR2X2TS)                                       0.30       0.67 f
  U2909/Y (NAND2X1TS)                                     0.12       0.78 r
  U2910/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_24__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_30__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U2449/Y (OR2X2TS)                                       0.30       0.67 f
  U2921/Y (NAND2X1TS)                                     0.12       0.78 r
  U2922/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_30__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_31__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1532/Y (OR2X2TS)                                       0.30       0.67 f
  U2918/Y (NAND2X1TS)                                     0.12       0.78 r
  U2919/Y (XNOR2X1TS)                                     0.24       1.03 r
  addWeight_31__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: addWeight_10__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1519/Y (OR2X2TS)                                       0.30       0.65 f
  U2892/Y (NAND2X1TS)                                     0.12       0.77 r
  U2893/Y (XNOR2X1TS)                                     0.24       1.01 r
  addWeight_10__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_17__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1051/Y (OR2X8TS)                                       0.22       0.61 f
  U1052/Y (INVX2TS)                                       0.10       0.71 r
  U845/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2322/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_17__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_8__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1060/Y (OR2X8TS)                                       0.22       0.61 f
  U1071/Y (INVX2TS)                                       0.10       0.71 r
  U844/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2332/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_8__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_6__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1064/Y (OR2X8TS)                                       0.22       0.61 f
  U1073/Y (INVX2TS)                                       0.10       0.71 r
  U841/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2311/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_6__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1058/Y (OR2X8TS)                                       0.22       0.61 f
  U1070/Y (INVX2TS)                                       0.10       0.71 r
  U839/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2298/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_9__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_7__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1062/Y (OR2X8TS)                                       0.22       0.61 f
  U1072/Y (INVX2TS)                                       0.10       0.71 r
  U833/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2307/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_7__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_13__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1056/Y (OR2X8TS)                                       0.22       0.61 f
  U1069/Y (INVX2TS)                                       0.10       0.71 r
  U834/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2282/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_13__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1067/Y (OR2X8TS)                                       0.22       0.61 f
  U1074/Y (INVX2TS)                                       0.10       0.71 r
  U838/Y (NAND2BX2TS)                                     0.16       0.87 r
  U2309/Y (XOR2X1TS)                                      0.16       1.03 r
  addWeight_4__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       1.03 r
  data arrival time                                                  1.03

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: addWeight_17__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1051/Y (OR2X8TS)                                       0.22       0.61 f
  U1052/Y (INVX2TS)                                       0.10       0.71 r
  U2433/Y (OAI21X4TS)                                     0.13       0.84 f
  U2928/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_17__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_8__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1060/Y (OR2X8TS)                                       0.22       0.61 f
  U1071/Y (INVX2TS)                                       0.10       0.71 r
  U2438/Y (OAI21X4TS)                                     0.13       0.84 f
  U2887/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_8__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_6__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1064/Y (OR2X8TS)                                       0.22       0.61 f
  U1073/Y (INVX2TS)                                       0.10       0.71 r
  U2402/Y (OAI21X4TS)                                     0.13       0.84 f
  U2881/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_6__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1058/Y (OR2X8TS)                                       0.22       0.61 f
  U1070/Y (INVX2TS)                                       0.10       0.71 r
  U2394/Y (OAI21X4TS)                                     0.13       0.84 f
  U2890/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_9__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_7__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1062/Y (OR2X8TS)                                       0.22       0.61 f
  U1072/Y (INVX2TS)                                       0.10       0.71 r
  U2443/Y (OAI21X4TS)                                     0.13       0.84 f
  U2884/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_7__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_13__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1056/Y (OR2X8TS)                                       0.22       0.61 f
  U1069/Y (INVX2TS)                                       0.10       0.71 r
  U2428/Y (OAI21X4TS)                                     0.13       0.84 f
  U2896/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_13__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U1067/Y (OR2X8TS)                                       0.22       0.61 f
  U1074/Y (INVX2TS)                                       0.10       0.71 r
  U2410/Y (OAI21X4TS)                                     0.13       0.84 f
  U2875/Y (XNOR2X1TS)                                     0.16       1.00 r
  addWeight_4__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_11__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U572/Y (BUFX6TS)                                        0.14       0.50 r
  U1567/Y (NAND2X2TS)                                     0.13       0.63 f
  U1568/Y (OAI21X4TS)                                     0.18       0.81 r
  U2266/Y (XNOR2X1TS)                                     0.19       0.99 r
  addWeight_11__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1066/Y (NAND2X4TS)                                     0.10       0.49 f
  U816/Y (NAND2X4TS)                                      0.09       0.57 r
  U1034/Y (NAND2X4TS)                                     0.09       0.66 f
  U1822/Y (OAI21X4TS)                                     0.16       0.82 r
  U2334/Y (XOR2X1TS)                                      0.19       1.01 r
  addWeight_4__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  U1057/Y (NAND2X4TS)                                     0.10       0.49 f
  U819/Y (NAND2X4TS)                                      0.09       0.57 r
  U1029/Y (NAND2X4TS)                                     0.09       0.66 f
  U1762/Y (OAI21X4TS)                                     0.16       0.82 r
  U2363/Y (XOR2X1TS)                                      0.19       1.01 r
  addWeight_9__add_S_reg_4_/D (DFFSRHQX4TS)               0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: addWeight_20__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1665/Y (AND2X4TS)                                      0.21       0.58 f
  U1666/Y (AOI21X4TS)                                     0.15       0.73 r
  U1667/Y (OAI21X4TS)                                     0.11       0.84 f
  U2347/Y (XOR2X1TS)                                      0.16       1.01 r
  addWeight_20__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: addWeight_24__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1601/Y (AND2X4TS)                                      0.21       0.58 f
  U1602/Y (AOI21X4TS)                                     0.15       0.73 r
  U1603/Y (OAI21X4TS)                                     0.11       0.84 f
  U2376/Y (XOR2X1TS)                                      0.16       1.01 r
  addWeight_24__add_S_reg_4_/D (DFFSRHQX4TS)              0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: addWeight_16__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1053/Y (OR2X8TS)                                       0.22       0.58 f
  U1068/Y (INVX2TS)                                       0.10       0.69 r
  U843/Y (NAND2BX2TS)                                     0.16       0.85 r
  U2320/Y (XOR2X1TS)                                      0.16       1.00 r
  addWeight_16__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: addWeight_25__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U990/Y (OR2X8TS)                                        0.22       0.60 f
  U543/Y (BUFX8TS)                                        0.14       0.74 f
  U2293/Y (NAND2X1TS)                                     0.09       0.83 r
  U2294/Y (XOR2X1TS)                                      0.17       1.00 r
  addWeight_25__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       1.00 r
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: addWeight_1__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_0_/Q (DFFSRHQX4TS)               0.35       0.35 r
  U1407/Y (BUFX3TS)                                       0.18       0.53 r
  U1571/Y (NAND2X4TS)                                     0.11       0.64 f
  U1572/Y (OAI21X4TS)                                     0.16       0.80 r
  U2272/Y (XNOR2X1TS)                                     0.19       0.99 r
  addWeight_1__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: addWeight_15__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U708/Y (OR2X4TS)                                        0.18       0.54 r
  U524/Y (CLKINVX3TS)                                     0.08       0.63 f
  U523/Y (OAI21X2TS)                                      0.17       0.79 r
  U2902/Y (XNOR2X1TS)                                     0.18       0.98 r
  addWeight_15__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_3__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 r
  U707/Y (OR2X4TS)                                        0.18       0.54 r
  U522/Y (CLKINVX3TS)                                     0.08       0.63 f
  U521/Y (OAI21X2TS)                                      0.17       0.79 r
  U2872/Y (XNOR2X1TS)                                     0.18       0.98 r
  addWeight_3__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_0__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U969/Y (BUFX3TS)                                        0.19       0.54 f
  U1523/Y (NAND2X1TS)                                     0.14       0.69 r
  U2329/Y (NAND2X1TS)                                     0.14       0.83 f
  U2330/Y (XOR2X1TS)                                      0.16       0.99 r
  addWeight_0__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_5__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U419/Y (OR2X6TS)                                        0.25       0.63 f
  U379/Y (INVX4TS)                                        0.07       0.70 r
  U840/Y (NAND2BX2TS)                                     0.14       0.84 r
  U2318/Y (XOR2X1TS)                                      0.16       0.99 r
  addWeight_5__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_14__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U420/Y (OR2X6TS)                                        0.25       0.63 f
  U380/Y (INVX4TS)                                        0.07       0.70 r
  U836/Y (NAND2BX2TS)                                     0.14       0.84 r
  U2302/Y (XOR2X1TS)                                      0.16       0.99 r
  addWeight_14__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_16__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1053/Y (OR2X8TS)                                       0.22       0.58 f
  U1068/Y (INVX2TS)                                       0.10       0.69 r
  U2415/Y (OAI21X4TS)                                     0.13       0.81 f
  U2905/Y (XNOR2X1TS)                                     0.16       0.97 r
  addWeight_16__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_18__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1049/Y (OR2X8TS)                                       0.17       0.56 r
  U530/Y (CLKINVX6TS)                                     0.07       0.62 f
  U542/Y (OAI21X2TS)                                      0.16       0.79 r
  U2916/Y (XNOR2X1TS)                                     0.18       0.97 r
  addWeight_18__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.41       0.41 r
  U1083/Y (NOR2X4TS)                                      0.10       0.50 f
  U578/Y (BUFX8TS)                                        0.14       0.64 f
  U1564/Y (OAI21X4TS)                                     0.14       0.79 r
  U2278/Y (XNOR2X1TS)                                     0.18       0.96 r
  addWeight_28__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U616/Y (BUFX4TS)                                        0.17       0.53 f
  U1544/Y (NAND2X1TS)                                     0.14       0.67 r
  U2314/Y (NAND2X1TS)                                     0.14       0.81 f
  U2316/Y (XOR2X1TS)                                      0.16       0.97 r
  addWeight_29__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: addWeight_5__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U419/Y (OR2X6TS)                                        0.25       0.63 f
  U379/Y (INVX4TS)                                        0.07       0.70 r
  U541/Y (OAI21X2TS)                                      0.10       0.80 f
  U2878/Y (XNOR2X1TS)                                     0.16       0.96 r
  addWeight_5__add_S_reg_2_/D (DFFSRHQX4TS)               0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: addWeight_14__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U420/Y (OR2X6TS)                                        0.25       0.63 f
  U380/Y (INVX4TS)                                        0.07       0.70 r
  U540/Y (OAI21X2TS)                                      0.10       0.80 f
  U2899/Y (XNOR2X1TS)                                     0.16       0.96 r
  addWeight_14__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: addWeight_15__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U708/Y (OR2X4TS)                                        0.24       0.60 f
  U524/Y (CLKINVX3TS)                                     0.08       0.68 r
  U835/Y (NAND2BX2TS)                                     0.14       0.82 r
  U2326/Y (XOR2X1TS)                                      0.16       0.97 r
  addWeight_15__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: addWeight_3__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U707/Y (OR2X4TS)                                        0.24       0.60 f
  U522/Y (CLKINVX3TS)                                     0.08       0.68 r
  U842/Y (NAND2BX2TS)                                     0.14       0.82 r
  U2300/Y (XOR2X1TS)                                      0.16       0.97 r
  addWeight_3__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: addWeight_11__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U965/Y (BUFX3TS)                                        0.19       0.56 f
  U877/Y (NAND2X2TS)                                      0.12       0.68 r
  U2253/Y (NAND2X1TS)                                     0.13       0.80 f
  U2254/Y (XOR2X1TS)                                      0.16       0.97 r
  addWeight_11__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: addWeight_1__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U964/Y (BUFX3TS)                                        0.19       0.56 f
  U878/Y (NAND2X2TS)                                      0.12       0.68 r
  U2255/Y (NAND2X1TS)                                     0.13       0.80 f
  U2256/Y (XOR2X1TS)                                      0.16       0.97 r
  addWeight_1__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: addWeight_12__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  U425/Y (OR2X4TS)                                        0.18       0.54 r
  U741/Y (INVX3TS)                                        0.07       0.61 f
  U831/Y (OAI21X2TS)                                      0.16       0.76 r
  U2275/Y (XNOR2X1TS)                                     0.18       0.95 r
  addWeight_12__add_S_reg_2_/D (DFFSRHQX4TS)              0.00       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: addWeight_18__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U1049/Y (OR2X8TS)                                       0.17       0.56 r
  U530/Y (CLKINVX6TS)                                     0.07       0.62 f
  U837/Y (NAND2BX2TS)                                     0.18       0.80 f
  U2286/Y (XOR2X1TS)                                      0.16       0.96 r
  addWeight_18__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: addWeight_31__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  U941/Y (BUFX4TS)                                        0.17       0.55 r
  U742/Y (NAND2X2TS)                                      0.09       0.64 f
  U2291/Y (NAND2X1TS)                                     0.12       0.76 r
  U2292/Y (XOR2X1TS)                                      0.17       0.93 r
  addWeight_31__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.93 r
  data arrival time                                                  0.93

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: addWeight_26__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1551/Y (OR2X4TS)                                       0.27       0.64 f
  U2248/Y (NAND2X1TS)                                     0.11       0.75 r
  U2249/Y (XOR2X1TS)                                      0.17       0.92 r
  addWeight_26__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: addWeight_2__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1389/Y (NAND2X1TS)                                     0.21       0.58 r
  U2257/Y (NAND2X1TS)                                     0.17       0.75 f
  U2258/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_2__add_S_reg_1_/D (DFFSRHQX4TS)               0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_20__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U962/Y (BUFX3TS)                                        0.19       0.54 f
  U743/Y (NAND2X2TS)                                      0.09       0.63 r
  U2295/Y (NAND2X1TS)                                     0.11       0.75 f
  U2296/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_20__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_24__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U959/Y (BUFX3TS)                                        0.19       0.54 f
  U739/Y (NAND2X2TS)                                      0.09       0.63 r
  U2283/Y (NAND2X1TS)                                     0.11       0.75 f
  U2284/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_24__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_30__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U961/Y (BUFX3TS)                                        0.19       0.54 f
  U740/Y (NAND2X2TS)                                      0.09       0.63 r
  U2327/Y (NAND2X1TS)                                     0.11       0.75 f
  U2328/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_30__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_23__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U960/Y (BUFX3TS)                                        0.19       0.54 f
  U738/Y (NAND2X2TS)                                      0.09       0.63 r
  U2323/Y (NAND2X1TS)                                     0.11       0.75 f
  U2324/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_23__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_22__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U958/Y (BUFX3TS)                                        0.19       0.54 f
  U737/Y (NAND2X2TS)                                      0.09       0.63 r
  U2312/Y (NAND2X1TS)                                     0.11       0.75 f
  U2313/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_22__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_21__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U957/Y (BUFX3TS)                                        0.19       0.54 f
  U736/Y (NAND2X2TS)                                      0.09       0.63 r
  U2289/Y (NAND2X1TS)                                     0.11       0.75 f
  U2290/Y (XOR2X1TS)                                      0.16       0.91 r
  addWeight_21__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.91 r
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: addWeight_19__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1123/Y (OR2X4TS)                                       0.25       0.61 f
  U2304/Y (NAND2X1TS)                                     0.11       0.72 r
  U2305/Y (XOR2X1TS)                                      0.17       0.89 r
  addWeight_19__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.89 r
  data arrival time                                                  0.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: addWeight_12__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U647/Y (BUFX4TS)                                        0.17       0.52 f
  U532/Y (NAND2X2TS)                                      0.09       0.61 r
  U2251/Y (NAND2X1TS)                                     0.11       0.73 f
  U2252/Y (XOR2X1TS)                                      0.16       0.89 r
  addWeight_12__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.89 r
  data arrival time                                                  0.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  U1373/Y (OR2X8TS)                                       0.23       0.62 f
  U2279/Y (NAND2X1TS)                                     0.10       0.72 r
  U2280/Y (XOR2X1TS)                                      0.17       0.88 r
  addWeight_10__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: addWeight_27__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  U1360/Y (OR2X8TS)                                       0.23       0.62 f
  U2287/Y (NAND2X1TS)                                     0.10       0.72 r
  U2288/Y (XOR2X1TS)                                      0.17       0.88 r
  addWeight_27__add_S_reg_1_/D (DFFSRHQX4TS)              0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: addWeight_25__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_25__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U562/Y (CLKBUFX2TS)                                     0.23       0.59 f
  U2859/Y (AOI2BB1X1TS)                                   0.38       0.97 f
  addWeight_25__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_25__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: addWeight_11__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_0_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U572/Y (BUFX6TS)                                        0.17       0.52 f
  U1567/Y (NAND2X2TS)                                     0.13       0.65 r
  U1299/Y (INVX2TS)                                       0.11       0.76 f
  U804/Y (AOI2BB1X2TS)                                    0.12       0.88 r
  addWeight_11__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_11__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: addWeight_29__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_29__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_0_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1536/Y (INVX2TS)                                       0.10       0.45 r
  U1537/Y (INVX2TS)                                       0.08       0.53 f
  U2869/Y (AOI2BB1X1TS)                                   0.36       0.89 f
  addWeight_29__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_29__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: addWeight_1__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_1__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_0_/Q (DFFSRHQX4TS)               0.34       0.34 f
  U1407/Y (BUFX3TS)                                       0.20       0.55 f
  U1571/Y (NAND2X4TS)                                     0.11       0.65 r
  U1298/Y (INVX2TS)                                       0.08       0.73 f
  U803/Y (AOI2BB1X2TS)                                    0.11       0.85 r
  addWeight_1__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_1__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: addWeight_17__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_17__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U953/Y (BUFX6TS)                                        0.18       0.54 f
  U1461/Y (NAND2X4TS)                                     0.09       0.63 r
  U1462/Y (INVX2TS)                                       0.07       0.70 f
  U801/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_17__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_17__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_9__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_9__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U950/Y (BUFX6TS)                                        0.18       0.54 f
  U1455/Y (NAND2X4TS)                                     0.09       0.63 r
  U1456/Y (INVX2TS)                                       0.07       0.70 f
  U798/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_9__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_9__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_4__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_4__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U944/Y (BUFX6TS)                                        0.18       0.54 f
  U1443/Y (NAND2X4TS)                                     0.09       0.63 r
  U1444/Y (INVX2TS)                                       0.07       0.70 f
  U806/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_4__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_4__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_8__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_8__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U952/Y (BUFX6TS)                                        0.18       0.54 f
  U1459/Y (NAND2X4TS)                                     0.09       0.63 r
  U1460/Y (INVX2TS)                                       0.07       0.70 f
  U800/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_8__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_8__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_6__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_6__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U951/Y (BUFX6TS)                                        0.18       0.54 f
  U1457/Y (NAND2X4TS)                                     0.09       0.63 r
  U1458/Y (INVX2TS)                                       0.07       0.70 f
  U799/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_6__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_6__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_7__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_7__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U948/Y (BUFX6TS)                                        0.18       0.54 f
  U1451/Y (NAND2X4TS)                                     0.09       0.63 r
  U1452/Y (INVX2TS)                                       0.07       0.70 f
  U796/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_7__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_7__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_13__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_13__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U947/Y (BUFX6TS)                                        0.18       0.54 f
  U1449/Y (NAND2X4TS)                                     0.09       0.63 r
  U1450/Y (INVX2TS)                                       0.07       0.70 f
  U802/Y (AOI2BB1X2TS)                                    0.11       0.82 r
  addWeight_13__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_13__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: addWeight_12__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_12__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U997/Y (BUFX6TS)                                        0.18       0.54 f
  U1463/Y (NAND2X4TS)                                     0.08       0.62 r
  U1301/Y (INVX2TS)                                       0.07       0.68 f
  U1464/Y (AOI2BB1X2TS)                                   0.11       0.80 r
  addWeight_12__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_12__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: addWeight_15__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_15__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U949/Y (BUFX6TS)                                        0.18       0.54 f
  U1453/Y (NAND2X4TS)                                     0.08       0.62 r
  U1454/Y (INVX2TS)                                       0.07       0.68 f
  U797/Y (AOI2BB1X2TS)                                    0.11       0.80 r
  addWeight_15__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_15__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: addWeight_14__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_14__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U946/Y (BUFX6TS)                                        0.18       0.54 f
  U1447/Y (NAND2X4TS)                                     0.08       0.62 r
  U1448/Y (INVX2TS)                                       0.07       0.68 f
  U805/Y (AOI2BB1X2TS)                                    0.11       0.80 r
  addWeight_14__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_14__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: addWeight_18__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_18__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U945/Y (BUFX6TS)                                        0.18       0.54 f
  U1445/Y (NAND2X4TS)                                     0.08       0.62 r
  U1446/Y (INVX2TS)                                       0.07       0.68 f
  U807/Y (AOI2BB1X2TS)                                    0.11       0.80 r
  addWeight_18__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_18__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: addWeight_5__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_5__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U943/Y (BUFX6TS)                                        0.18       0.54 f
  U1441/Y (NAND2X4TS)                                     0.08       0.62 r
  U1442/Y (INVX2TS)                                       0.07       0.68 f
  U808/Y (AOI2BB1X2TS)                                    0.11       0.80 r
  addWeight_5__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_5__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: addWeight_3__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_3__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U942/Y (BUFX6TS)                                        0.18       0.54 f
  U1439/Y (NAND2X4TS)                                     0.08       0.62 r
  U1440/Y (INVX2TS)                                       0.07       0.68 f
  U809/Y (AOI2BB1X2TS)                                    0.11       0.80 r
  addWeight_3__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_3__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.29       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: addWeight_0__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_0__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U1326/Y (NAND2X1TS)                                     0.16       0.52 r
  U1252/Y (INVX2TS)                                       0.11       0.63 f
  U2863/Y (AOI2BB1X1TS)                                   0.14       0.77 r
  addWeight_0__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: addWeight_2__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_2__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1386/Y (NAND2X4TS)                                     0.09       0.46 r
  U1387/Y (BUFX6TS)                                       0.13       0.59 r
  U1388/Y (INVX4TS)                                       0.05       0.64 f
  U2866/Y (AOI2BB1X1TS)                                   0.13       0.77 r
  addWeight_2__add_S_reg_0_/D (DFFSRHQX4TS)               0.00       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_2__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: addWeight_28__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_28__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1562/Y (NAND2X2TS)                                     0.15       0.53 r
  U1300/Y (INVX2TS)                                       0.09       0.62 f
  U2868/Y (AOI2BB1X1TS)                                   0.14       0.76 r
  addWeight_28__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_28__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: addWeight_16__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_16__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U575/Y (NAND2X2TS)                                      0.15       0.53 r
  U1438/Y (INVX2TS)                                       0.09       0.62 f
  U1129/Y (AOI2BB1X1TS)                                   0.14       0.75 r
  addWeight_16__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_16__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: addWeight_31__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_31__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U1319/Y (NAND2X2TS)                                     0.11       0.49 r
  U879/Y (INVX2TS)                                        0.08       0.57 f
  U322/Y (AOI2BB1X1TS)                                    0.14       0.72 r
  addWeight_31__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_31__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: addWeight_26__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_26__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U534/Y (NAND2X2TS)                                      0.11       0.49 r
  U1552/Y (INVX2TS)                                       0.08       0.57 f
  U2867/Y (AOI2BB1X1TS)                                   0.14       0.72 r
  addWeight_26__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_26__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: addWeight_27__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_27__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2862/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_27__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_27__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: addWeight_10__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_10__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2857/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_10__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_10__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: addWeight_19__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_19__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2856/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_19__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_19__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: addWeight_23__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_23__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2858/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_23__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: addWeight_21__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_21__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2861/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_21__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: addWeight_22__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_22__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2860/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_22__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: addWeight_30__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_30__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U2865/Y (AOI2BB1X1TS)                                   0.38       0.76 f
  addWeight_30__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_30__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: addWeight_20__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_20__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1334/Y (INVX2TS)                                       0.10       0.46 r
  U1242/Y (NOR2X2TS)                                      0.08       0.54 f
  U2864/Y (AOI2BB1X1TS)                                   0.14       0.69 r
  addWeight_20__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_20__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: addWeight_24__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_24__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1329/Y (INVX2TS)                                       0.10       0.46 r
  U1237/Y (NOR2X2TS)                                      0.08       0.54 f
  U2855/Y (AOI2BB1X1TS)                                   0.14       0.69 r
  addWeight_24__add_S_reg_0_/D (DFFSRHQX4TS)              0.00       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  addWeight_24__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: addWeight_29__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[234]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U324/Y (CLKBUFX2TS)                                     0.22       0.59 f
  sumOut[234] (out)                                       0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: addWeight_25__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[200]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U562/Y (CLKBUFX2TS)                                     0.23       0.59 f
  sumOut[200] (out)                                       0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: addWeight_2__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_3_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U325/Y (CLKBUFX2TS)                                     0.22       0.59 f
  sumOut[19] (out)                                        0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: addWeight_24__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[192]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1329/Y (INVX2TS)                                       0.10       0.46 r
  U581/Y (CLKINVX1TS)                                     0.12       0.58 f
  sumOut[192] (out)                                       0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: addWeight_20__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[160]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U1334/Y (INVX2TS)                                       0.10       0.46 r
  U580/Y (CLKINVX1TS)                                     0.12       0.58 f
  sumOut[160] (out)                                       0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: addWeight_25__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[201]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U956/Y (BUFX3TS)                                        0.20       0.58 f
  sumOut[201] (out)                                       0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: addWeight_19__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[154]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U326/Y (CLKBUFX2TS)                                     0.22       0.57 f
  sumOut[154] (out)                                       0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: addWeight_10__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[82] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U327/Y (CLKBUFX2TS)                                     0.22       0.57 f
  sumOut[82] (out)                                        0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: addWeight_10__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[83] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1367/Y (BUFX3TS)                                       0.21       0.57 f
  sumOut[83] (out)                                        0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: addWeight_11__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[91] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1466/Y (BUFX3TS)                                       0.21       0.56 f
  sumOut[91] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_1__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U1465/Y (BUFX3TS)                                       0.21       0.56 f
  sumOut[11] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_31__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[249]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U941/Y (BUFX4TS)                                        0.18       0.56 f
  sumOut[249] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_11__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[89] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U965/Y (BUFX3TS)                                        0.19       0.56 f
  sumOut[89] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_1__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U964/Y (BUFX3TS)                                        0.19       0.56 f
  sumOut[9] (out)                                         0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_18__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[145]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U972/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[145] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_17__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[137]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U979/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[137] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_13__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[105]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U974/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[105] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[73] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U976/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[73] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_8__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[65] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U978/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[65] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_7__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[57] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U975/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[57] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_6__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[49] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U977/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[49] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U971/Y (BUFX6TS)                                        0.18       0.56 f
  sumOut[33] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_31__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[251]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1415/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[251] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_30__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[243]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1413/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[243] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_28__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[227]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1398/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[227] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_24__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[195]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1411/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[195] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_23__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[187]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1412/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[187] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_22__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[179]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1410/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[179] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_21__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[171]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1409/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[171] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_20__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[163]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1414/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[163] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_19__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[155]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1408/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[155] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_18__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[147]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1429/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[147] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_17__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[139]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1437/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[139] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_16__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[131]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1425/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[131] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_15__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[123]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1433/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[123] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_14__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[115]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1430/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[115] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_13__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[107]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1431/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[107] (out)                                       0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_12__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[99] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U421/Y (BUFX3TS)                                        0.20       0.56 f
  sumOut[99] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_9__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[75] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1434/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[75] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_8__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[67] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1436/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[67] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_7__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[59] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1432/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[59] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_6__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[51] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1435/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[51] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_5__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[43] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1427/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[43] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_4__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1428/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[35] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_3__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_3_/Q (DFFSRHQX4TS)               0.35       0.35 f
  U1426/Y (BUFX3TS)                                       0.20       0.56 f
  sumOut[27] (out)                                        0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: addWeight_14__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[113]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 f
  U973/Y (BUFX6TS)                                        0.17       0.55 f
  sumOut[113] (out)                                       0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_5__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[41] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 f
  U970/Y (BUFX6TS)                                        0.17       0.55 f
  sumOut[41] (out)                                        0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_1__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_0_/Q (DFFSRHQX4TS)               0.34       0.34 f
  U1407/Y (BUFX3TS)                                       0.20       0.55 f
  sumOut[8] (out)                                         0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_16__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[129]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  U520/Y (BUFX4TS)                                        0.18       0.54 f
  sumOut[129] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U969/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[1] (out)                                         0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_27__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[219]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_3_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1357/Y (BUFX4TS)                                       0.19       0.54 f
  sumOut[219] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_12__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[96] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U997/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[96] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_18__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[144]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U945/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[144] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_17__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[136]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U953/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[136] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_15__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[120]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U949/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[120] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_14__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[112]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U946/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[112] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_13__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[104]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U947/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[104] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_9__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[72] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U950/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[72] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_8__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[64] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U952/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[64] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_7__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[56] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U948/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[56] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_6__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[48] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U951/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[48] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_5__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[40] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U943/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[40] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_4__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U944/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[32] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_3__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U942/Y (BUFX6TS)                                        0.18       0.54 f
  sumOut[24] (out)                                        0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_30__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[241]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U961/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[241] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_24__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[193]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U959/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[193] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_23__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[185]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U960/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[185] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_22__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[177]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U958/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[177] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_21__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[169]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U957/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[169] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_20__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[161]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U962/Y (BUFX3TS)                                        0.19       0.54 f
  sumOut[161] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_29__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[235]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U519/Y (BUFX4TS)                                        0.18       0.54 f
  sumOut[235] (out)                                       0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_3_/Q (DFFSRHQX4TS)               0.37       0.37 f
  U1036/Y (BUFX8TS)                                       0.16       0.53 f
  sumOut[3] (out)                                         0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_15__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[121]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U528/Y (BUFX4TS)                                        0.17       0.53 f
  sumOut[121] (out)                                       0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_3__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 f
  U526/Y (BUFX4TS)                                        0.17       0.53 f
  sumOut[25] (out)                                        0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_29__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[232]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_0_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U1536/Y (INVX2TS)                                       0.10       0.45 r
  U1537/Y (INVX2TS)                                       0.08       0.53 f
  sumOut[232] (out)                                       0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[233]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U616/Y (BUFX4TS)                                        0.17       0.53 f
  sumOut[233] (out)                                       0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_12__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[97] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_1_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U647/Y (BUFX4TS)                                        0.17       0.52 f
  sumOut[97] (out)                                        0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_25__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[202]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_2_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U601/Y (BUFX4TS)                                        0.17       0.52 f
  sumOut[202] (out)                                       0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_26__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[211]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 f
  U1095/Y (BUFX8TS)                                       0.16       0.52 f
  sumOut[211] (out)                                       0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_11__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[88] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_0_/Q (DFFSRHQX4TS)              0.35       0.35 f
  U572/Y (BUFX6TS)                                        0.17       0.52 f
  sumOut[88] (out)                                        0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_25__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[203]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_3_/Q (DFFSRHQX4TS)              0.41       0.41 r
  sumOut[203] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[225]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.41       0.41 r
  sumOut[225] (out)                                       0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: addWeight_27__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[217]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_1_/Q (DFFSRHQX4TS)              0.40       0.40 r
  sumOut[217] (out)                                       0.00       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[81] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.40       0.40 r
  sumOut[81] (out)                                        0.00       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: addWeight_31__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[248]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[248] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_28__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[224]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[224] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_27__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[216]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[216] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_26__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[208]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[208] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_11__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[92] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_4_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[92] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_16__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[128]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[128] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_10__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[80] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[80] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_30__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[240]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[240] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_23__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[184]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[184] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_22__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[176]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[176] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_21__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[168]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[168] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_19__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[152]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_0_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[152] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_28__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[226]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[226] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_18__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[146]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[146] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_17__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[138]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[138] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_16__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[130]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[130] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_15__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[122]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[122] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_14__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[114]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[114] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_13__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[106]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[106] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_12__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[98] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[98] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_11__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[90] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_2_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[90] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_9__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[74] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[74] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_8__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[66] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[66] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_7__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[58] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[58] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_6__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[50] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[50] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_5__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[42] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[42] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_4__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[34] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_3__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[26] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_1__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_2_/Q (DFFSRHQX4TS)               0.39       0.39 r
  sumOut[10] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_27__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[221]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_5_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[221] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_27__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[220]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_4_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[220] (out)                                       0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_10__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[84] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_4_/Q (DFFSRHQX4TS)              0.39       0.39 r
  sumOut[84] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_2__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 r
  sumOut[18] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_27__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[218]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 r
  sumOut[218] (out)                                       0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_2__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_0_/Q (DFFSRHQX4TS)               0.38       0.38 r
  sumOut[16] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_2__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_1_/Q (DFFSRHQX4TS)               0.38       0.38 r
  sumOut[17] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_26__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[209]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_1_/Q (DFFSRHQX4TS)              0.38       0.38 r
  sumOut[209] (out)                                       0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_1__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_4_/Q (DFFSRHQX4TS)               0.38       0.38 r
  sumOut[12] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_26__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[210]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[210] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_31__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[250]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[250] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_30__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[242]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[242] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_24__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[194]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[194] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_23__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[186]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[186] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_22__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[178]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[178] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_21__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[170]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[170] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_20__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[162]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[162] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_0__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_2_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[2] (out)                                         0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_19__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[153]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[153] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_0__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[0] (out)                                         0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_31__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[253]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[253] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_31__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[252]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[252] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_28__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[228]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[228] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_12__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[101]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[101] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_11__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[93] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[93] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_10__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[85] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[85] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_1__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[13] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_0__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[5] (out)                                         0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_0__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[4] (out)                                         0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_0__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_6_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[6] (out)                                         0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_31__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[255]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[255] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_30__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[247]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[247] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_29__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[239]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[239] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_28__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[231]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[231] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_26__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[215]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[215] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_25__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[207]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[207] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_24__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[199]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[199] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_23__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[191]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[191] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_22__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[183]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[183] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_21__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[175]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[175] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_20__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[167]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[167] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_19__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[159]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[159] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_18__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[151]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[151] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_17__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[143]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[143] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_16__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[135]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[135] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_15__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[127]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[127] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_14__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[119]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[119] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_13__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[111]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[111] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_12__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[103]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[103] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_11__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[95] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[95] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_9__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[79] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[79] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_8__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[71] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[71] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_7__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[63] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[63] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_6__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[55] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[55] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_5__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[47] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[47] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_4__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[39] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[39] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_3__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[31] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_2__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[23] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_1__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[15] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_0__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_7_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[7] (out)                                         0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_25__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[204]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[204] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_25__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[205]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[205] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_27__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[222]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_6_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[222] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_30__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[245]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[245] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_30__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[244]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[244] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_29__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[237]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[237] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_26__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[213]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[213] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_26__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[212]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[212] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_24__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[197]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[197] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_24__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[196]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[196] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_23__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[189]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[189] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_23__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[188]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[188] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_22__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[181]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[181] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_22__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[180]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[180] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_21__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[173]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[173] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_21__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[172]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[172] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_20__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[165]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[165] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_20__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[164]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[164] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_19__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[157]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[157] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_19__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[156]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[156] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_18__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[149]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[149] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_18__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[148]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[148] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_17__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[141]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[141] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_17__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[140]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[140] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_16__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[133]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[133] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_16__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[132]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[132] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_15__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[125]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[125] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_15__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[124]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[124] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_14__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[117]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[117] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_14__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[116]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[116] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_13__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[109]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_5_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[109] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_13__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[108]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[108] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_12__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[100]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_4_/Q (DFFSRHQX4TS)              0.37       0.37 r
  sumOut[100] (out)                                       0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_9__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[77] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[77] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_9__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[76] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[76] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_8__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[69] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[69] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_8__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[68] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[68] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_7__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[61] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[61] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_7__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[60] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[60] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_6__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[53] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[53] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_6__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[52] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[52] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_5__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[45] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[45] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_5__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[44] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[44] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_4__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[37] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[37] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_4__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[36] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[36] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_3__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[29] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_3__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[28] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_2__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_5_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[21] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_2__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 r
  sumOut[20] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_26__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[214]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[214] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_27__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[223]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[223] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_10__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[87] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[87] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_28__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[229]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[229] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_29__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[236]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[236] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_28__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[230]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[230] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_25__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[206]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[206] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_11__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[94] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[94] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_10__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[86] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[86] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_31__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[254]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[254] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_30__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[246]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[246] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_29__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[238]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[238] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_24__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[198]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[198] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_23__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[190]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[190] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_22__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[182]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[182] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_21__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[174]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[174] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_20__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[166]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[166] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_19__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[158]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[158] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_18__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[150]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[150] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_17__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[142]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[142] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_16__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[134]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[134] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_15__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[126]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[126] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_14__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[118]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[118] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_13__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[110]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[110] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_12__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[102]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 r
  sumOut[102] (out)                                       0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_9__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[78] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[78] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_8__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[70] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[70] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_7__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[62] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[62] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_6__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[54] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[54] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_5__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[46] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[46] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_4__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[38] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_3__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[30] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_2__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[22] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_1__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 r
  sumOut[14] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


1
