{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599179345158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599179345159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 03:29:05 2020 " "Processing started: Fri Sep 04 03:29:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599179345159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599179345159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssegment_shift -c ssegment_shift " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssegment_shift -c ssegment_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599179345159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599179345538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegment_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file ssegment_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssegment_shift " "Found entity 1: ssegment_shift" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599179345595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599179345595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ssegment_shift " "Elaborating entity \"ssegment_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599179345626 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ssegment_shift.v(19) " "Verilog HDL Case Statement information at ssegment_shift.v(19): all case item expressions in this case statement are onehot" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1599179345627 "|ssegment_shift"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] VCC " "Pin \"display\[3\]\" is stuck at VCC" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "ssegment_shift.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_shift/ssegment_shift.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599179346102 "|ssegment_shift|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1599179346102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1599179346197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599179346340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599179346507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599179346507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599179346584 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599179346584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599179346584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599179346584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599179346628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 03:29:06 2020 " "Processing ended: Fri Sep 04 03:29:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599179346628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599179346628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599179346628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599179346628 ""}
