 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FAS
Version: Q-2019.12
Date   : Mon Dec  7 15:09:28 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_buffer_reg[24][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ff0/fft_d9_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FAS                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  data_buffer_reg[24][8]/CK (DFFRX4)       0.00 #     1.00 r
  data_buffer_reg[24][8]/Q (DFFRX4)        0.50       1.50 f
  U14872/S (ADDFHX4)                       0.28       1.78 f
  U15012/CO (ADDFHX4)                      0.35       2.13 f
  U23081/Y (XOR2X4)                        0.16       2.29 r
  U23080/Y (XOR2X4)                        0.15       2.45 r
  U15039/S (ADDFHX4)                       0.37       2.82 r
  U12622/Y (XOR2X4)                        0.14       2.96 r
  U12621/Y (XOR2X4)                        0.16       3.11 r
  U15658/S (ADDFHX4)                       0.35       3.47 r
  U22670/Y (OAI21X4)                       0.11       3.58 f
  U22669/Y (NAND2X8)                       0.11       3.69 r
  U22678/Y (XOR2X4)                        0.12       3.81 r
  U7247/Y (XOR2X4)                         0.19       4.00 r
  U15678/CO (ADDFHX4)                      0.31       4.31 r
  U15697/S (ADDFHX4)                       0.36       4.67 f
  U7546/Y (AND2X8)                         0.16       4.83 f
  U13104/Y (NOR2X8)                        0.09       4.93 r
  U13046/Y (NAND2X8)                       0.11       5.04 f
  U12540/Y (NAND3X8)                       0.11       5.15 r
  U7290/Y (NAND3X8)                        0.10       5.24 f
  U6720/Y (INVX16)                         0.08       5.33 r
  U22586/Y (XOR2X4)                        0.21       5.54 r
  U4652/Y (INVX16)                         0.15       5.69 f
  U7267/Y (NAND2X8)                        0.09       5.78 r
  U7393/Y (XOR2X4)                         0.16       5.93 r
  U4118/Y (BUFX8)                          0.18       6.11 r
  U7068/Y (NAND2X8)                        0.07       6.18 f
  U7066/Y (NAND3X8)                        0.08       6.26 r
  U7242/Y (XNOR2X4)                        0.14       6.40 r
  U7241/Y (NAND2X8)                        0.13       6.53 f
  U7240/Y (NAND2X8)                        0.08       6.62 r
  U22750/Y (NAND2X8)                       0.07       6.69 f
  U22749/Y (NAND3X8)                       0.09       6.78 r
  U6671/Y (NAND2X8)                        0.09       6.87 f
  U6668/Y (NOR2X8)                         0.12       6.98 r
  U6825/Y (NOR2X8)                         0.09       7.08 f
  U4165/Y (INVX16)                         0.07       7.15 r
  U6754/Y (NAND2X8)                        0.06       7.21 f
  U6676/Y (NAND2X8)                        0.13       7.34 r
  U23136/Y (NAND2X8)                       0.11       7.45 f
  U22679/Y (INVX12)                        0.06       7.51 r
  U7438/Y (NAND2X8)                        0.06       7.57 f
  U4175/Y (NAND3X8)                        0.10       7.67 r
  U4174/Y (XNOR2X4)                        0.16       7.83 r
  U7232/Y (NAND2X8)                        0.12       7.95 f
  U7029/Y (NAND2X8)                        0.09       8.04 r
  U7028/Y (NAND2X8)                        0.10       8.14 f
  U7026/Y (NAND2X8)                        0.13       8.26 r
  U4758/Y (INVX16)                         0.07       8.33 f
  U6822/Y (NAND2X8)                        0.09       8.42 r
  U6665/Y (NAND4X8)                        0.13       8.55 f
  U6666/Y (NAND2X8)                        0.12       8.67 r
  U13323/Y (AND2X8)                        0.14       8.81 r
  U4735/Y (NAND2X8)                        0.06       8.87 f
  U6909/Y (NAND2X8)                        0.10       8.96 r
  U6908/Y (XNOR2X4)                        0.15       9.11 r
  U4126/Y (NAND2X8)                        0.10       9.21 f
  U7149/Y (NAND2X8)                        0.10       9.31 r
  U22558/Y (BUFX20)                        0.14       9.44 r
  U22236/Y (CLKMX2X4)                      0.16       9.60 r
  ff0/fft_d9_reg[29]/D (DFFRX2)            0.00       9.60 r
  data arrival time                                   9.60

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              1.00       9.00
  clock uncertainty                       -1.00       8.00
  ff0/fft_d9_reg[29]/CK (DFFRX2)           0.00       8.00 r
  library setup time                      -0.16       7.84
  data required time                                  7.84
  -----------------------------------------------------------
  data required time                                  7.84
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


1
