<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1827" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1827{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1827{left:483px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3_1827{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1827{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1827{left:96px;bottom:1038px;}
#t6_1827{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:1.11px;}
#t7_1827{left:332px;bottom:1038px;letter-spacing:0.13px;word-spacing:1.05px;}
#t8_1827{left:124px;bottom:1017px;letter-spacing:0.12px;word-spacing:1.62px;}
#t9_1827{left:124px;bottom:996px;letter-spacing:0.13px;word-spacing:2.69px;}
#ta_1827{left:124px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_1827{left:96px;bottom:947px;}
#tc_1827{left:124px;bottom:947px;letter-spacing:0.15px;word-spacing:-0.02px;}
#td_1827{left:466px;bottom:947px;letter-spacing:0.13px;word-spacing:-0.09px;}
#te_1827{left:124px;bottom:925px;letter-spacing:0.14px;word-spacing:3.93px;}
#tf_1827{left:124px;bottom:904px;letter-spacing:0.13px;word-spacing:0.77px;}
#tg_1827{left:124px;bottom:882px;letter-spacing:0.12px;}
#th_1827{left:96px;bottom:824px;letter-spacing:0.2px;}
#ti_1827{left:206px;bottom:824px;letter-spacing:0.22px;word-spacing:-0.01px;}
#tj_1827{left:96px;bottom:788px;letter-spacing:-0.19px;word-spacing:0.71px;}
#tk_1827{left:153px;bottom:788px;}
#tl_1827{left:160px;bottom:788px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tm_1827{left:96px;bottom:766px;letter-spacing:0.12px;word-spacing:-0.93px;}
#tn_1827{left:96px;bottom:745px;letter-spacing:0.09px;word-spacing:-0.37px;}
#to_1827{left:476px;bottom:745px;}
#tp_1827{left:482px;bottom:745px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_1827{left:96px;bottom:724px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tr_1827{left:96px;bottom:675px;letter-spacing:-0.18px;word-spacing:1.21px;}
#ts_1827{left:161px;bottom:675px;}
#tt_1827{left:167px;bottom:675px;letter-spacing:0.12px;}
#tu_1827{left:201px;bottom:675px;letter-spacing:0.16px;word-spacing:0.05px;}
#tv_1827{left:183px;bottom:637px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tw_1827{left:186px;bottom:614px;letter-spacing:0.14px;word-spacing:0.07px;}
#tx_1827{left:284px;bottom:622px;}
#ty_1827{left:405px;bottom:637px;letter-spacing:-0.11px;word-spacing:0.21px;}
#tz_1827{left:392px;bottom:614px;letter-spacing:0.14px;}
#t10_1827{left:464px;bottom:622px;}
#t11_1827{left:507px;bottom:646px;letter-spacing:0.11px;}
#t12_1827{left:501px;bottom:628px;letter-spacing:0.13px;}
#t13_1827{left:514px;bottom:605px;letter-spacing:0.14px;}
#t14_1827{left:545px;bottom:613px;}
#t15_1827{left:612px;bottom:637px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t16_1827{left:595px;bottom:614px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t17_1827{left:693px;bottom:622px;}
#t18_1827{left:739px;bottom:637px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t19_1827{left:723px;bottom:614px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t1a_1827{left:820px;bottom:622px;}
#t1b_1827{left:101px;bottom:581px;letter-spacing:0.17px;}
#t1c_1827{left:138px;bottom:581px;letter-spacing:0.11px;word-spacing:-0.6px;}
#t1d_1827{left:430px;bottom:569px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1e_1827{left:157px;bottom:556px;letter-spacing:0.09px;}
#t1f_1827{left:101px;bottom:532px;letter-spacing:0.17px;}
#t1g_1827{left:138px;bottom:532px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t1h_1827{left:430px;bottom:520px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1i_1827{left:157px;bottom:507px;letter-spacing:0.15px;}
#t1j_1827{left:101px;bottom:483px;letter-spacing:0.18px;}
#t1k_1827{left:140px;bottom:483px;letter-spacing:0.11px;word-spacing:-0.51px;}
#t1l_1827{left:430px;bottom:471px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1m_1827{left:157px;bottom:459px;letter-spacing:0.15px;}
#t1n_1827{left:101px;bottom:434px;letter-spacing:0.16px;}
#t1o_1827{left:137px;bottom:434px;letter-spacing:0.09px;word-spacing:-0.46px;}
#t1p_1827{left:430px;bottom:422px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1q_1827{left:157px;bottom:410px;letter-spacing:0.1px;}
#t1r_1827{left:101px;bottom:387px;letter-spacing:-0.14px;}
#t1s_1827{left:123px;bottom:370px;letter-spacing:-0.14px;}
#t1t_1827{left:145px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1u_1827{left:123px;bottom:353px;letter-spacing:-0.14px;}
#t1v_1827{left:145px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t1w_1827{left:145px;bottom:340px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_1827{left:123px;bottom:323px;letter-spacing:-0.14px;}
#t1y_1827{left:145px;bottom:323px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1z_1827{left:145px;bottom:309px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t20_1827{left:123px;bottom:292px;letter-spacing:-0.14px;}
#t21_1827{left:145px;bottom:292px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t22_1827{left:830px;bottom:292px;}
#t23_1827{left:145px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.45px;}
#t24_1827{left:830px;bottom:279px;}
#t25_1827{left:145px;bottom:265px;letter-spacing:-0.13px;word-spacing:0.99px;}
#t26_1827{left:145px;bottom:251px;letter-spacing:-0.09px;}
#t27_1827{left:123px;bottom:234px;letter-spacing:-0.14px;}
#t28_1827{left:145px;bottom:234px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t29_1827{left:145px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2a_1827{left:123px;bottom:204px;letter-spacing:-0.14px;}
#t2b_1827{left:145px;bottom:204px;letter-spacing:-0.12px;word-spacing:0.19px;}
#t2c_1827{left:145px;bottom:190px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2d_1827{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1827{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1827{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s3_1827{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1827{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1827{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1827{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1827{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1827{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s9_1827{font-size:12px;font-family:Arial-Bold_61q;color:#000;}
.sa_1827{font-size:15px;font-family:Arial_61s;color:#000;}
.sb_1827{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.sc_1827{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.sd_1827{font-size:14px;font-family:Arial-Italic_62g;color:#000;}
.se_1827{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1827" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62g;
	src: url("fonts/Arial-Italic_62g.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1827Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1827" style="-webkit-user-select: none;"><object width="935" height="1210" data="1827/1827.svg" type="image/svg+xml" id="pdf1827" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1827" class="t s1_1827">560 </span><span id="t2_1827" class="t s1_1827">General-Purpose Instructions in 64-Bit Mode </span>
<span id="t3_1827" class="t s1_1827">AMD64 Technology </span><span id="t4_1827" class="t s1_1827">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1827" class="t s2_1827">• </span><span id="t6_1827" class="t s2_1827">Displacements and Offsets</span><span id="t7_1827" class="t s3_1827">: The maximum size of an address displacement or offset is 32 bits, </span>
<span id="t8_1827" class="t s3_1827">except that 64-bit offsets can be used by specific MOV opcodes that read or write AL or rAX. </span>
<span id="t9_1827" class="t s3_1827">Displacements and offsets that are less than 64 bits are a maximum of 32 bits, and are sign- </span>
<span id="ta_1827" class="t s3_1827">extended to 64 bits during use. </span>
<span id="tb_1827" class="t s2_1827">• </span><span id="tc_1827" class="t s2_1827">Undefined High 32 Bits After Mode Change</span><span id="td_1827" class="t s3_1827">: The processor does not preserve the upper 32 bits </span>
<span id="te_1827" class="t s3_1827">of the 64-bit GPRs across switches from 64-bit mode to compatibility or legacy modes. In </span>
<span id="tf_1827" class="t s3_1827">compatibility or legacy mode, the upper 32 bits of the GPRs are undefined and not accessible to </span>
<span id="tg_1827" class="t s3_1827">software. </span>
<span id="th_1827" class="t s4_1827">B.2 </span><span id="ti_1827" class="t s4_1827">Operation and Operand Size in 64-Bit Mode </span>
<span id="tj_1827" class="t s3_1827">Table B</span><span id="tk_1827" class="t s5_1827">-</span><span id="tl_1827" class="t s3_1827">1 lists the integer instructions, showing operand size in 64-bit mode and the state of the high </span>
<span id="tm_1827" class="t s3_1827">32 bits of destination registers when 32-bit operands are used. Opcodes, such as byte-operand versions </span>
<span id="tn_1827" class="t s3_1827">of several instructions, that do not appear in Table B</span><span id="to_1827" class="t s5_1827">-</span><span id="tp_1827" class="t s3_1827">1 are covered by the general rules described in </span>
<span id="tq_1827" class="t s3_1827">“General Rules for 64-Bit Mode” on page 559. </span>
<span id="tr_1827" class="t s6_1827">Table B</span><span id="ts_1827" class="t s7_1827">-</span><span id="tt_1827" class="t s6_1827">1. </span><span id="tu_1827" class="t s6_1827">Operations and Operands in 64-Bit Mode </span>
<span id="tv_1827" class="t s8_1827">Instruction and </span>
<span id="tw_1827" class="t s8_1827">Opcode (hex) </span>
<span id="tx_1827" class="t s9_1827">1 </span>
<span id="ty_1827" class="t s8_1827">Type of </span>
<span id="tz_1827" class="t s8_1827">Operation </span>
<span id="t10_1827" class="t s9_1827">2 </span>
<span id="t11_1827" class="t s8_1827">Default </span>
<span id="t12_1827" class="t s8_1827">Operand </span>
<span id="t13_1827" class="t s8_1827">Size </span>
<span id="t14_1827" class="t s9_1827">3 </span>
<span id="t15_1827" class="t s8_1827">For 32-Bit </span>
<span id="t16_1827" class="t s8_1827">Operand Size </span>
<span id="t17_1827" class="t s9_1827">4 </span>
<span id="t18_1827" class="t s8_1827">For 64-Bit </span>
<span id="t19_1827" class="t s8_1827">Operand Size </span>
<span id="t1a_1827" class="t s9_1827">4 </span>
<span id="t1b_1827" class="t s8_1827">AAA </span><span id="t1c_1827" class="t sa_1827">- ASCII Adjust after Addition </span>
<span id="t1d_1827" class="t sa_1827">INVALID IN 64-BIT MODE (invalid-opcode exception) </span>
<span id="t1e_1827" class="t sa_1827">37 </span>
<span id="t1f_1827" class="t s8_1827">AAD </span><span id="t1g_1827" class="t sa_1827">- ASCII Adjust AX before Division </span>
<span id="t1h_1827" class="t sa_1827">INVALID IN 64-BIT MODE (invalid-opcode exception) </span>
<span id="t1i_1827" class="t sa_1827">D5 </span>
<span id="t1j_1827" class="t s8_1827">AAM </span><span id="t1k_1827" class="t sa_1827">- ASCII Adjust AX after Multiply </span>
<span id="t1l_1827" class="t sa_1827">INVALID IN 64-BIT MODE (invalid-opcode exception) </span>
<span id="t1m_1827" class="t sa_1827">D4 </span>
<span id="t1n_1827" class="t s8_1827">AAS </span><span id="t1o_1827" class="t sa_1827">- ASCII Adjust AL after Subtraction </span>
<span id="t1p_1827" class="t sa_1827">INVALID IN 64-BIT MODE (invalid-opcode exception) </span>
<span id="t1q_1827" class="t sa_1827">3F </span>
<span id="t1r_1827" class="t sb_1827">Notes: </span>
<span id="t1s_1827" class="t sc_1827">1. </span><span id="t1t_1827" class="t sc_1827">See “General Rules for 64-Bit Mode” on page 559, for opcodes that do not appear in this table. </span>
<span id="t1u_1827" class="t sc_1827">2. </span><span id="t1v_1827" class="t sc_1827">The type of operation, excluding considerations of operand size or extension of results. See “General Rules for 64- </span>
<span id="t1w_1827" class="t sc_1827">Bit Mode” on page 559 for definitions of “Promoted to 64 bits” and related topics. </span>
<span id="t1x_1827" class="t sc_1827">3. </span><span id="t1y_1827" class="t sc_1827">If “Type of Operation” is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults </span>
<span id="t1z_1827" class="t sc_1827">to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored. </span>
<span id="t20_1827" class="t sc_1827">4. </span><span id="t21_1827" class="t sc_1827">Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result oper</span><span id="t22_1827" class="t sd_1827">- </span>
<span id="t23_1827" class="t sc_1827">ands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respec</span><span id="t24_1827" class="t sd_1827">- </span>
<span id="t25_1827" class="t sc_1827">tively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 </span>
<span id="t26_1827" class="t sc_1827">bits. </span>
<span id="t27_1827" class="t sc_1827">5. </span><span id="t28_1827" class="t sc_1827">Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address </span>
<span id="t29_1827" class="t sc_1827">size, any pointer and count registers are zero-extended to 64 bits. </span>
<span id="t2a_1827" class="t sc_1827">6. </span><span id="t2b_1827" class="t sc_1827">The default operand size can be overridden to 16 bits with 66h prefix, but there is no 32-bit operand-size override </span>
<span id="t2c_1827" class="t sc_1827">in 64-bit mode. </span>
<span id="t2d_1827" class="t se_1827">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
