{
    "reg": [
        {"bits": 1,  "name": "AFIO",  "attr": "rw", "type": 7},
        {"bits": 1,  "name": "RES.",                "type": 0},
        {"bits": 1,  "name": "PORTA", "attr": "rw", "type": 7},
        {"bits": 1,  "name": "PORTB", "attr": "rw", "type": 7},
        {"bits": 1,  "name": "PORTC", "attr": "rw", "type": 7},
        {"bits": 1,  "name": "PORTD", "attr": "rw", "type": 7},
        {"bits": 3,  "name": "RES."               , "type": 0},
        {"bits": 1,  "name": "ADC1",  "attr": "rw", "type": 7},
        {"bits": 1,  "name": "ADC2",  "attr": "rw", "type": 7},
        {"bits": 1,  "name": "TIM1",  "attr": "rw", "type": 7},
        {"bits": 1,  "name": "SPI1",  "attr": "rw", "type": 7},
        {"bits": 1,  "name": "RES.",                "type": 0},
        {"bits": 1,  "name": "UART1", "attr": "rw", "type": 7},
        {"bits": 1,  "name": "RES."               , "type": 0},
        {"bits": 16, "name": "RES."               , "type": 0}
    ],
    "config":{
        "vspace": 40,
        "hspace": 500,
        "lanes": 2,
        "fontsize": 7,
        "fontfamily": "Arial",
        "bits": 32,
        "bigendian": false,
        "fontweight": "normal",
        "compact": false
    }
}

