
DexsF401Macropad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041b4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004348  08004348  00014348  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080043b8  080043b8  000143b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080043c0  080043c0  000143c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080043c4  080043c4  000143c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001cc  20000000  080043c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000b5c  200001cc  08004594  000201cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000d28  08004594  00020d28  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020bab  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004641  00000000  00000000  00040da7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000eecd  00000000  00000000  000453e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001278  00000000  00000000  000542b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001788  00000000  00000000  00055530  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009f3d  00000000  00000000  00056cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006cbc  00000000  00000000  00060bf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000678b1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000037fc  00000000  00000000  00067930  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	200001cc 	.word	0x200001cc
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004330 	.word	0x08004330

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	200001d0 	.word	0x200001d0
 80001d0:	08004330 	.word	0x08004330

080001d4 <strlen>:
 80001d4:	4603      	mov	r3, r0
 80001d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001da:	2a00      	cmp	r2, #0
 80001dc:	d1fb      	bne.n	80001d6 <strlen+0x2>
 80001de:	1a18      	subs	r0, r3, r0
 80001e0:	3801      	subs	r0, #1
 80001e2:	4770      	bx	lr

080001e4 <__aeabi_uldivmod>:
 80001e4:	b953      	cbnz	r3, 80001fc <__aeabi_uldivmod+0x18>
 80001e6:	b94a      	cbnz	r2, 80001fc <__aeabi_uldivmod+0x18>
 80001e8:	2900      	cmp	r1, #0
 80001ea:	bf08      	it	eq
 80001ec:	2800      	cmpeq	r0, #0
 80001ee:	bf1c      	itt	ne
 80001f0:	f04f 31ff 	movne.w	r1, #4294967295
 80001f4:	f04f 30ff 	movne.w	r0, #4294967295
 80001f8:	f000 b97a 	b.w	80004f0 <__aeabi_idiv0>
 80001fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000200:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000204:	f000 f806 	bl	8000214 <__udivmoddi4>
 8000208:	f8dd e004 	ldr.w	lr, [sp, #4]
 800020c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000210:	b004      	add	sp, #16
 8000212:	4770      	bx	lr

08000214 <__udivmoddi4>:
 8000214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000218:	468c      	mov	ip, r1
 800021a:	460d      	mov	r5, r1
 800021c:	4604      	mov	r4, r0
 800021e:	9e08      	ldr	r6, [sp, #32]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d151      	bne.n	80002c8 <__udivmoddi4+0xb4>
 8000224:	428a      	cmp	r2, r1
 8000226:	4617      	mov	r7, r2
 8000228:	d96d      	bls.n	8000306 <__udivmoddi4+0xf2>
 800022a:	fab2 fe82 	clz	lr, r2
 800022e:	f1be 0f00 	cmp.w	lr, #0
 8000232:	d00b      	beq.n	800024c <__udivmoddi4+0x38>
 8000234:	f1ce 0c20 	rsb	ip, lr, #32
 8000238:	fa01 f50e 	lsl.w	r5, r1, lr
 800023c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000240:	fa02 f70e 	lsl.w	r7, r2, lr
 8000244:	ea4c 0c05 	orr.w	ip, ip, r5
 8000248:	fa00 f40e 	lsl.w	r4, r0, lr
 800024c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000250:	0c25      	lsrs	r5, r4, #16
 8000252:	fbbc f8fa 	udiv	r8, ip, sl
 8000256:	fa1f f987 	uxth.w	r9, r7
 800025a:	fb0a cc18 	mls	ip, sl, r8, ip
 800025e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000262:	fb08 f309 	mul.w	r3, r8, r9
 8000266:	42ab      	cmp	r3, r5
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x6c>
 800026a:	19ed      	adds	r5, r5, r7
 800026c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000270:	f080 8123 	bcs.w	80004ba <__udivmoddi4+0x2a6>
 8000274:	42ab      	cmp	r3, r5
 8000276:	f240 8120 	bls.w	80004ba <__udivmoddi4+0x2a6>
 800027a:	f1a8 0802 	sub.w	r8, r8, #2
 800027e:	443d      	add	r5, r7
 8000280:	1aed      	subs	r5, r5, r3
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb5 f0fa 	udiv	r0, r5, sl
 8000288:	fb0a 5510 	mls	r5, sl, r0, r5
 800028c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000290:	fb00 f909 	mul.w	r9, r0, r9
 8000294:	45a1      	cmp	r9, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x98>
 8000298:	19e4      	adds	r4, r4, r7
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 810a 	bcs.w	80004b6 <__udivmoddi4+0x2a2>
 80002a2:	45a1      	cmp	r9, r4
 80002a4:	f240 8107 	bls.w	80004b6 <__udivmoddi4+0x2a2>
 80002a8:	3802      	subs	r0, #2
 80002aa:	443c      	add	r4, r7
 80002ac:	eba4 0409 	sub.w	r4, r4, r9
 80002b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002b4:	2100      	movs	r1, #0
 80002b6:	2e00      	cmp	r6, #0
 80002b8:	d061      	beq.n	800037e <__udivmoddi4+0x16a>
 80002ba:	fa24 f40e 	lsr.w	r4, r4, lr
 80002be:	2300      	movs	r3, #0
 80002c0:	6034      	str	r4, [r6, #0]
 80002c2:	6073      	str	r3, [r6, #4]
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xc8>
 80002cc:	2e00      	cmp	r6, #0
 80002ce:	d054      	beq.n	800037a <__udivmoddi4+0x166>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	f040 808e 	bne.w	8000402 <__udivmoddi4+0x1ee>
 80002e6:	42ab      	cmp	r3, r5
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xdc>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2d0>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb65 0503 	sbc.w	r5, r5, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	46ac      	mov	ip, r5
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d03f      	beq.n	800037e <__udivmoddi4+0x16a>
 80002fe:	e886 1010 	stmia.w	r6, {r4, ip}
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	b912      	cbnz	r2, 800030e <__udivmoddi4+0xfa>
 8000308:	2701      	movs	r7, #1
 800030a:	fbb7 f7f2 	udiv	r7, r7, r2
 800030e:	fab7 fe87 	clz	lr, r7
 8000312:	f1be 0f00 	cmp.w	lr, #0
 8000316:	d134      	bne.n	8000382 <__udivmoddi4+0x16e>
 8000318:	1beb      	subs	r3, r5, r7
 800031a:	0c3a      	lsrs	r2, r7, #16
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	2101      	movs	r1, #1
 8000322:	fbb3 f8f2 	udiv	r8, r3, r2
 8000326:	0c25      	lsrs	r5, r4, #16
 8000328:	fb02 3318 	mls	r3, r2, r8, r3
 800032c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000330:	fb0c f308 	mul.w	r3, ip, r8
 8000334:	42ab      	cmp	r3, r5
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x134>
 8000338:	19ed      	adds	r5, r5, r7
 800033a:	f108 30ff 	add.w	r0, r8, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x132>
 8000340:	42ab      	cmp	r3, r5
 8000342:	f200 80d1 	bhi.w	80004e8 <__udivmoddi4+0x2d4>
 8000346:	4680      	mov	r8, r0
 8000348:	1aed      	subs	r5, r5, r3
 800034a:	b2a3      	uxth	r3, r4
 800034c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000350:	fb02 5510 	mls	r5, r2, r0, r5
 8000354:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000358:	fb0c fc00 	mul.w	ip, ip, r0
 800035c:	45a4      	cmp	ip, r4
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x15c>
 8000360:	19e4      	adds	r4, r4, r7
 8000362:	f100 33ff 	add.w	r3, r0, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x15a>
 8000368:	45a4      	cmp	ip, r4
 800036a:	f200 80b8 	bhi.w	80004de <__udivmoddi4+0x2ca>
 800036e:	4618      	mov	r0, r3
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000378:	e79d      	b.n	80002b6 <__udivmoddi4+0xa2>
 800037a:	4631      	mov	r1, r6
 800037c:	4630      	mov	r0, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	f1ce 0420 	rsb	r4, lr, #32
 8000386:	fa05 f30e 	lsl.w	r3, r5, lr
 800038a:	fa07 f70e 	lsl.w	r7, r7, lr
 800038e:	fa20 f804 	lsr.w	r8, r0, r4
 8000392:	0c3a      	lsrs	r2, r7, #16
 8000394:	fa25 f404 	lsr.w	r4, r5, r4
 8000398:	ea48 0803 	orr.w	r8, r8, r3
 800039c:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003a4:	fb02 4411 	mls	r4, r2, r1, r4
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b0:	fb01 f30c 	mul.w	r3, r1, ip
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003ba:	d909      	bls.n	80003d0 <__udivmoddi4+0x1bc>
 80003bc:	19ed      	adds	r5, r5, r7
 80003be:	f101 30ff 	add.w	r0, r1, #4294967295
 80003c2:	f080 808a 	bcs.w	80004da <__udivmoddi4+0x2c6>
 80003c6:	42ab      	cmp	r3, r5
 80003c8:	f240 8087 	bls.w	80004da <__udivmoddi4+0x2c6>
 80003cc:	3902      	subs	r1, #2
 80003ce:	443d      	add	r5, r7
 80003d0:	1aeb      	subs	r3, r5, r3
 80003d2:	fa1f f588 	uxth.w	r5, r8
 80003d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003da:	fb02 3310 	mls	r3, r2, r0, r3
 80003de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003e2:	fb00 f30c 	mul.w	r3, r0, ip
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	d907      	bls.n	80003fa <__udivmoddi4+0x1e6>
 80003ea:	19ed      	adds	r5, r5, r7
 80003ec:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f0:	d26f      	bcs.n	80004d2 <__udivmoddi4+0x2be>
 80003f2:	42ab      	cmp	r3, r5
 80003f4:	d96d      	bls.n	80004d2 <__udivmoddi4+0x2be>
 80003f6:	3802      	subs	r0, #2
 80003f8:	443d      	add	r5, r7
 80003fa:	1aeb      	subs	r3, r5, r3
 80003fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000400:	e78f      	b.n	8000322 <__udivmoddi4+0x10e>
 8000402:	f1c1 0720 	rsb	r7, r1, #32
 8000406:	fa22 f807 	lsr.w	r8, r2, r7
 800040a:	408b      	lsls	r3, r1
 800040c:	fa05 f401 	lsl.w	r4, r5, r1
 8000410:	ea48 0303 	orr.w	r3, r8, r3
 8000414:	fa20 fe07 	lsr.w	lr, r0, r7
 8000418:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800041c:	40fd      	lsrs	r5, r7
 800041e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000422:	fbb5 f9fc 	udiv	r9, r5, ip
 8000426:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800042a:	fb0c 5519 	mls	r5, ip, r9, r5
 800042e:	fa1f f883 	uxth.w	r8, r3
 8000432:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000436:	fb09 f408 	mul.w	r4, r9, r8
 800043a:	42ac      	cmp	r4, r5
 800043c:	fa02 f201 	lsl.w	r2, r2, r1
 8000440:	fa00 fa01 	lsl.w	sl, r0, r1
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x244>
 8000446:	18ed      	adds	r5, r5, r3
 8000448:	f109 30ff 	add.w	r0, r9, #4294967295
 800044c:	d243      	bcs.n	80004d6 <__udivmoddi4+0x2c2>
 800044e:	42ac      	cmp	r4, r5
 8000450:	d941      	bls.n	80004d6 <__udivmoddi4+0x2c2>
 8000452:	f1a9 0902 	sub.w	r9, r9, #2
 8000456:	441d      	add	r5, r3
 8000458:	1b2d      	subs	r5, r5, r4
 800045a:	fa1f fe8e 	uxth.w	lr, lr
 800045e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000462:	fb0c 5510 	mls	r5, ip, r0, r5
 8000466:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800046a:	fb00 f808 	mul.w	r8, r0, r8
 800046e:	45a0      	cmp	r8, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x26e>
 8000472:	18e4      	adds	r4, r4, r3
 8000474:	f100 35ff 	add.w	r5, r0, #4294967295
 8000478:	d229      	bcs.n	80004ce <__udivmoddi4+0x2ba>
 800047a:	45a0      	cmp	r8, r4
 800047c:	d927      	bls.n	80004ce <__udivmoddi4+0x2ba>
 800047e:	3802      	subs	r0, #2
 8000480:	441c      	add	r4, r3
 8000482:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000486:	eba4 0408 	sub.w	r4, r4, r8
 800048a:	fba0 8902 	umull	r8, r9, r0, r2
 800048e:	454c      	cmp	r4, r9
 8000490:	46c6      	mov	lr, r8
 8000492:	464d      	mov	r5, r9
 8000494:	d315      	bcc.n	80004c2 <__udivmoddi4+0x2ae>
 8000496:	d012      	beq.n	80004be <__udivmoddi4+0x2aa>
 8000498:	b156      	cbz	r6, 80004b0 <__udivmoddi4+0x29c>
 800049a:	ebba 030e 	subs.w	r3, sl, lr
 800049e:	eb64 0405 	sbc.w	r4, r4, r5
 80004a2:	fa04 f707 	lsl.w	r7, r4, r7
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431f      	orrs	r7, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	6037      	str	r7, [r6, #0]
 80004ae:	6074      	str	r4, [r6, #4]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	4618      	mov	r0, r3
 80004b8:	e6f8      	b.n	80002ac <__udivmoddi4+0x98>
 80004ba:	4690      	mov	r8, r2
 80004bc:	e6e0      	b.n	8000280 <__udivmoddi4+0x6c>
 80004be:	45c2      	cmp	sl, r8
 80004c0:	d2ea      	bcs.n	8000498 <__udivmoddi4+0x284>
 80004c2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7e4      	b.n	8000498 <__udivmoddi4+0x284>
 80004ce:	4628      	mov	r0, r5
 80004d0:	e7d7      	b.n	8000482 <__udivmoddi4+0x26e>
 80004d2:	4640      	mov	r0, r8
 80004d4:	e791      	b.n	80003fa <__udivmoddi4+0x1e6>
 80004d6:	4681      	mov	r9, r0
 80004d8:	e7be      	b.n	8000458 <__udivmoddi4+0x244>
 80004da:	4601      	mov	r1, r0
 80004dc:	e778      	b.n	80003d0 <__udivmoddi4+0x1bc>
 80004de:	3802      	subs	r0, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	e745      	b.n	8000370 <__udivmoddi4+0x15c>
 80004e4:	4608      	mov	r0, r1
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xe6>
 80004e8:	f1a8 0802 	sub.w	r8, r8, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	e72b      	b.n	8000348 <__udivmoddi4+0x134>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004f6:	4a0e      	ldr	r2, [pc, #56]	; (8000530 <HAL_InitTick+0x3c>)
 80004f8:	4b0e      	ldr	r3, [pc, #56]	; (8000534 <HAL_InitTick+0x40>)
{
 80004fa:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fc:	7818      	ldrb	r0, [r3, #0]
 80004fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000502:	fbb3 f3f0 	udiv	r3, r3, r0
 8000506:	6810      	ldr	r0, [r2, #0]
 8000508:	fbb0 f0f3 	udiv	r0, r0, r3
 800050c:	f000 f8aa 	bl	8000664 <HAL_SYSTICK_Config>
 8000510:	4604      	mov	r4, r0
 8000512:	b958      	cbnz	r0, 800052c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000514:	2d0f      	cmp	r5, #15
 8000516:	d809      	bhi.n	800052c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000518:	4602      	mov	r2, r0
 800051a:	4629      	mov	r1, r5
 800051c:	f04f 30ff 	mov.w	r0, #4294967295
 8000520:	f000 f85e 	bl	80005e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <HAL_InitTick+0x44>)
 8000526:	4620      	mov	r0, r4
 8000528:	601d      	str	r5, [r3, #0]
 800052a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800052c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800052e:	bd38      	pop	{r3, r4, r5, pc}
 8000530:	20000114 	.word	0x20000114
 8000534:	20000000 	.word	0x20000000
 8000538:	20000004 	.word	0x20000004

0800053c <HAL_Init>:
{
 800053c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800053e:	4b0b      	ldr	r3, [pc, #44]	; (800056c <HAL_Init+0x30>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000546:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000556:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000558:	2003      	movs	r0, #3
 800055a:	f000 f82f 	bl	80005bc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800055e:	2000      	movs	r0, #0
 8000560:	f7ff ffc8 	bl	80004f4 <HAL_InitTick>
  HAL_MspInit();
 8000564:	f003 fa6a 	bl	8003a3c <HAL_MspInit>
}
 8000568:	2000      	movs	r0, #0
 800056a:	bd08      	pop	{r3, pc}
 800056c:	40023c00 	.word	0x40023c00

08000570 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000570:	4a03      	ldr	r2, [pc, #12]	; (8000580 <HAL_IncTick+0x10>)
 8000572:	4b04      	ldr	r3, [pc, #16]	; (8000584 <HAL_IncTick+0x14>)
 8000574:	6811      	ldr	r1, [r2, #0]
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	440b      	add	r3, r1
 800057a:	6013      	str	r3, [r2, #0]
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	200001f8 	.word	0x200001f8
 8000584:	20000000 	.word	0x20000000

08000588 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000588:	4b01      	ldr	r3, [pc, #4]	; (8000590 <HAL_GetTick+0x8>)
 800058a:	6818      	ldr	r0, [r3, #0]
}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	200001f8 	.word	0x200001f8

08000594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000594:	b538      	push	{r3, r4, r5, lr}
 8000596:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000598:	f7ff fff6 	bl	8000588 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800059c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800059e:	bf1c      	itt	ne
 80005a0:	4b05      	ldrne	r3, [pc, #20]	; (80005b8 <HAL_Delay+0x24>)
 80005a2:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005a4:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005a6:	bf18      	it	ne
 80005a8:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005aa:	f7ff ffed 	bl	8000588 <HAL_GetTick>
 80005ae:	1b40      	subs	r0, r0, r5
 80005b0:	4284      	cmp	r4, r0
 80005b2:	d8fa      	bhi.n	80005aa <HAL_Delay+0x16>
  {
  }
}
 80005b4:	bd38      	pop	{r3, r4, r5, pc}
 80005b6:	bf00      	nop
 80005b8:	20000000 	.word	0x20000000

080005bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4a07      	ldr	r2, [pc, #28]	; (80005dc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005be:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005c4:	041b      	lsls	r3, r3, #16
 80005c6:	0c1b      	lsrs	r3, r3, #16
 80005c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005cc:	0200      	lsls	r0, r0, #8
 80005ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005d6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005d8:	60d3      	str	r3, [r2, #12]
 80005da:	4770      	bx	lr
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e0:	4b17      	ldr	r3, [pc, #92]	; (8000640 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	68dc      	ldr	r4, [r3, #12]
 80005e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f0:	2b04      	cmp	r3, #4
 80005f2:	bf28      	it	cs
 80005f4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005f8:	f04f 0501 	mov.w	r5, #1
 80005fc:	fa05 f303 	lsl.w	r3, r5, r3
 8000600:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000604:	bf8c      	ite	hi
 8000606:	3c03      	subhi	r4, #3
 8000608:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800060a:	4019      	ands	r1, r3
 800060c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800060e:	fa05 f404 	lsl.w	r4, r5, r4
 8000612:	3c01      	subs	r4, #1
 8000614:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000616:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000618:	ea42 0201 	orr.w	r2, r2, r1
 800061c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000620:	bfad      	iteet	ge
 8000622:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000626:	f000 000f 	andlt.w	r0, r0, #15
 800062a:	4b06      	ldrlt	r3, [pc, #24]	; (8000644 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000630:	bfb5      	itete	lt
 8000632:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	bf00      	nop
 8000640:	e000ed00 	.word	0xe000ed00
 8000644:	e000ed14 	.word	0xe000ed14

08000648 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000648:	2800      	cmp	r0, #0
 800064a:	db08      	blt.n	800065e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800064c:	0942      	lsrs	r2, r0, #5
 800064e:	2301      	movs	r3, #1
 8000650:	f000 001f 	and.w	r0, r0, #31
 8000654:	fa03 f000 	lsl.w	r0, r3, r0
 8000658:	4b01      	ldr	r3, [pc, #4]	; (8000660 <HAL_NVIC_EnableIRQ+0x18>)
 800065a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800065e:	4770      	bx	lr
 8000660:	e000e100 	.word	0xe000e100

08000664 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000664:	3801      	subs	r0, #1
 8000666:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800066a:	d20a      	bcs.n	8000682 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066e:	4a07      	ldr	r2, [pc, #28]	; (800068c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000670:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000672:	21f0      	movs	r1, #240	; 0xf0
 8000674:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000678:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800067c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000682:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000e010 	.word	0xe000e010
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000690:	6803      	ldr	r3, [r0, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000698:	f023 0303 	bic.w	r3, r3, #3
 800069c:	2118      	movs	r1, #24
 800069e:	3a10      	subs	r2, #16
 80006a0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006a4:	4904      	ldr	r1, [pc, #16]	; (80006b8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80006a6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80006a8:	bf88      	it	hi
 80006aa:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006ac:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80006ae:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006b0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80006b2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	08004348 	.word	0x08004348

080006bc <HAL_DMA_Init>:
{
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006c0:	f7ff ff62 	bl	8000588 <HAL_GetTick>
 80006c4:	4605      	mov	r5, r0
  if(hdma == NULL)
 80006c6:	2c00      	cmp	r4, #0
 80006c8:	d071      	beq.n	80007ae <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80006ca:	2300      	movs	r3, #0
 80006cc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80006d0:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80006d2:	2302      	movs	r3, #2
 80006d4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80006d8:	6813      	ldr	r3, [r2, #0]
 80006da:	f023 0301 	bic.w	r3, r3, #1
 80006de:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80006e0:	6821      	ldr	r1, [r4, #0]
 80006e2:	680b      	ldr	r3, [r1, #0]
 80006e4:	07d8      	lsls	r0, r3, #31
 80006e6:	d43c      	bmi.n	8000762 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80006e8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80006ea:	4d32      	ldr	r5, [pc, #200]	; (80007b4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80006ec:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80006ee:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80006f0:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80006f2:	68a3      	ldr	r3, [r4, #8]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	68e2      	ldr	r2, [r4, #12]
 80006f8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80006fa:	6922      	ldr	r2, [r4, #16]
 80006fc:	4313      	orrs	r3, r2
 80006fe:	6962      	ldr	r2, [r4, #20]
 8000700:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000702:	69e2      	ldr	r2, [r4, #28]
 8000704:	4303      	orrs	r3, r0
 8000706:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8000708:	6a22      	ldr	r2, [r4, #32]
 800070a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800070c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800070e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000710:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000714:	bf01      	itttt	eq
 8000716:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8000718:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800071a:	4335      	orreq	r5, r6
 800071c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800071e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8000720:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000722:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000724:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000728:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800072c:	d10b      	bne.n	8000746 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800072e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000730:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8000732:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000734:	b13d      	cbz	r5, 8000746 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000736:	b9f8      	cbnz	r0, 8000778 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8000738:	2a01      	cmp	r2, #1
 800073a:	d02d      	beq.n	8000798 <HAL_DMA_Init+0xdc>
 800073c:	d301      	bcc.n	8000742 <HAL_DMA_Init+0x86>
 800073e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000740:	d101      	bne.n	8000746 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000742:	01ea      	lsls	r2, r5, #7
 8000744:	d42b      	bmi.n	800079e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8000746:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000748:	4620      	mov	r0, r4
 800074a:	f7ff ffa1 	bl	8000690 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800074e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000750:	233f      	movs	r3, #63	; 0x3f
 8000752:	4093      	lsls	r3, r2
 8000754:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000756:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000758:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800075a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800075c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000760:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000762:	f7ff ff11 	bl	8000588 <HAL_GetTick>
 8000766:	1b40      	subs	r0, r0, r5
 8000768:	2805      	cmp	r0, #5
 800076a:	d9b9      	bls.n	80006e0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800076c:	2320      	movs	r3, #32
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000770:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8000772:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8000776:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000778:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800077c:	d113      	bne.n	80007a6 <HAL_DMA_Init+0xea>
    switch (tmp)
 800077e:	2a03      	cmp	r2, #3
 8000780:	d8e1      	bhi.n	8000746 <HAL_DMA_Init+0x8a>
 8000782:	a001      	add	r0, pc, #4	; (adr r0, 8000788 <HAL_DMA_Init+0xcc>)
 8000784:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000788:	0800079f 	.word	0x0800079f
 800078c:	08000743 	.word	0x08000743
 8000790:	0800079f 	.word	0x0800079f
 8000794:	08000799 	.word	0x08000799
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000798:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800079c:	d1d3      	bne.n	8000746 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800079e:	2340      	movs	r3, #64	; 0x40
 80007a0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80007a2:	2001      	movs	r0, #1
 80007a4:	e7e5      	b.n	8000772 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80007a6:	2a02      	cmp	r2, #2
 80007a8:	d9f9      	bls.n	800079e <HAL_DMA_Init+0xe2>
 80007aa:	2a03      	cmp	r2, #3
 80007ac:	e7c8      	b.n	8000740 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80007ae:	2001      	movs	r0, #1
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	bf00      	nop
 80007b4:	f010803f 	.word	0xf010803f

080007b8 <HAL_DMA_IRQHandler>:
{
 80007b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80007ba:	2300      	movs	r3, #0
 80007bc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80007be:	4b5a      	ldr	r3, [pc, #360]	; (8000928 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80007c0:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80007c2:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80007c4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80007c6:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80007c8:	2208      	movs	r2, #8
 80007ca:	409a      	lsls	r2, r3
 80007cc:	4216      	tst	r6, r2
{
 80007ce:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80007d0:	d00c      	beq.n	80007ec <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80007d2:	6801      	ldr	r1, [r0, #0]
 80007d4:	6808      	ldr	r0, [r1, #0]
 80007d6:	0740      	lsls	r0, r0, #29
 80007d8:	d508      	bpl.n	80007ec <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80007da:	6808      	ldr	r0, [r1, #0]
 80007dc:	f020 0004 	bic.w	r0, r0, #4
 80007e0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80007e2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80007e4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80007e6:	f042 0201 	orr.w	r2, r2, #1
 80007ea:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80007ec:	2201      	movs	r2, #1
 80007ee:	409a      	lsls	r2, r3
 80007f0:	4216      	tst	r6, r2
 80007f2:	d008      	beq.n	8000806 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80007f4:	6821      	ldr	r1, [r4, #0]
 80007f6:	6949      	ldr	r1, [r1, #20]
 80007f8:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80007fa:	bf41      	itttt	mi
 80007fc:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80007fe:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000800:	f042 0202 	orrmi.w	r2, r2, #2
 8000804:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000806:	2204      	movs	r2, #4
 8000808:	409a      	lsls	r2, r3
 800080a:	4216      	tst	r6, r2
 800080c:	d008      	beq.n	8000820 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800080e:	6821      	ldr	r1, [r4, #0]
 8000810:	6809      	ldr	r1, [r1, #0]
 8000812:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000814:	bf41      	itttt	mi
 8000816:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000818:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800081a:	f042 0204 	orrmi.w	r2, r2, #4
 800081e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000820:	2210      	movs	r2, #16
 8000822:	409a      	lsls	r2, r3
 8000824:	4216      	tst	r6, r2
 8000826:	d010      	beq.n	800084a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000828:	6823      	ldr	r3, [r4, #0]
 800082a:	6819      	ldr	r1, [r3, #0]
 800082c:	0709      	lsls	r1, r1, #28
 800082e:	d50c      	bpl.n	800084a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000830:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	0350      	lsls	r0, r2, #13
 8000836:	d535      	bpl.n	80008a4 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	0319      	lsls	r1, r3, #12
 800083c:	d401      	bmi.n	8000842 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800083e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000840:	e000      	b.n	8000844 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000842:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8000844:	b10b      	cbz	r3, 800084a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8000846:	4620      	mov	r0, r4
 8000848:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800084a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800084c:	2220      	movs	r2, #32
 800084e:	408a      	lsls	r2, r1
 8000850:	4216      	tst	r6, r2
 8000852:	d038      	beq.n	80008c6 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000854:	6823      	ldr	r3, [r4, #0]
 8000856:	6818      	ldr	r0, [r3, #0]
 8000858:	06c6      	lsls	r6, r0, #27
 800085a:	d534      	bpl.n	80008c6 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800085c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800085e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000862:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000864:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000866:	d125      	bne.n	80008b4 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000868:	f022 0216 	bic.w	r2, r2, #22
 800086c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800086e:	695a      	ldr	r2, [r3, #20]
 8000870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000874:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000876:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000878:	b90a      	cbnz	r2, 800087e <HAL_DMA_IRQHandler+0xc6>
 800087a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800087c:	b11a      	cbz	r2, 8000886 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800087e:	681a      	ldr	r2, [r3, #0]
 8000880:	f022 0208 	bic.w	r2, r2, #8
 8000884:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000886:	233f      	movs	r3, #63	; 0x3f
 8000888:	408b      	lsls	r3, r1
 800088a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800088c:	2300      	movs	r3, #0
 800088e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000892:	2301      	movs	r3, #1
 8000894:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000898:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800089a:	b10b      	cbz	r3, 80008a0 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800089c:	4620      	mov	r0, r4
 800089e:	4798      	blx	r3
}
 80008a0:	b003      	add	sp, #12
 80008a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80008a8:	bf5e      	ittt	pl
 80008aa:	681a      	ldrpl	r2, [r3, #0]
 80008ac:	f022 0208 	bicpl.w	r2, r2, #8
 80008b0:	601a      	strpl	r2, [r3, #0]
 80008b2:	e7c4      	b.n	800083e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80008b4:	0350      	lsls	r0, r2, #13
 80008b6:	d528      	bpl.n	800090a <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	0319      	lsls	r1, r3, #12
 80008bc:	d432      	bmi.n	8000924 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 80008be:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80008c0:	b10b      	cbz	r3, 80008c6 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 80008c2:	4620      	mov	r0, r4
 80008c4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80008c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d0e9      	beq.n	80008a0 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80008cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008ce:	07da      	lsls	r2, r3, #31
 80008d0:	d519      	bpl.n	8000906 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80008d2:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80008d4:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80008d6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80008da:	6813      	ldr	r3, [r2, #0]
 80008dc:	f023 0301 	bic.w	r3, r3, #1
 80008e0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80008e2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80008e6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80008ea:	9b01      	ldr	r3, [sp, #4]
 80008ec:	3301      	adds	r3, #1
 80008ee:	429f      	cmp	r7, r3
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	d302      	bcc.n	80008fa <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80008f4:	6813      	ldr	r3, [r2, #0]
 80008f6:	07db      	lsls	r3, r3, #31
 80008f8:	d4f7      	bmi.n	80008ea <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 80008fa:	2300      	movs	r3, #0
 80008fc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000900:	2301      	movs	r3, #1
 8000902:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8000906:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000908:	e7c7      	b.n	800089a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000910:	d108      	bne.n	8000924 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000912:	6819      	ldr	r1, [r3, #0]
 8000914:	f021 0110 	bic.w	r1, r1, #16
 8000918:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800091a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 800091c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000920:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8000924:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000926:	e7cb      	b.n	80008c0 <HAL_DMA_IRQHandler+0x108>
 8000928:	20000114 	.word	0x20000114

0800092c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800092c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000930:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000932:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000934:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8000ac4 <HAL_GPIO_Init+0x198>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000938:	4a60      	ldr	r2, [pc, #384]	; (8000abc <HAL_GPIO_Init+0x190>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800093a:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 800093c:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000940:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000942:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000944:	fa09 f403 	lsl.w	r4, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000948:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800094a:	42ac      	cmp	r4, r5
 800094c:	f040 80a6 	bne.w	8000a9c <HAL_GPIO_Init+0x170>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000950:	684c      	ldr	r4, [r1, #4]
 8000952:	f024 0c10 	bic.w	ip, r4, #16
 8000956:	f10c 36ff 	add.w	r6, ip, #4294967295
 800095a:	2e01      	cmp	r6, #1
 800095c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000960:	d812      	bhi.n	8000988 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000962:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000964:	2603      	movs	r6, #3
 8000966:	fa06 f60e 	lsl.w	r6, r6, lr
 800096a:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800096e:	68ce      	ldr	r6, [r1, #12]
 8000970:	fa06 f60e 	lsl.w	r6, r6, lr
 8000974:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000976:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000978:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800097a:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800097e:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000982:	409e      	lsls	r6, r3
 8000984:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000986:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000988:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 800098a:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800098c:	fa06 f60e 	lsl.w	r6, r6, lr
 8000990:	43f6      	mvns	r6, r6
 8000992:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000996:	688f      	ldr	r7, [r1, #8]
 8000998:	fa07 f70e 	lsl.w	r7, r7, lr
 800099c:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009a0:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 80009a4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009a6:	d116      	bne.n	80009d6 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 80009a8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80009ac:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009b0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80009b4:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009b8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80009bc:	f04f 0c0f 	mov.w	ip, #15
 80009c0:	fa0c fc0b 	lsl.w	ip, ip, fp
 80009c4:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009c8:	690f      	ldr	r7, [r1, #16]
 80009ca:	fa07 f70b 	lsl.w	r7, r7, fp
 80009ce:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 80009d2:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80009d6:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009d8:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009da:	f004 0703 	and.w	r7, r4, #3
 80009de:	fa07 fe0e 	lsl.w	lr, r7, lr
 80009e2:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80009e6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009e8:	00e6      	lsls	r6, r4, #3
 80009ea:	d557      	bpl.n	8000a9c <HAL_GPIO_Init+0x170>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ec:	f04f 0b00 	mov.w	fp, #0
 80009f0:	f8cd b00c 	str.w	fp, [sp, #12]
 80009f4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009f8:	4e31      	ldr	r6, [pc, #196]	; (8000ac0 <HAL_GPIO_Init+0x194>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80009fe:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000a02:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000a06:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000a0a:	9703      	str	r7, [sp, #12]
 8000a0c:	9f03      	ldr	r7, [sp, #12]
 8000a0e:	f023 0703 	bic.w	r7, r3, #3
 8000a12:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000a16:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a1a:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000a1e:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a22:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000a26:	f04f 0e0f 	mov.w	lr, #15
 8000a2a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a2e:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a30:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a34:	d039      	beq.n	8000aaa <HAL_GPIO_Init+0x17e>
 8000a36:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000a3a:	42b0      	cmp	r0, r6
 8000a3c:	d037      	beq.n	8000aae <HAL_GPIO_Init+0x182>
 8000a3e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000a42:	42b0      	cmp	r0, r6
 8000a44:	d035      	beq.n	8000ab2 <HAL_GPIO_Init+0x186>
 8000a46:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000a4a:	42b0      	cmp	r0, r6
 8000a4c:	d033      	beq.n	8000ab6 <HAL_GPIO_Init+0x18a>
 8000a4e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000a52:	42b0      	cmp	r0, r6
 8000a54:	bf14      	ite	ne
 8000a56:	2607      	movne	r6, #7
 8000a58:	2604      	moveq	r6, #4
 8000a5a:	fa06 f60c 	lsl.w	r6, r6, ip
 8000a5e:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a62:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000a64:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000a66:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a68:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000a6c:	bf0c      	ite	eq
 8000a6e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000a70:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8000a72:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000a74:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a76:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000a7a:	bf0c      	ite	eq
 8000a7c:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000a7e:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000a80:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a82:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a84:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000a88:	bf0c      	ite	eq
 8000a8a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000a8c:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8000a8e:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000a90:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a92:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000a94:	bf54      	ite	pl
 8000a96:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000a98:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000a9a:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	2b10      	cmp	r3, #16
 8000aa0:	f47f af4f 	bne.w	8000942 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000aa4:	b005      	add	sp, #20
 8000aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000aaa:	465e      	mov	r6, fp
 8000aac:	e7d5      	b.n	8000a5a <HAL_GPIO_Init+0x12e>
 8000aae:	2601      	movs	r6, #1
 8000ab0:	e7d3      	b.n	8000a5a <HAL_GPIO_Init+0x12e>
 8000ab2:	2602      	movs	r6, #2
 8000ab4:	e7d1      	b.n	8000a5a <HAL_GPIO_Init+0x12e>
 8000ab6:	2603      	movs	r6, #3
 8000ab8:	e7cf      	b.n	8000a5a <HAL_GPIO_Init+0x12e>
 8000aba:	bf00      	nop
 8000abc:	40013c00 	.word	0x40013c00
 8000ac0:	40020000 	.word	0x40020000
 8000ac4:	40023800 	.word	0x40023800

08000ac8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ac8:	b10a      	cbz	r2, 8000ace <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000aca:	6181      	str	r1, [r0, #24]
 8000acc:	4770      	bx	lr
 8000ace:	0409      	lsls	r1, r1, #16
 8000ad0:	e7fb      	b.n	8000aca <HAL_GPIO_WritePin+0x2>
	...

08000ad4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ad4:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ad6:	4604      	mov	r4, r0
 8000ad8:	b908      	cbnz	r0, 8000ade <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8000ada:	2001      	movs	r0, #1
 8000adc:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ade:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000ae2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ae6:	b91b      	cbnz	r3, 8000af0 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ae8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000aec:	f002 ffc2 	bl	8003a74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000af0:	2324      	movs	r3, #36	; 0x24
 8000af2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000af6:	6823      	ldr	r3, [r4, #0]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	f022 0201 	bic.w	r2, r2, #1
 8000afe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000b0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000b10:	f000 ffac 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000b14:	6865      	ldr	r5, [r4, #4]
 8000b16:	4b41      	ldr	r3, [pc, #260]	; (8000c1c <HAL_I2C_Init+0x148>)
 8000b18:	429d      	cmp	r5, r3
 8000b1a:	d84d      	bhi.n	8000bb8 <HAL_I2C_Init+0xe4>
 8000b1c:	4b40      	ldr	r3, [pc, #256]	; (8000c20 <HAL_I2C_Init+0x14c>)
 8000b1e:	4298      	cmp	r0, r3
 8000b20:	d9db      	bls.n	8000ada <HAL_I2C_Init+0x6>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b22:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b24:	493f      	ldr	r1, [pc, #252]	; (8000c24 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b26:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b28:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b30:	430b      	orrs	r3, r1
 8000b32:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000b34:	6a13      	ldr	r3, [r2, #32]
 8000b36:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b3a:	3101      	adds	r1, #1
 8000b3c:	4319      	orrs	r1, r3
 8000b3e:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000b40:	69d1      	ldr	r1, [r2, #28]
 8000b42:	4b36      	ldr	r3, [pc, #216]	; (8000c1c <HAL_I2C_Init+0x148>)
 8000b44:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8000b48:	429d      	cmp	r5, r3
 8000b4a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000b4e:	f100 30ff 	add.w	r0, r0, #4294967295
 8000b52:	d848      	bhi.n	8000be6 <HAL_I2C_Init+0x112>
 8000b54:	006d      	lsls	r5, r5, #1
 8000b56:	fbb0 f0f5 	udiv	r0, r0, r5
 8000b5a:	3001      	adds	r0, #1
 8000b5c:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000b60:	2b04      	cmp	r3, #4
 8000b62:	bf38      	it	cc
 8000b64:	2304      	movcc	r3, #4
 8000b66:	430b      	orrs	r3, r1
 8000b68:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000b6a:	6811      	ldr	r1, [r2, #0]
 8000b6c:	6a20      	ldr	r0, [r4, #32]
 8000b6e:	69e3      	ldr	r3, [r4, #28]
 8000b70:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8000b74:	4303      	orrs	r3, r0
 8000b76:	430b      	orrs	r3, r1
 8000b78:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000b7a:	6891      	ldr	r1, [r2, #8]
 8000b7c:	68e0      	ldr	r0, [r4, #12]
 8000b7e:	6923      	ldr	r3, [r4, #16]
 8000b80:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8000b84:	4303      	orrs	r3, r0
 8000b86:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000b8a:	430b      	orrs	r3, r1
 8000b8c:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000b8e:	68d1      	ldr	r1, [r2, #12]
 8000b90:	69a0      	ldr	r0, [r4, #24]
 8000b92:	6963      	ldr	r3, [r4, #20]
 8000b94:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000b98:	4303      	orrs	r3, r0
 8000b9a:	430b      	orrs	r3, r1
 8000b9c:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000b9e:	6813      	ldr	r3, [r2, #0]
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ba6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000ba8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000baa:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000bac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000bb0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bb2:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <HAL_I2C_Init+0x154>)
 8000bba:	4298      	cmp	r0, r3
 8000bbc:	d98d      	bls.n	8000ada <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000bbe:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000bc0:	4e18      	ldr	r6, [pc, #96]	; (8000c24 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000bc2:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000bc4:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000bc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000bcc:	4333      	orrs	r3, r6
 8000bce:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000bd0:	6a13      	ldr	r3, [r2, #32]
 8000bd2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000bd6:	4371      	muls	r1, r6
 8000bd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000bdc:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000be0:	fbb1 f1f6 	udiv	r1, r1, r6
 8000be4:	e7a9      	b.n	8000b3a <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000be6:	68a3      	ldr	r3, [r4, #8]
 8000be8:	b953      	cbnz	r3, 8000c00 <HAL_I2C_Init+0x12c>
 8000bea:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000bee:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bf2:	1c43      	adds	r3, r0, #1
 8000bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000bf8:	b16b      	cbz	r3, 8000c16 <HAL_I2C_Init+0x142>
 8000bfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bfe:	e7b2      	b.n	8000b66 <HAL_I2C_Init+0x92>
 8000c00:	2319      	movs	r3, #25
 8000c02:	436b      	muls	r3, r5
 8000c04:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c08:	1c43      	adds	r3, r0, #1
 8000c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c0e:	b113      	cbz	r3, 8000c16 <HAL_I2C_Init+0x142>
 8000c10:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c14:	e7a7      	b.n	8000b66 <HAL_I2C_Init+0x92>
 8000c16:	2301      	movs	r3, #1
 8000c18:	e7a5      	b.n	8000b66 <HAL_I2C_Init+0x92>
 8000c1a:	bf00      	nop
 8000c1c:	000186a0 	.word	0x000186a0
 8000c20:	001e847f 	.word	0x001e847f
 8000c24:	000f4240 	.word	0x000f4240
 8000c28:	003d08ff 	.word	0x003d08ff

08000c2c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000c2e:	4604      	mov	r4, r0
{
 8000c30:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8000c32:	b360      	cbz	r0, 8000c8e <HAL_PCD_Init+0x62>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000c34:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  USBx = hpcd->Instance;
 8000c38:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000c3a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c3e:	b91b      	cbnz	r3, 8000c48 <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000c40:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000c44:	f003 f87a 	bl	8003d3c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000c4e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  {
    hpcd->Init.dma_enable = 0U;
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000c50:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000c52:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_PCD_DISABLE(hpcd);
 8000c56:	f855 0b10 	ldr.w	r0, [r5], #16
    hpcd->Init.dma_enable = 0U;
 8000c5a:	bf08      	it	eq
 8000c5c:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8000c5e:	f001 fb8b 	bl	8002378 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000c62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c64:	466e      	mov	r6, sp
 8000c66:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000c68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c6a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000c6c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c70:	e886 0003 	stmia.w	r6, {r0, r1}
 8000c74:	4625      	mov	r5, r4
 8000c76:	1d27      	adds	r7, r4, #4
 8000c78:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000c7c:	f855 0b10 	ldr.w	r0, [r5], #16
 8000c80:	f001 fac0 	bl	8002204 <USB_CoreInit>
 8000c84:	4606      	mov	r6, r0
 8000c86:	b120      	cbz	r0, 8000c92 <HAL_PCD_Init+0x66>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8000c8e:	2501      	movs	r5, #1
 8000c90:	e050      	b.n	8000d34 <HAL_PCD_Init+0x108>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000c92:	4601      	mov	r1, r0
 8000c94:	6820      	ldr	r0, [r4, #0]
 8000c96:	f001 fb75 	bl	8002384 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000c9a:	4630      	mov	r0, r6
 8000c9c:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000ca0:	261c      	movs	r6, #28
 8000ca2:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000ca6:	4601      	mov	r1, r0
 8000ca8:	b2c2      	uxtb	r2, r0
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000caa:	4596      	cmp	lr, r2
 8000cac:	f100 0001 	add.w	r0, r0, #1
 8000cb0:	d81c      	bhi.n	8000cec <HAL_PCD_Init+0xc0>
 8000cb2:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000cb4:	261c      	movs	r6, #28
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	b2d8      	uxtb	r0, r3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000cba:	4586      	cmp	lr, r0
 8000cbc:	f103 0301 	add.w	r3, r3, #1
 8000cc0:	d822      	bhi.n	8000d08 <HAL_PCD_Init+0xdc>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000cc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc4:	466e      	mov	r6, sp
 8000cc6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000cc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000ccc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cd0:	e886 0003 	stmia.w	r6, {r0, r1}
 8000cd4:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000cd8:	6820      	ldr	r0, [r4, #0]
 8000cda:	f001 fb95 	bl	8002408 <USB_DevInit>
 8000cde:	2301      	movs	r3, #1
 8000ce0:	4605      	mov	r5, r0
 8000ce2:	b300      	cbz	r0, 8000d26 <HAL_PCD_Init+0xfa>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 8000cea:	e7d0      	b.n	8000c8e <HAL_PCD_Init+0x62>
    hpcd->IN_ep[i].is_in = 1U;
 8000cec:	fb06 4302 	mla	r3, r6, r2, r4
 8000cf0:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8000cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000cf8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000cfc:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8000d00:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d02:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8000d04:	6519      	str	r1, [r3, #80]	; 0x50
 8000d06:	e7cf      	b.n	8000ca8 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[i].is_in = 0U;
 8000d08:	fb06 4200 	mla	r2, r6, r0, r4
 8000d0c:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8000d10:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000d14:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000d18:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000d1c:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000d20:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8000d24:	e7c8      	b.n	8000cb8 <HAL_PCD_Init+0x8c>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8000d26:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8000d2a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8000d2e:	6820      	ldr	r0, [r4, #0]
 8000d30:	f001 febc 	bl	8002aac <USB_DevDisconnect>

  return HAL_OK;
}
 8000d34:	4628      	mov	r0, r5
 8000d36:	b00b      	add	sp, #44	; 0x2c
 8000d38:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000d3a <HAL_PCD_Start>:
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8000d3a:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8000d3e:	2b01      	cmp	r3, #1
{
 8000d40:	b510      	push	{r4, lr}
 8000d42:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000d44:	d016      	beq.n	8000d74 <HAL_PCD_Start+0x3a>
 8000d46:	2301      	movs	r3, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000d48:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8000d4a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8000d4e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d106      	bne.n	8000d62 <HAL_PCD_Start+0x28>
 8000d54:	69a3      	ldr	r3, [r4, #24]
 8000d56:	2b01      	cmp	r3, #1
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8000d58:	bf1e      	ittt	ne
 8000d5a:	6b83      	ldrne	r3, [r0, #56]	; 0x38
 8000d5c:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
 8000d60:	6383      	strne	r3, [r0, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8000d62:	f001 fe97 	bl	8002a94 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8000d66:	6820      	ldr	r0, [r4, #0]
 8000d68:	f001 fb00 	bl	800236c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 8000d72:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000d74:	2002      	movs	r0, #2
}
 8000d76:	bd10      	pop	{r4, pc}

08000d78 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000d7c:	6806      	ldr	r6, [r0, #0]
{
 8000d7e:	b087      	sub	sp, #28
 8000d80:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8000d82:	4630      	mov	r0, r6
 8000d84:	f001 fecd 	bl	8002b22 <USB_GetMode>
 8000d88:	9002      	str	r0, [sp, #8]
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	f040 8122 	bne.w	8000fd4 <HAL_PCD_IRQHandler+0x25c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8000d90:	6820      	ldr	r0, [r4, #0]
 8000d92:	f001 fe97 	bl	8002ac4 <USB_ReadInterrupts>
 8000d96:	2800      	cmp	r0, #0
 8000d98:	f000 811c 	beq.w	8000fd4 <HAL_PCD_IRQHandler+0x25c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8000d9c:	6820      	ldr	r0, [r4, #0]
 8000d9e:	f001 fe91 	bl	8002ac4 <USB_ReadInterrupts>
 8000da2:	0783      	lsls	r3, r0, #30
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8000da4:	bf48      	it	mi
 8000da6:	6822      	ldrmi	r2, [r4, #0]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8000da8:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8000daa:	bf42      	ittt	mi
 8000dac:	6953      	ldrmi	r3, [r2, #20]
 8000dae:	f003 0302 	andmi.w	r3, r3, #2
 8000db2:	6153      	strmi	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8000db4:	f001 fe86 	bl	8002ac4 <USB_ReadInterrupts>
 8000db8:	0307      	lsls	r7, r0, #12
 8000dba:	f100 810e 	bmi.w	8000fda <HAL_PCD_IRQHandler+0x262>
        epnum++;
        ep_intr >>= 1U;
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8000dbe:	6820      	ldr	r0, [r4, #0]
 8000dc0:	f001 fe80 	bl	8002ac4 <USB_ReadInterrupts>
 8000dc4:	0345      	lsls	r5, r0, #13
 8000dc6:	d50c      	bpl.n	8000de2 <HAL_PCD_IRQHandler+0x6a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8000dc8:	6820      	ldr	r0, [r4, #0]
 8000dca:	f001 fe87 	bl	8002adc <USB_ReadDevAllInEpInterrupt>
 8000dce:	4625      	mov	r5, r4
 8000dd0:	4683      	mov	fp, r0
 8000dd2:	f506 6a10 	add.w	sl, r6, #2304	; 0x900

      epnum = 0U;
 8000dd6:	f04f 0900 	mov.w	r9, #0

      while (ep_intr != 0U)
 8000dda:	f1bb 0f00 	cmp.w	fp, #0
 8000dde:	f040 81bc 	bne.w	800115a <HAL_PCD_IRQHandler+0x3e2>
        ep_intr >>= 1U;
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8000de2:	6820      	ldr	r0, [r4, #0]
 8000de4:	f001 fe6e 	bl	8002ac4 <USB_ReadInterrupts>
 8000de8:	2800      	cmp	r0, #0
 8000dea:	da15      	bge.n	8000e18 <HAL_PCD_IRQHandler+0xa0>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8000dec:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 8000df0:	f023 0301 	bic.w	r3, r3, #1
 8000df4:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804

      if (hpcd->LPM_State == LPM_L1)
 8000df8:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	f040 8241 	bne.w	8001284 <HAL_PCD_IRQHandler+0x50c>
      {
        hpcd->LPM_State = LPM_L0;
 8000e02:	2100      	movs	r1, #0
 8000e04:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8000e08:	4620      	mov	r0, r4
 8000e0a:	f000 fbb7 	bl	800157c <HAL_PCDEx_LPM_Callback>
#else
        HAL_PCD_ResumeCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8000e0e:	6822      	ldr	r2, [r4, #0]
 8000e10:	6953      	ldr	r3, [r2, #20]
 8000e12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000e16:	6153      	str	r3, [r2, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8000e18:	6820      	ldr	r0, [r4, #0]
 8000e1a:	f001 fe53 	bl	8002ac4 <USB_ReadInterrupts>
 8000e1e:	0500      	lsls	r0, r0, #20
 8000e20:	d50b      	bpl.n	8000e3a <HAL_PCD_IRQHandler+0xc2>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8000e22:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8000e26:	07d9      	lsls	r1, r3, #31
 8000e28:	d502      	bpl.n	8000e30 <HAL_PCD_IRQHandler+0xb8>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	f002 fff6 	bl	8003e1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8000e30:	6822      	ldr	r2, [r4, #0]
 8000e32:	6953      	ldr	r3, [r2, #20]
 8000e34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e38:	6153      	str	r3, [r2, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8000e3a:	6820      	ldr	r0, [r4, #0]
 8000e3c:	f001 fe42 	bl	8002ac4 <USB_ReadInterrupts>
 8000e40:	04c2      	lsls	r2, r0, #19
 8000e42:	d535      	bpl.n	8000eb0 <HAL_PCD_IRQHandler+0x138>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8000e44:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 8000e48:	686b      	ldr	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8000e4a:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8000e4c:	f023 0301 	bic.w	r3, r3, #1
 8000e50:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8000e52:	2110      	movs	r1, #16
 8000e54:	f001 faae 	bl	80023b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e58:	6860      	ldr	r0, [r4, #4]
 8000e5a:	f506 6310 	add.w	r3, r6, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8000e5e:	f64f 317f 	movw	r1, #64383	; 0xfb7f
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e62:	9a02      	ldr	r2, [sp, #8]
 8000e64:	4282      	cmp	r2, r0
 8000e66:	f040 8211 	bne.w	800128c <HAL_PCD_IRQHandler+0x514>
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8000e6a:	69eb      	ldr	r3, [r5, #28]
 8000e6c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8000e70:	61eb      	str	r3, [r5, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8000e72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	f000 821b 	beq.w	80012b0 <HAL_PCD_IRQHandler+0x538>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8000e7a:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8000e7e:	f043 030b 	orr.w	r3, r3, #11
 8000e82:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8000e86:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000e88:	f043 030b 	orr.w	r3, r3, #11
 8000e8c:	646b      	str	r3, [r5, #68]	; 0x44
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8000e8e:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8000e92:	7c21      	ldrb	r1, [r4, #16]
 8000e94:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8000e96:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8000e9a:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8000e9e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8000ea2:	f001 fe5d 	bl	8002b60 <USB_EP0_OutStart>
                             (uint8_t *)hpcd->Setup);

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8000ea6:	6822      	ldr	r2, [r4, #0]
 8000ea8:	6953      	ldr	r3, [r2, #20]
 8000eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000eae:	6153      	str	r3, [r2, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8000eb0:	6820      	ldr	r0, [r4, #0]
 8000eb2:	f001 fe07 	bl	8002ac4 <USB_ReadInterrupts>
 8000eb6:	0483      	lsls	r3, r0, #18
 8000eb8:	d516      	bpl.n	8000ee8 <HAL_PCD_IRQHandler+0x170>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8000eba:	6820      	ldr	r0, [r4, #0]
 8000ebc:	f001 fe35 	bl	8002b2a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8000ec0:	6820      	ldr	r0, [r4, #0]
 8000ec2:	f001 fb65 	bl	8002590 <USB_GetDevSpeed>
 8000ec6:	60e0      	str	r0, [r4, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8000ec8:	6825      	ldr	r5, [r4, #0]
 8000eca:	f000 fdc9 	bl	8001a60 <HAL_RCC_GetHCLKFreq>
 8000ece:	7b22      	ldrb	r2, [r4, #12]
 8000ed0:	4601      	mov	r1, r0
 8000ed2:	4628      	mov	r0, r5
 8000ed4:	f001 f9d6 	bl	8002284 <USB_SetTurnaroundTime>
                                  (uint8_t)hpcd->Init.speed);

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8000ed8:	4620      	mov	r0, r4
 8000eda:	f002 ff8c 	bl	8003df6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8000ede:	6822      	ldr	r2, [r4, #0]
 8000ee0:	6953      	ldr	r3, [r2, #20]
 8000ee2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ee6:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8000ee8:	6820      	ldr	r0, [r4, #0]
 8000eea:	f001 fdeb 	bl	8002ac4 <USB_ReadInterrupts>
 8000eee:	06c7      	lsls	r7, r0, #27
 8000ef0:	d52a      	bpl.n	8000f48 <HAL_PCD_IRQHandler+0x1d0>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000ef2:	6822      	ldr	r2, [r4, #0]
 8000ef4:	6993      	ldr	r3, [r2, #24]
 8000ef6:	f023 0310 	bic.w	r3, r3, #16
 8000efa:	6193      	str	r3, [r2, #24]

      temp = USBx->GRXSTSP;
 8000efc:	6a35      	ldr	r5, [r6, #32]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8000efe:	f3c5 4343 	ubfx	r3, r5, #17, #4
 8000f02:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8000f04:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8000f08:	f040 81dd 	bne.w	80012c6 <HAL_PCD_IRQHandler+0x54e>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8000f0c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8000f10:	421d      	tst	r5, r3
 8000f12:	d014      	beq.n	8000f3e <HAL_PCD_IRQHandler+0x1c6>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8000f14:	231c      	movs	r3, #28
 8000f16:	fb03 4707 	mla	r7, r3, r7, r4
 8000f1a:	f3c5 150a 	ubfx	r5, r5, #4, #11
 8000f1e:	462a      	mov	r2, r5
 8000f20:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 8000f24:	4630      	mov	r0, r6
 8000f26:	f001 fd3f 	bl	80029a8 <USB_ReadPacket>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8000f2a:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8000f2e:	442b      	add	r3, r5
 8000f30:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8000f34:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8000f38:	441d      	add	r5, r3
 8000f3a:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8000f3e:	6822      	ldr	r2, [r4, #0]
 8000f40:	6993      	ldr	r3, [r2, #24]
 8000f42:	f043 0310 	orr.w	r3, r3, #16
 8000f46:	6193      	str	r3, [r2, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8000f48:	6820      	ldr	r0, [r4, #0]
 8000f4a:	f001 fdbb 	bl	8002ac4 <USB_ReadInterrupts>
 8000f4e:	0706      	lsls	r6, r0, #28
 8000f50:	d507      	bpl.n	8000f62 <HAL_PCD_IRQHandler+0x1ea>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8000f52:	4620      	mov	r0, r4
 8000f54:	f002 ff4b 	bl	8003dee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8000f58:	6822      	ldr	r2, [r4, #0]
 8000f5a:	6953      	ldr	r3, [r2, #20]
 8000f5c:	f003 0308 	and.w	r3, r3, #8
 8000f60:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8000f62:	6820      	ldr	r0, [r4, #0]
 8000f64:	f001 fdae 	bl	8002ac4 <USB_ReadInterrupts>
 8000f68:	02c5      	lsls	r5, r0, #11
 8000f6a:	d508      	bpl.n	8000f7e <HAL_PCD_IRQHandler+0x206>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4620      	mov	r0, r4
 8000f70:	f002 ff74 	bl	8003e5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8000f74:	6822      	ldr	r2, [r4, #0]
 8000f76:	6953      	ldr	r3, [r2, #20]
 8000f78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f7c:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8000f7e:	6820      	ldr	r0, [r4, #0]
 8000f80:	f001 fda0 	bl	8002ac4 <USB_ReadInterrupts>
 8000f84:	0280      	lsls	r0, r0, #10
 8000f86:	d508      	bpl.n	8000f9a <HAL_PCD_IRQHandler+0x222>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4620      	mov	r0, r4
 8000f8c:	f002 ff62 	bl	8003e54 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8000f90:	6822      	ldr	r2, [r4, #0]
 8000f92:	6953      	ldr	r3, [r2, #20]
 8000f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f98:	6153      	str	r3, [r2, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8000f9a:	6820      	ldr	r0, [r4, #0]
 8000f9c:	f001 fd92 	bl	8002ac4 <USB_ReadInterrupts>
 8000fa0:	0041      	lsls	r1, r0, #1
 8000fa2:	d507      	bpl.n	8000fb4 <HAL_PCD_IRQHandler+0x23c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f002 ff5d 	bl	8003e64 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8000faa:	6822      	ldr	r2, [r4, #0]
 8000fac:	6953      	ldr	r3, [r2, #20]
 8000fae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000fb2:	6153      	str	r3, [r2, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8000fb4:	6820      	ldr	r0, [r4, #0]
 8000fb6:	f001 fd85 	bl	8002ac4 <USB_ReadInterrupts>
 8000fba:	0742      	lsls	r2, r0, #29
 8000fbc:	d50a      	bpl.n	8000fd4 <HAL_PCD_IRQHandler+0x25c>
    {
      temp = hpcd->Instance->GOTGINT;
 8000fbe:	6823      	ldr	r3, [r4, #0]
 8000fc0:	685d      	ldr	r5, [r3, #4]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8000fc2:	076b      	lsls	r3, r5, #29
 8000fc4:	d502      	bpl.n	8000fcc <HAL_PCD_IRQHandler+0x254>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	f002 ff50 	bl	8003e6c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	4315      	orrs	r5, r2
 8000fd2:	605d      	str	r5, [r3, #4]
    }
  }
}
 8000fd4:	b007      	add	sp, #28
 8000fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8000fda:	6820      	ldr	r0, [r4, #0]
 8000fdc:	f8df b308 	ldr.w	fp, [pc, #776]	; 80012e8 <HAL_PCD_IRQHandler+0x570>
 8000fe0:	f001 fd74 	bl	8002acc <USB_ReadDevAllOutEpInterrupt>
 8000fe4:	f506 6530 	add.w	r5, r6, #2816	; 0xb00
 8000fe8:	4682      	mov	sl, r0
 8000fea:	46a0      	mov	r8, r4
      epnum = 0U;
 8000fec:	2700      	movs	r7, #0
      while (ep_intr != 0U)
 8000fee:	f1ba 0f00 	cmp.w	sl, #0
 8000ff2:	f43f aee4 	beq.w	8000dbe <HAL_PCD_IRQHandler+0x46>
        if ((ep_intr & 0x1U) != 0U)
 8000ff6:	f01a 0f01 	tst.w	sl, #1
 8000ffa:	f000 80a7 	beq.w	800114c <HAL_PCD_IRQHandler+0x3d4>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8000ffe:	b2fa      	uxtb	r2, r7
 8001000:	4611      	mov	r1, r2
 8001002:	6820      	ldr	r0, [r4, #0]
 8001004:	9203      	str	r2, [sp, #12]
 8001006:	f001 fd71 	bl	8002aec <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800100a:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800100e:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001010:	9a03      	ldr	r2, [sp, #12]
 8001012:	d04c      	beq.n	80010ae <HAL_PCD_IRQHandler+0x336>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001014:	2301      	movs	r3, #1
 8001016:	60ab      	str	r3, [r5, #8]
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001018:	6823      	ldr	r3, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 800101a:	6920      	ldr	r0, [r4, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800101c:	f8d3 e040 	ldr.w	lr, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001024:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 8001028:	2801      	cmp	r0, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800102a:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 800102c:	d154      	bne.n	80010d8 <HAL_PCD_IRQHandler+0x360>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800102e:	0708      	lsls	r0, r1, #28
 8001030:	d514      	bpl.n	800105c <HAL_PCD_IRQHandler+0x2e4>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001032:	45de      	cmp	lr, fp
 8001034:	d904      	bls.n	8001040 <HAL_PCD_IRQHandler+0x2c8>
 8001036:	040a      	lsls	r2, r1, #16
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001038:	bf44      	itt	mi
 800103a:	f44f 4200 	movmi.w	r2, #32768	; 0x8000
 800103e:	609a      	strmi	r2, [r3, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8001040:	4620      	mov	r0, r4
 8001042:	9303      	str	r3, [sp, #12]
 8001044:	f002 febc 	bl	8003dc0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001048:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800104c:	2101      	movs	r1, #1
 800104e:	6820      	ldr	r0, [r4, #0]
 8001050:	f001 fd86 	bl	8002b60 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001054:	9b03      	ldr	r3, [sp, #12]
 8001056:	2208      	movs	r2, #8
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	e028      	b.n	80010ae <HAL_PCD_IRQHandler+0x336>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800105c:	0688      	lsls	r0, r1, #26
 800105e:	d501      	bpl.n	8001064 <HAL_PCD_IRQHandler+0x2ec>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001060:	2220      	movs	r2, #32
 8001062:	e7f9      	b.n	8001058 <HAL_PCD_IRQHandler+0x2e0>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001064:	f011 0f28 	tst.w	r1, #40	; 0x28
 8001068:	d121      	bne.n	80010ae <HAL_PCD_IRQHandler+0x336>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800106a:	45de      	cmp	lr, fp
 800106c:	d904      	bls.n	8001078 <HAL_PCD_IRQHandler+0x300>
 800106e:	0409      	lsls	r1, r1, #16
 8001070:	d502      	bpl.n	8001078 <HAL_PCD_IRQHandler+0x300>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001072:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001076:	e7ef      	b.n	8001058 <HAL_PCD_IRQHandler+0x2e0>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001078:	691b      	ldr	r3, [r3, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800107a:	f8d8 1204 	ldr.w	r1, [r8, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800107e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8001082:	1acb      	subs	r3, r1, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8001084:	f8c8 3214 	str.w	r3, [r8, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8001088:	f8d8 3208 	ldr.w	r3, [r8, #520]	; 0x208
 800108c:	4419      	add	r1, r3
 800108e:	f8c8 1208 	str.w	r1, [r8, #520]	; 0x208
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001092:	4620      	mov	r0, r4
 8001094:	4611      	mov	r1, r2
 8001096:	f002 fe99 	bl	8003dcc <HAL_PCD_DataOutStageCallback>
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800109a:	b947      	cbnz	r7, 80010ae <HAL_PCD_IRQHandler+0x336>
 800109c:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 80010a0:	b92b      	cbnz	r3, 80010ae <HAL_PCD_IRQHandler+0x336>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80010a2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80010a6:	2101      	movs	r1, #1
 80010a8:	6820      	ldr	r0, [r4, #0]
 80010aa:	f001 fd59 	bl	8002b60 <USB_EP0_OutStart>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80010ae:	f019 0f08 	tst.w	r9, #8
 80010b2:	d033      	beq.n	800111c <HAL_PCD_IRQHandler+0x3a4>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80010b4:	6823      	ldr	r3, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 80010b6:	6920      	ldr	r0, [r4, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80010b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80010ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80010be:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 80010c2:	2801      	cmp	r0, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80010c4:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 80010c6:	d115      	bne.n	80010f4 <HAL_PCD_IRQHandler+0x37c>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80010c8:	455a      	cmp	r2, fp
 80010ca:	d916      	bls.n	80010fa <HAL_PCD_IRQHandler+0x382>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80010cc:	0409      	lsls	r1, r1, #16
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80010ce:	bf44      	itt	mi
 80010d0:	f44f 4100 	movmi.w	r1, #32768	; 0x8000
 80010d4:	6099      	strmi	r1, [r3, #8]
 80010d6:	e010      	b.n	80010fa <HAL_PCD_IRQHandler+0x382>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80010d8:	4882      	ldr	r0, [pc, #520]	; (80012e4 <HAL_PCD_IRQHandler+0x56c>)
 80010da:	4586      	cmp	lr, r0
 80010dc:	d105      	bne.n	80010ea <HAL_PCD_IRQHandler+0x372>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80010de:	0408      	lsls	r0, r1, #16
 80010e0:	d4c7      	bmi.n	8001072 <HAL_PCD_IRQHandler+0x2fa>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80010e2:	0688      	lsls	r0, r1, #26
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80010e4:	bf44      	itt	mi
 80010e6:	2120      	movmi	r1, #32
 80010e8:	6099      	strmi	r1, [r3, #8]
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80010ea:	4611      	mov	r1, r2
 80010ec:	4620      	mov	r0, r4
 80010ee:	f002 fe6d 	bl	8003dcc <HAL_PCD_DataOutStageCallback>
 80010f2:	e7dc      	b.n	80010ae <HAL_PCD_IRQHandler+0x336>
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80010f4:	487b      	ldr	r0, [pc, #492]	; (80012e4 <HAL_PCD_IRQHandler+0x56c>)
 80010f6:	4282      	cmp	r2, r0
 80010f8:	d0e8      	beq.n	80010cc <HAL_PCD_IRQHandler+0x354>

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80010fa:	4620      	mov	r0, r4
 80010fc:	9203      	str	r2, [sp, #12]
 80010fe:	f002 fe5f 	bl	8003dc0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001102:	9a03      	ldr	r2, [sp, #12]
 8001104:	455a      	cmp	r2, fp
 8001106:	d907      	bls.n	8001118 <HAL_PCD_IRQHandler+0x3a0>
 8001108:	6921      	ldr	r1, [r4, #16]
 800110a:	2901      	cmp	r1, #1
 800110c:	d104      	bne.n	8001118 <HAL_PCD_IRQHandler+0x3a0>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800110e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001112:	6820      	ldr	r0, [r4, #0]
 8001114:	f001 fd24 	bl	8002b60 <USB_EP0_OutStart>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001118:	2308      	movs	r3, #8
 800111a:	60ab      	str	r3, [r5, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800111c:	f019 0f10 	tst.w	r9, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001120:	bf1c      	itt	ne
 8001122:	2310      	movne	r3, #16
 8001124:	60ab      	strne	r3, [r5, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001126:	f019 0f20 	tst.w	r9, #32
 800112a:	d009      	beq.n	8001140 <HAL_PCD_IRQHandler+0x3c8>
            if (hpcd->Init.dma_enable == 1U)
 800112c:	6921      	ldr	r1, [r4, #16]
 800112e:	2901      	cmp	r1, #1
 8001130:	d104      	bne.n	800113c <HAL_PCD_IRQHandler+0x3c4>
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001132:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001136:	6820      	ldr	r0, [r4, #0]
 8001138:	f001 fd12 	bl	8002b60 <USB_EP0_OutStart>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800113c:	2320      	movs	r3, #32
 800113e:	60ab      	str	r3, [r5, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001140:	f419 5f00 	tst.w	r9, #8192	; 0x2000
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001144:	bf1c      	itt	ne
 8001146:	f44f 5300 	movne.w	r3, #8192	; 0x2000
 800114a:	60ab      	strne	r3, [r5, #8]
        epnum++;
 800114c:	3701      	adds	r7, #1
        ep_intr >>= 1U;
 800114e:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
 8001152:	3520      	adds	r5, #32
 8001154:	f108 081c 	add.w	r8, r8, #28
 8001158:	e749      	b.n	8000fee <HAL_PCD_IRQHandler+0x276>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800115a:	f01b 0f01 	tst.w	fp, #1
 800115e:	f000 8089 	beq.w	8001274 <HAL_PCD_IRQHandler+0x4fc>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001162:	fa5f f389 	uxtb.w	r3, r9
 8001166:	4619      	mov	r1, r3
 8001168:	6820      	ldr	r0, [r4, #0]
 800116a:	9303      	str	r3, [sp, #12]
 800116c:	f001 fcc7 	bl	8002afe <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001170:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001172:	4607      	mov	r7, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001174:	d524      	bpl.n	80011c0 <HAL_PCD_IRQHandler+0x448>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001176:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800117a:	9903      	ldr	r1, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800117c:	2001      	movs	r0, #1
 800117e:	f009 020f 	and.w	r2, r9, #15
 8001182:	fa00 f202 	lsl.w	r2, r0, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001186:	ea23 0302 	bic.w	r3, r3, r2
 800118a:	f8c6 3834 	str.w	r3, [r6, #2100]	; 0x834
            if (hpcd->Init.dma_enable == 1U)
 800118e:	6923      	ldr	r3, [r4, #16]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001190:	f8ca 0008 	str.w	r0, [sl, #8]
            if (hpcd->Init.dma_enable == 1U)
 8001194:	4283      	cmp	r3, r0
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001196:	bf01      	itttt	eq
 8001198:	6cab      	ldreq	r3, [r5, #72]	; 0x48
 800119a:	6c6a      	ldreq	r2, [r5, #68]	; 0x44
 800119c:	189b      	addeq	r3, r3, r2
 800119e:	64ab      	streq	r3, [r5, #72]	; 0x48
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80011a0:	4620      	mov	r0, r4
 80011a2:	f002 fe1c 	bl	8003dde <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 80011a6:	6921      	ldr	r1, [r4, #16]
 80011a8:	2901      	cmp	r1, #1
 80011aa:	d109      	bne.n	80011c0 <HAL_PCD_IRQHandler+0x448>
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80011ac:	f1b9 0f00 	cmp.w	r9, #0
 80011b0:	d106      	bne.n	80011c0 <HAL_PCD_IRQHandler+0x448>
 80011b2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80011b4:	b923      	cbnz	r3, 80011c0 <HAL_PCD_IRQHandler+0x448>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80011b6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80011ba:	6820      	ldr	r0, [r4, #0]
 80011bc:	f001 fcd0 	bl	8002b60 <USB_EP0_OutStart>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80011c0:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80011c2:	bf44      	itt	mi
 80011c4:	2308      	movmi	r3, #8
 80011c6:	f8ca 3008 	strmi.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80011ca:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80011cc:	bf44      	itt	mi
 80011ce:	2310      	movmi	r3, #16
 80011d0:	f8ca 3008 	strmi.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80011d4:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80011d6:	bf44      	itt	mi
 80011d8:	2340      	movmi	r3, #64	; 0x40
 80011da:	f8ca 3008 	strmi.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80011de:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80011e0:	bf44      	itt	mi
 80011e2:	2302      	movmi	r3, #2
 80011e4:	f8ca 3008 	strmi.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80011e8:	063f      	lsls	r7, r7, #24
 80011ea:	d543      	bpl.n	8001274 <HAL_PCD_IRQHandler+0x4fc>
  if (ep->xfer_count > ep->xfer_len)
 80011ec:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 80011ee:	6d2f      	ldr	r7, [r5, #80]	; 0x50
 80011f0:	42bb      	cmp	r3, r7
 80011f2:	d83f      	bhi.n	8001274 <HAL_PCD_IRQHandler+0x4fc>
  len = ep->xfer_len - ep->xfer_count;
 80011f4:	1aff      	subs	r7, r7, r3
  len32b = (len + 3U) / 4U;
 80011f6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80011f8:	6822      	ldr	r2, [r4, #0]
 80011fa:	9204      	str	r2, [sp, #16]
  len32b = (len + 3U) / 4U;
 80011fc:	429f      	cmp	r7, r3
 80011fe:	bf28      	it	cs
 8001200:	461f      	movcs	r7, r3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001202:	f502 6310 	add.w	r3, r2, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8001206:	3703      	adds	r7, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001208:	eb03 1349 	add.w	r3, r3, r9, lsl #5
  len32b = (len + 3U) / 4U;
 800120c:	08bf      	lsrs	r7, r7, #2
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800120e:	9305      	str	r3, [sp, #20]
 8001210:	9b05      	ldr	r3, [sp, #20]
 8001212:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	b29b      	uxth	r3, r3
 8001218:	42bb      	cmp	r3, r7
 800121a:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800121c:	d328      	bcc.n	8001270 <HAL_PCD_IRQHandler+0x4f8>
 800121e:	4293      	cmp	r3, r2
 8001220:	d926      	bls.n	8001270 <HAL_PCD_IRQHandler+0x4f8>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001222:	b963      	cbnz	r3, 800123e <HAL_PCD_IRQHandler+0x4c6>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001224:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001226:	f009 010f 	and.w	r1, r9, #15
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800122a:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800122e:	2001      	movs	r0, #1
 8001230:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001234:	ea22 0201 	bic.w	r2, r2, r1
 8001238:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800123c:	e01a      	b.n	8001274 <HAL_PCD_IRQHandler+0x4fc>
    len = ep->xfer_len - ep->xfer_count;
 800123e:	eba3 0802 	sub.w	r8, r3, r2
 8001242:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001244:	9a03      	ldr	r2, [sp, #12]
 8001246:	9804      	ldr	r0, [sp, #16]
 8001248:	4598      	cmp	r8, r3
 800124a:	bf28      	it	cs
 800124c:	4698      	movcs	r8, r3
 800124e:	7c23      	ldrb	r3, [r4, #16]
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001254:	fa1f f388 	uxth.w	r3, r8
 8001258:	f001 faa4 	bl	80027a4 <USB_WritePacket>
    ep->xfer_buff  += len;
 800125c:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800125e:	4443      	add	r3, r8
 8001260:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 8001262:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    len32b = (len + 3U) / 4U;
 8001264:	f108 0703 	add.w	r7, r8, #3
    ep->xfer_count += len;
 8001268:	4443      	add	r3, r8
    len32b = (len + 3U) / 4U;
 800126a:	08bf      	lsrs	r7, r7, #2
    ep->xfer_count += len;
 800126c:	656b      	str	r3, [r5, #84]	; 0x54
 800126e:	e7cf      	b.n	8001210 <HAL_PCD_IRQHandler+0x498>
  if (ep->xfer_len <= ep->xfer_count)
 8001270:	4293      	cmp	r3, r2
 8001272:	d9d7      	bls.n	8001224 <HAL_PCD_IRQHandler+0x4ac>
        epnum++;
 8001274:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8001278:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
 800127c:	351c      	adds	r5, #28
 800127e:	f10a 0a20 	add.w	sl, sl, #32
 8001282:	e5aa      	b.n	8000dda <HAL_PCD_IRQHandler+0x62>
        HAL_PCD_ResumeCallback(hpcd);
 8001284:	4620      	mov	r0, r4
 8001286:	f002 fde1 	bl	8003e4c <HAL_PCD_ResumeCallback>
 800128a:	e5c0      	b.n	8000e0e <HAL_PCD_IRQHandler+0x96>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800128c:	6099      	str	r1, [r3, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001294:	601a      	str	r2, [r3, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001296:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800129a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800129e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80012a2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012a6:	9a02      	ldr	r2, [sp, #8]
 80012a8:	3201      	adds	r2, #1
 80012aa:	9202      	str	r2, [sp, #8]
 80012ac:	3320      	adds	r3, #32
 80012ae:	e5d8      	b.n	8000e62 <HAL_PCD_IRQHandler+0xea>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80012b0:	696b      	ldr	r3, [r5, #20]
 80012b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012b6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80012ba:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80012bc:	692b      	ldr	r3, [r5, #16]
 80012be:	f043 030b 	orr.w	r3, r3, #11
 80012c2:	612b      	str	r3, [r5, #16]
 80012c4:	e5e3      	b.n	8000e8e <HAL_PCD_IRQHandler+0x116>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80012c6:	2b06      	cmp	r3, #6
 80012c8:	f47f ae39 	bne.w	8000f3e <HAL_PCD_IRQHandler+0x1c6>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80012cc:	2208      	movs	r2, #8
 80012ce:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 80012d2:	4630      	mov	r0, r6
 80012d4:	f001 fb68 	bl	80029a8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80012d8:	231c      	movs	r3, #28
 80012da:	fb03 4707 	mla	r7, r3, r7, r4
 80012de:	f3c5 150a 	ubfx	r5, r5, #4, #11
 80012e2:	e627      	b.n	8000f34 <HAL_PCD_IRQHandler+0x1bc>
 80012e4:	4f54310a 	.word	0x4f54310a
 80012e8:	4f54300a 	.word	0x4f54300a

080012ec <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80012ec:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80012f0:	2a01      	cmp	r2, #1
{
 80012f2:	b510      	push	{r4, lr}
 80012f4:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80012f6:	d00b      	beq.n	8001310 <HAL_PCD_SetAddress+0x24>
 80012f8:	2201      	movs	r2, #1
 80012fa:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80012fe:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001302:	6800      	ldr	r0, [r0, #0]
 8001304:	f001 fbb6 	bl	8002a74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001308:	2000      	movs	r0, #0
 800130a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 800130e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001310:	2002      	movs	r0, #2
}
 8001312:	bd10      	pop	{r4, pc}

08001314 <HAL_PCD_EP_Open>:
{
 8001314:	b570      	push	{r4, r5, r6, lr}
 8001316:	4604      	mov	r4, r0
 8001318:	f001 000f 	and.w	r0, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800131c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001320:	f04f 061c 	mov.w	r6, #28
 8001324:	b2c5      	uxtb	r5, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001326:	fb06 4105 	mla	r1, r6, r5, r4
    ep->is_in = 1U;
 800132a:	bf15      	itete	ne
 800132c:	fb06 4505 	mlane	r5, r6, r5, r4
    ep->is_in = 0U;
 8001330:	fb06 4505 	mlaeq	r5, r6, r5, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001334:	313c      	addne	r1, #60	; 0x3c
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001336:	f501 71fe 	addeq.w	r1, r1, #508	; 0x1fc
    ep->is_in = 1U;
 800133a:	bf15      	itete	ne
 800133c:	2601      	movne	r6, #1
    ep->is_in = 0U;
 800133e:	2600      	moveq	r6, #0
    ep->is_in = 1U;
 8001340:	f885 603d 	strbne.w	r6, [r5, #61]	; 0x3d
    ep->is_in = 0U;
 8001344:	f885 61fd 	strbeq.w	r6, [r5, #509]	; 0x1fd
  ep->maxpacket = ep_mps;
 8001348:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 800134a:	784a      	ldrb	r2, [r1, #1]
  ep->type = ep_type;
 800134c:	70cb      	strb	r3, [r1, #3]
  ep->num = ep_addr & EP_ADDR_MSK;
 800134e:	b2c0      	uxtb	r0, r0
 8001350:	7008      	strb	r0, [r1, #0]
  if (ep->is_in != 0U)
 8001352:	b102      	cbz	r2, 8001356 <HAL_PCD_EP_Open+0x42>
    ep->tx_fifo_num = ep->num;
 8001354:	80c8      	strh	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8001356:	2b02      	cmp	r3, #2
    ep->data_pid_start = 0U;
 8001358:	bf04      	itt	eq
 800135a:	2300      	moveq	r3, #0
 800135c:	710b      	strbeq	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800135e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8001362:	2b01      	cmp	r3, #1
 8001364:	d009      	beq.n	800137a <HAL_PCD_EP_Open+0x66>
 8001366:	2301      	movs	r3, #1
 8001368:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800136c:	6820      	ldr	r0, [r4, #0]
 800136e:	f001 f91a 	bl	80025a6 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001372:	2000      	movs	r0, #0
 8001374:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return ret;
 8001378:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 800137a:	2002      	movs	r0, #2
}
 800137c:	bd70      	pop	{r4, r5, r6, pc}

0800137e <HAL_PCD_EP_Close>:
{
 800137e:	f001 030f 	and.w	r3, r1, #15
 8001382:	b2da      	uxtb	r2, r3
 8001384:	b510      	push	{r4, lr}
 8001386:	4604      	mov	r4, r0
 8001388:	201c      	movs	r0, #28
  if ((ep_addr & 0x80U) == 0x80U)
 800138a:	f011 0f80 	tst.w	r1, #128	; 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800138e:	fb00 4102 	mla	r1, r0, r2, r4
 8001392:	bf19      	ittee	ne
 8001394:	313c      	addne	r1, #60	; 0x3c
    ep->is_in = 1U;
 8001396:	fb00 4202 	mlane	r2, r0, r2, r4
    ep->is_in = 0U;
 800139a:	fb00 4202 	mlaeq	r2, r0, r2, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800139e:	f501 71fe 	addeq.w	r1, r1, #508	; 0x1fc
    ep->is_in = 1U;
 80013a2:	bf15      	itete	ne
 80013a4:	2001      	movne	r0, #1
    ep->is_in = 0U;
 80013a6:	2000      	moveq	r0, #0
    ep->is_in = 1U;
 80013a8:	f882 003d 	strbne.w	r0, [r2, #61]	; 0x3d
    ep->is_in = 0U;
 80013ac:	f882 01fd 	strbeq.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 80013b0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80013b2:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d009      	beq.n	80013ce <HAL_PCD_EP_Close+0x50>
 80013ba:	2301      	movs	r3, #1
 80013bc:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80013c0:	6820      	ldr	r0, [r4, #0]
 80013c2:	f001 f933 	bl	800262c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80013c6:	2000      	movs	r0, #0
 80013c8:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 80013cc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80013ce:	2002      	movs	r0, #2
}
 80013d0:	bd10      	pop	{r4, pc}

080013d2 <HAL_PCD_EP_Receive>:
{
 80013d2:	b538      	push	{r3, r4, r5, lr}
 80013d4:	f001 050f 	and.w	r5, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80013d8:	241c      	movs	r4, #28
 80013da:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;
 80013de:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80013e2:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 80013e6:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->xfer_count = 0U;
 80013ea:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 80013ec:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_count = 0U;
 80013f0:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80013f4:	f884 31fd 	strb.w	r3, [r4, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 80013f8:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  if (hpcd->Init.dma_enable == 1U)
 80013fc:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80013fe:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8001400:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8001402:	bf08      	it	eq
 8001404:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 8001408:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800140a:	b91d      	cbnz	r5, 8001414 <HAL_PCD_EP_Receive+0x42>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800140c:	f001 f940 	bl	8002690 <USB_EP0StartXfer>
}
 8001410:	2000      	movs	r0, #0
 8001412:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001414:	f001 f9da 	bl	80027cc <USB_EPStartXfer>
 8001418:	e7fa      	b.n	8001410 <HAL_PCD_EP_Receive+0x3e>

0800141a <HAL_PCD_EP_Transmit>:
{
 800141a:	b538      	push	{r3, r4, r5, lr}
 800141c:	f001 050f 	and.w	r5, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001420:	241c      	movs	r4, #28
 8001422:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;
 8001426:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800142a:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 800142c:	6523      	str	r3, [r4, #80]	; 0x50
  ep->xfer_count = 0U;
 800142e:	2300      	movs	r3, #0
 8001430:	6563      	str	r3, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8001432:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;
 8001434:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->is_in = 1U;
 8001436:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800143a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (hpcd->Init.dma_enable == 1U)
 800143e:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001440:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8001442:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8001444:	bf08      	it	eq
 8001446:	64e2      	streq	r2, [r4, #76]	; 0x4c
 8001448:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800144a:	b91d      	cbnz	r5, 8001454 <HAL_PCD_EP_Transmit+0x3a>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800144c:	f001 f920 	bl	8002690 <USB_EP0StartXfer>
}
 8001450:	2000      	movs	r0, #0
 8001452:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001454:	f001 f9ba 	bl	80027cc <USB_EPStartXfer>
 8001458:	e7fa      	b.n	8001450 <HAL_PCD_EP_Transmit+0x36>

0800145a <HAL_PCD_EP_SetStall>:
{
 800145a:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800145c:	6843      	ldr	r3, [r0, #4]
 800145e:	f001 050f 	and.w	r5, r1, #15
 8001462:	429d      	cmp	r5, r3
{
 8001464:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001466:	d82e      	bhi.n	80014c6 <HAL_PCD_EP_SetStall+0x6c>
  if ((0x80U & ep_addr) == 0x80U)
 8001468:	f011 0f80 	tst.w	r1, #128	; 0x80
 800146c:	f04f 021c 	mov.w	r2, #28
 8001470:	d01f      	beq.n	80014b2 <HAL_PCD_EP_SetStall+0x58>
    ep->is_in = 1U;
 8001472:	fb02 0105 	mla	r1, r2, r5, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001476:	fb02 0305 	mla	r3, r2, r5, r0
    ep->is_in = 1U;
 800147a:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800147c:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 800147e:	f881 203d 	strb.w	r2, [r1, #61]	; 0x3d
  ep->is_stall = 1U;
 8001482:	2201      	movs	r2, #1
 8001484:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001486:	701d      	strb	r5, [r3, #0]
  __HAL_LOCK(hpcd);
 8001488:	f894 13bc 	ldrb.w	r1, [r4, #956]	; 0x3bc
 800148c:	4291      	cmp	r1, r2
 800148e:	d01c      	beq.n	80014ca <HAL_PCD_EP_SetStall+0x70>
 8001490:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001494:	4619      	mov	r1, r3
 8001496:	6820      	ldr	r0, [r4, #0]
 8001498:	f001 fa94 	bl	80029c4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800149c:	b92d      	cbnz	r5, 80014aa <HAL_PCD_EP_SetStall+0x50>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800149e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80014a2:	7c21      	ldrb	r1, [r4, #16]
 80014a4:	6820      	ldr	r0, [r4, #0]
 80014a6:	f001 fb5b 	bl	8002b60 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 80014b0:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 80014b2:	fb02 0301 	mla	r3, r2, r1, r0
    ep->is_in = 0U;
 80014b6:	fb02 0101 	mla	r1, r2, r1, r0
 80014ba:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80014bc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 80014c0:	f881 21fd 	strb.w	r2, [r1, #509]	; 0x1fd
 80014c4:	e7dd      	b.n	8001482 <HAL_PCD_EP_SetStall+0x28>
    return HAL_ERROR;
 80014c6:	2001      	movs	r0, #1
 80014c8:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80014ca:	2002      	movs	r0, #2
}
 80014cc:	bd38      	pop	{r3, r4, r5, pc}

080014ce <HAL_PCD_EP_ClrStall>:
{
 80014ce:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80014d0:	6843      	ldr	r3, [r0, #4]
 80014d2:	f001 020f 	and.w	r2, r1, #15
 80014d6:	429a      	cmp	r2, r3
{
 80014d8:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80014da:	d826      	bhi.n	800152a <HAL_PCD_EP_ClrStall+0x5c>
 80014dc:	231c      	movs	r3, #28
  if ((0x80U & ep_addr) == 0x80U)
 80014de:	f011 0f80 	tst.w	r1, #128	; 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80014e2:	fb03 0102 	mla	r1, r3, r2, r0
 80014e6:	bf19      	ittee	ne
 80014e8:	313c      	addne	r1, #60	; 0x3c
    ep->is_in = 1U;
 80014ea:	fb03 0302 	mlane	r3, r3, r2, r0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80014ee:	f501 71fe 	addeq.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 80014f2:	fb03 4302 	mlaeq	r3, r3, r2, r4
    ep->is_in = 1U;
 80014f6:	bf14      	ite	ne
 80014f8:	2001      	movne	r0, #1
    ep->is_in = 0U;
 80014fa:	2000      	moveq	r0, #0
  ep->is_stall = 0U;
 80014fc:	f04f 0500 	mov.w	r5, #0
    ep->is_in = 1U;
 8001500:	bf14      	ite	ne
 8001502:	f883 003d 	strbne.w	r0, [r3, #61]	; 0x3d
    ep->is_in = 0U;
 8001506:	f883 01fd 	strbeq.w	r0, [r3, #509]	; 0x1fd
  ep->is_stall = 0U;
 800150a:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800150c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800150e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8001512:	2b01      	cmp	r3, #1
 8001514:	d00b      	beq.n	800152e <HAL_PCD_EP_ClrStall+0x60>
 8001516:	2301      	movs	r3, #1
 8001518:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800151c:	6820      	ldr	r0, [r4, #0]
 800151e:	f001 fa7e 	bl	8002a1e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001522:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
  return HAL_OK;
 8001526:	4628      	mov	r0, r5
 8001528:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800152a:	2001      	movs	r0, #1
 800152c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800152e:	2002      	movs	r0, #2
}
 8001530:	bd38      	pop	{r3, r4, r5, pc}

08001532 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8001532:	b570      	push	{r4, r5, r6, lr}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001534:	6804      	ldr	r4, [r0, #0]
 8001536:	6a63      	ldr	r3, [r4, #36]	; 0x24

  if (fifo == 0U)
 8001538:	b921      	cbnz	r1, 8001544 <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800153a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800153e:	62a3      	str	r3, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8001540:	2000      	movs	r0, #0
 8001542:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001544:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8001546:	1e4d      	subs	r5, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001548:	eb03 4310 	add.w	r3, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800154c:	2000      	movs	r0, #0
 800154e:	1c46      	adds	r6, r0, #1
 8001550:	b2c0      	uxtb	r0, r0
 8001552:	4285      	cmp	r5, r0
 8001554:	d806      	bhi.n	8001564 <HAL_PCDEx_SetTxFiFo+0x32>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8001556:	313f      	adds	r1, #63	; 0x3f
 8001558:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800155c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001560:	6063      	str	r3, [r4, #4]
 8001562:	e7ed      	b.n	8001540 <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8001564:	3040      	adds	r0, #64	; 0x40
 8001566:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800156a:	6840      	ldr	r0, [r0, #4]
 800156c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8001570:	4630      	mov	r0, r6
 8001572:	e7ec      	b.n	800154e <HAL_PCDEx_SetTxFiFo+0x1c>

08001574 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001574:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8001576:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8001578:	6259      	str	r1, [r3, #36]	; 0x24
}
 800157a:	4770      	bx	lr

0800157c <HAL_PCDEx_LPM_Callback>:
 800157c:	4770      	bx	lr
	...

08001580 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001580:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001584:	4604      	mov	r4, r0
 8001586:	b908      	cbnz	r0, 800158c <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001588:	2001      	movs	r0, #1
 800158a:	e03f      	b.n	800160c <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800158c:	6803      	ldr	r3, [r0, #0]
 800158e:	07dd      	lsls	r5, r3, #31
 8001590:	d410      	bmi.n	80015b4 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	6823      	ldr	r3, [r4, #0]
 8001594:	0798      	lsls	r0, r3, #30
 8001596:	d45a      	bmi.n	800164e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001598:	6823      	ldr	r3, [r4, #0]
 800159a:	071a      	lsls	r2, r3, #28
 800159c:	f100 809c 	bmi.w	80016d8 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a0:	6823      	ldr	r3, [r4, #0]
 80015a2:	075b      	lsls	r3, r3, #29
 80015a4:	f100 80ba 	bmi.w	800171c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a8:	69a0      	ldr	r0, [r4, #24]
 80015aa:	2800      	cmp	r0, #0
 80015ac:	f040 811b 	bne.w	80017e6 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80015b0:	2000      	movs	r0, #0
 80015b2:	e02b      	b.n	800160c <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015b4:	4ba4      	ldr	r3, [pc, #656]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	f002 020c 	and.w	r2, r2, #12
 80015bc:	2a04      	cmp	r2, #4
 80015be:	d007      	beq.n	80015d0 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015c0:	689a      	ldr	r2, [r3, #8]
 80015c2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015c6:	2a08      	cmp	r2, #8
 80015c8:	d10a      	bne.n	80015e0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	0259      	lsls	r1, r3, #9
 80015ce:	d507      	bpl.n	80015e0 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d0:	4b9d      	ldr	r3, [pc, #628]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	039a      	lsls	r2, r3, #14
 80015d6:	d5dc      	bpl.n	8001592 <HAL_RCC_OscConfig+0x12>
 80015d8:	6863      	ldr	r3, [r4, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1d9      	bne.n	8001592 <HAL_RCC_OscConfig+0x12>
 80015de:	e7d3      	b.n	8001588 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015e0:	6863      	ldr	r3, [r4, #4]
 80015e2:	4d99      	ldr	r5, [pc, #612]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 80015e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e8:	d113      	bne.n	8001612 <HAL_RCC_OscConfig+0x92>
 80015ea:	682b      	ldr	r3, [r5, #0]
 80015ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80015f2:	f7fe ffc9 	bl	8000588 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f6:	4d94      	ldr	r5, [pc, #592]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80015f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015fa:	682b      	ldr	r3, [r5, #0]
 80015fc:	039b      	lsls	r3, r3, #14
 80015fe:	d4c8      	bmi.n	8001592 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001600:	f7fe ffc2 	bl	8000588 <HAL_GetTick>
 8001604:	1b80      	subs	r0, r0, r6
 8001606:	2864      	cmp	r0, #100	; 0x64
 8001608:	d9f7      	bls.n	80015fa <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800160a:	2003      	movs	r0, #3
}
 800160c:	b002      	add	sp, #8
 800160e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001612:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001616:	d104      	bne.n	8001622 <HAL_RCC_OscConfig+0xa2>
 8001618:	682b      	ldr	r3, [r5, #0]
 800161a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800161e:	602b      	str	r3, [r5, #0]
 8001620:	e7e3      	b.n	80015ea <HAL_RCC_OscConfig+0x6a>
 8001622:	682a      	ldr	r2, [r5, #0]
 8001624:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001628:	602a      	str	r2, [r5, #0]
 800162a:	682a      	ldr	r2, [r5, #0]
 800162c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001630:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1dd      	bne.n	80015f2 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8001636:	f7fe ffa7 	bl	8000588 <HAL_GetTick>
 800163a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800163c:	682b      	ldr	r3, [r5, #0]
 800163e:	039f      	lsls	r7, r3, #14
 8001640:	d5a7      	bpl.n	8001592 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001642:	f7fe ffa1 	bl	8000588 <HAL_GetTick>
 8001646:	1b80      	subs	r0, r0, r6
 8001648:	2864      	cmp	r0, #100	; 0x64
 800164a:	d9f7      	bls.n	800163c <HAL_RCC_OscConfig+0xbc>
 800164c:	e7dd      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800164e:	4b7e      	ldr	r3, [pc, #504]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	f012 0f0c 	tst.w	r2, #12
 8001656:	d007      	beq.n	8001668 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001658:	689a      	ldr	r2, [r3, #8]
 800165a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800165e:	2a08      	cmp	r2, #8
 8001660:	d111      	bne.n	8001686 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	025e      	lsls	r6, r3, #9
 8001666:	d40e      	bmi.n	8001686 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001668:	4b77      	ldr	r3, [pc, #476]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	0795      	lsls	r5, r2, #30
 800166e:	d502      	bpl.n	8001676 <HAL_RCC_OscConfig+0xf6>
 8001670:	68e2      	ldr	r2, [r4, #12]
 8001672:	2a01      	cmp	r2, #1
 8001674:	d188      	bne.n	8001588 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	6921      	ldr	r1, [r4, #16]
 800167a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800167e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001682:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001684:	e788      	b.n	8001598 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001686:	68e2      	ldr	r2, [r4, #12]
 8001688:	4b70      	ldr	r3, [pc, #448]	; (800184c <HAL_RCC_OscConfig+0x2cc>)
 800168a:	b1b2      	cbz	r2, 80016ba <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 800168c:	2201      	movs	r2, #1
 800168e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001690:	f7fe ff7a 	bl	8000588 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001694:	4d6c      	ldr	r5, [pc, #432]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001696:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001698:	682b      	ldr	r3, [r5, #0]
 800169a:	0798      	lsls	r0, r3, #30
 800169c:	d507      	bpl.n	80016ae <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169e:	682b      	ldr	r3, [r5, #0]
 80016a0:	6922      	ldr	r2, [r4, #16]
 80016a2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80016a6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80016aa:	602b      	str	r3, [r5, #0]
 80016ac:	e774      	b.n	8001598 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016ae:	f7fe ff6b 	bl	8000588 <HAL_GetTick>
 80016b2:	1b80      	subs	r0, r0, r6
 80016b4:	2802      	cmp	r0, #2
 80016b6:	d9ef      	bls.n	8001698 <HAL_RCC_OscConfig+0x118>
 80016b8:	e7a7      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 80016ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016bc:	f7fe ff64 	bl	8000588 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016c0:	4d61      	ldr	r5, [pc, #388]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 80016c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016c4:	682b      	ldr	r3, [r5, #0]
 80016c6:	0799      	lsls	r1, r3, #30
 80016c8:	f57f af66 	bpl.w	8001598 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016cc:	f7fe ff5c 	bl	8000588 <HAL_GetTick>
 80016d0:	1b80      	subs	r0, r0, r6
 80016d2:	2802      	cmp	r0, #2
 80016d4:	d9f6      	bls.n	80016c4 <HAL_RCC_OscConfig+0x144>
 80016d6:	e798      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016d8:	6962      	ldr	r2, [r4, #20]
 80016da:	4b5d      	ldr	r3, [pc, #372]	; (8001850 <HAL_RCC_OscConfig+0x2d0>)
 80016dc:	b17a      	cbz	r2, 80016fe <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016e2:	f7fe ff51 	bl	8000588 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e6:	4d58      	ldr	r5, [pc, #352]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80016e8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ea:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80016ec:	079f      	lsls	r7, r3, #30
 80016ee:	f53f af57 	bmi.w	80015a0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016f2:	f7fe ff49 	bl	8000588 <HAL_GetTick>
 80016f6:	1b80      	subs	r0, r0, r6
 80016f8:	2802      	cmp	r0, #2
 80016fa:	d9f6      	bls.n	80016ea <HAL_RCC_OscConfig+0x16a>
 80016fc:	e785      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 80016fe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001700:	f7fe ff42 	bl	8000588 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001704:	4d50      	ldr	r5, [pc, #320]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001706:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001708:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800170a:	0798      	lsls	r0, r3, #30
 800170c:	f57f af48 	bpl.w	80015a0 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001710:	f7fe ff3a 	bl	8000588 <HAL_GetTick>
 8001714:	1b80      	subs	r0, r0, r6
 8001716:	2802      	cmp	r0, #2
 8001718:	d9f6      	bls.n	8001708 <HAL_RCC_OscConfig+0x188>
 800171a:	e776      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800171c:	4b4a      	ldr	r3, [pc, #296]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 800171e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001720:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001724:	d128      	bne.n	8001778 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	9201      	str	r2, [sp, #4]
 8001728:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800172a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800172e:	641a      	str	r2, [r3, #64]	; 0x40
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800173a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173c:	4d45      	ldr	r5, [pc, #276]	; (8001854 <HAL_RCC_OscConfig+0x2d4>)
 800173e:	682b      	ldr	r3, [r5, #0]
 8001740:	05d9      	lsls	r1, r3, #23
 8001742:	d51b      	bpl.n	800177c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001744:	68a3      	ldr	r3, [r4, #8]
 8001746:	4d40      	ldr	r5, [pc, #256]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 8001748:	2b01      	cmp	r3, #1
 800174a:	d127      	bne.n	800179c <HAL_RCC_OscConfig+0x21c>
 800174c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001754:	f7fe ff18 	bl	8000588 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001758:	4d3b      	ldr	r5, [pc, #236]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800175a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800175c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001760:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001762:	079b      	lsls	r3, r3, #30
 8001764:	d539      	bpl.n	80017da <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001766:	2e00      	cmp	r6, #0
 8001768:	f43f af1e 	beq.w	80015a8 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 800176c:	4a36      	ldr	r2, [pc, #216]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 800176e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001770:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
 8001776:	e717      	b.n	80015a8 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001778:	2600      	movs	r6, #0
 800177a:	e7df      	b.n	800173c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800177c:	682b      	ldr	r3, [r5, #0]
 800177e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001782:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001784:	f7fe ff00 	bl	8000588 <HAL_GetTick>
 8001788:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178a:	682b      	ldr	r3, [r5, #0]
 800178c:	05da      	lsls	r2, r3, #23
 800178e:	d4d9      	bmi.n	8001744 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001790:	f7fe fefa 	bl	8000588 <HAL_GetTick>
 8001794:	1bc0      	subs	r0, r0, r7
 8001796:	2802      	cmp	r0, #2
 8001798:	d9f7      	bls.n	800178a <HAL_RCC_OscConfig+0x20a>
 800179a:	e736      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179c:	2b05      	cmp	r3, #5
 800179e:	d104      	bne.n	80017aa <HAL_RCC_OscConfig+0x22a>
 80017a0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80017a2:	f043 0304 	orr.w	r3, r3, #4
 80017a6:	672b      	str	r3, [r5, #112]	; 0x70
 80017a8:	e7d0      	b.n	800174c <HAL_RCC_OscConfig+0x1cc>
 80017aa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80017ac:	f022 0201 	bic.w	r2, r2, #1
 80017b0:	672a      	str	r2, [r5, #112]	; 0x70
 80017b2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80017b4:	f022 0204 	bic.w	r2, r2, #4
 80017b8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1ca      	bne.n	8001754 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80017be:	f7fe fee3 	bl	8000588 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017c2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80017c6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017c8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80017ca:	0798      	lsls	r0, r3, #30
 80017cc:	d5cb      	bpl.n	8001766 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ce:	f7fe fedb 	bl	8000588 <HAL_GetTick>
 80017d2:	1bc0      	subs	r0, r0, r7
 80017d4:	4540      	cmp	r0, r8
 80017d6:	d9f7      	bls.n	80017c8 <HAL_RCC_OscConfig+0x248>
 80017d8:	e717      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017da:	f7fe fed5 	bl	8000588 <HAL_GetTick>
 80017de:	1bc0      	subs	r0, r0, r7
 80017e0:	4540      	cmp	r0, r8
 80017e2:	d9bd      	bls.n	8001760 <HAL_RCC_OscConfig+0x1e0>
 80017e4:	e711      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017e6:	4d18      	ldr	r5, [pc, #96]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
 80017e8:	68ab      	ldr	r3, [r5, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b08      	cmp	r3, #8
 80017f0:	d047      	beq.n	8001882 <HAL_RCC_OscConfig+0x302>
 80017f2:	4e19      	ldr	r6, [pc, #100]	; (8001858 <HAL_RCC_OscConfig+0x2d8>)
 80017f4:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f6:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80017f8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017fa:	d135      	bne.n	8001868 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 80017fc:	f7fe fec4 	bl	8000588 <HAL_GetTick>
 8001800:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001802:	682b      	ldr	r3, [r5, #0]
 8001804:	0199      	lsls	r1, r3, #6
 8001806:	d429      	bmi.n	800185c <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001808:	6a22      	ldr	r2, [r4, #32]
 800180a:	69e3      	ldr	r3, [r4, #28]
 800180c:	4313      	orrs	r3, r2
 800180e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001810:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001814:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001816:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800181a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181c:	4c0a      	ldr	r4, [pc, #40]	; (8001848 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800181e:	0852      	lsrs	r2, r2, #1
 8001820:	3a01      	subs	r2, #1
 8001822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001826:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001828:	2301      	movs	r3, #1
 800182a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800182c:	f7fe feac 	bl	8000588 <HAL_GetTick>
 8001830:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001832:	6823      	ldr	r3, [r4, #0]
 8001834:	019a      	lsls	r2, r3, #6
 8001836:	f53f aebb 	bmi.w	80015b0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800183a:	f7fe fea5 	bl	8000588 <HAL_GetTick>
 800183e:	1b40      	subs	r0, r0, r5
 8001840:	2802      	cmp	r0, #2
 8001842:	d9f6      	bls.n	8001832 <HAL_RCC_OscConfig+0x2b2>
 8001844:	e6e1      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	42470000 	.word	0x42470000
 8001850:	42470e80 	.word	0x42470e80
 8001854:	40007000 	.word	0x40007000
 8001858:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800185c:	f7fe fe94 	bl	8000588 <HAL_GetTick>
 8001860:	1bc0      	subs	r0, r0, r7
 8001862:	2802      	cmp	r0, #2
 8001864:	d9cd      	bls.n	8001802 <HAL_RCC_OscConfig+0x282>
 8001866:	e6d0      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8001868:	f7fe fe8e 	bl	8000588 <HAL_GetTick>
 800186c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800186e:	682b      	ldr	r3, [r5, #0]
 8001870:	019b      	lsls	r3, r3, #6
 8001872:	f57f ae9d 	bpl.w	80015b0 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001876:	f7fe fe87 	bl	8000588 <HAL_GetTick>
 800187a:	1b00      	subs	r0, r0, r4
 800187c:	2802      	cmp	r0, #2
 800187e:	d9f6      	bls.n	800186e <HAL_RCC_OscConfig+0x2ee>
 8001880:	e6c3      	b.n	800160a <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001882:	2801      	cmp	r0, #1
 8001884:	f43f aec2 	beq.w	800160c <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 8001888:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800188a:	69e3      	ldr	r3, [r4, #28]
 800188c:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8001890:	429a      	cmp	r2, r3
 8001892:	f47f ae79 	bne.w	8001588 <HAL_RCC_OscConfig+0x8>
 8001896:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001898:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800189c:	4293      	cmp	r3, r2
 800189e:	f47f ae73 	bne.w	8001588 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80018a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80018a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018a8:	4003      	ands	r3, r0
 80018aa:	4293      	cmp	r3, r2
 80018ac:	f47f ae6c 	bne.w	8001588 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80018b0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80018b2:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80018b6:	4293      	cmp	r3, r2
 80018b8:	f47f ae66 	bne.w	8001588 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80018bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80018be:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 80018c2:	1ac0      	subs	r0, r0, r3
 80018c4:	bf18      	it	ne
 80018c6:	2001      	movne	r0, #1
 80018c8:	e6a0      	b.n	800160c <HAL_RCC_OscConfig+0x8c>
 80018ca:	bf00      	nop

080018cc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018cc:	4913      	ldr	r1, [pc, #76]	; (800191c <HAL_RCC_GetSysClockFreq+0x50>)
{
 80018ce:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018d0:	688b      	ldr	r3, [r1, #8]
 80018d2:	f003 030c 	and.w	r3, r3, #12
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d003      	beq.n	80018e2 <HAL_RCC_GetSysClockFreq+0x16>
 80018da:	2b08      	cmp	r3, #8
 80018dc:	d003      	beq.n	80018e6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018de:	4810      	ldr	r0, [pc, #64]	; (8001920 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80018e0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80018e2:	4810      	ldr	r0, [pc, #64]	; (8001924 <HAL_RCC_GetSysClockFreq+0x58>)
 80018e4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018e6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018e8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ea:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ec:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f0:	bf14      	ite	ne
 80018f2:	480c      	ldrne	r0, [pc, #48]	; (8001924 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f4:	480a      	ldreq	r0, [pc, #40]	; (8001920 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80018fa:	bf18      	it	ne
 80018fc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018fe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001902:	fba1 0100 	umull	r0, r1, r1, r0
 8001906:	f7fe fc6d 	bl	80001e4 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800190a:	4b04      	ldr	r3, [pc, #16]	; (800191c <HAL_RCC_GetSysClockFreq+0x50>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001912:	3301      	adds	r3, #1
 8001914:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001916:	fbb0 f0f3 	udiv	r0, r0, r3
 800191a:	bd08      	pop	{r3, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	00f42400 	.word	0x00f42400
 8001924:	017d7840 	.word	0x017d7840

08001928 <HAL_RCC_ClockConfig>:
{
 8001928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800192c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800192e:	4604      	mov	r4, r0
 8001930:	b910      	cbnz	r0, 8001938 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001932:	2001      	movs	r0, #1
 8001934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001938:	4b44      	ldr	r3, [pc, #272]	; (8001a4c <HAL_RCC_ClockConfig+0x124>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	f002 020f 	and.w	r2, r2, #15
 8001940:	428a      	cmp	r2, r1
 8001942:	d329      	bcc.n	8001998 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001944:	6821      	ldr	r1, [r4, #0]
 8001946:	078f      	lsls	r7, r1, #30
 8001948:	d42e      	bmi.n	80019a8 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800194a:	07c8      	lsls	r0, r1, #31
 800194c:	d441      	bmi.n	80019d2 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800194e:	4b3f      	ldr	r3, [pc, #252]	; (8001a4c <HAL_RCC_ClockConfig+0x124>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	f002 020f 	and.w	r2, r2, #15
 8001956:	4295      	cmp	r5, r2
 8001958:	d367      	bcc.n	8001a2a <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800195a:	6822      	ldr	r2, [r4, #0]
 800195c:	0751      	lsls	r1, r2, #29
 800195e:	d46d      	bmi.n	8001a3c <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001960:	0713      	lsls	r3, r2, #28
 8001962:	d507      	bpl.n	8001974 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001964:	4a3a      	ldr	r2, [pc, #232]	; (8001a50 <HAL_RCC_ClockConfig+0x128>)
 8001966:	6921      	ldr	r1, [r4, #16]
 8001968:	6893      	ldr	r3, [r2, #8]
 800196a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800196e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001972:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001974:	f7ff ffaa 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 8001978:	4b35      	ldr	r3, [pc, #212]	; (8001a50 <HAL_RCC_ClockConfig+0x128>)
 800197a:	4a36      	ldr	r2, [pc, #216]	; (8001a54 <HAL_RCC_ClockConfig+0x12c>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001982:	5cd3      	ldrb	r3, [r2, r3]
 8001984:	40d8      	lsrs	r0, r3
 8001986:	4b34      	ldr	r3, [pc, #208]	; (8001a58 <HAL_RCC_ClockConfig+0x130>)
 8001988:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 800198a:	4b34      	ldr	r3, [pc, #208]	; (8001a5c <HAL_RCC_ClockConfig+0x134>)
 800198c:	6818      	ldr	r0, [r3, #0]
 800198e:	f7fe fdb1 	bl	80004f4 <HAL_InitTick>
  return HAL_OK;
 8001992:	2000      	movs	r0, #0
 8001994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001998:	b2ca      	uxtb	r2, r1
 800199a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	4299      	cmp	r1, r3
 80019a4:	d1c5      	bne.n	8001932 <HAL_RCC_ClockConfig+0xa>
 80019a6:	e7cd      	b.n	8001944 <HAL_RCC_ClockConfig+0x1c>
 80019a8:	4b29      	ldr	r3, [pc, #164]	; (8001a50 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019aa:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ae:	bf1e      	ittt	ne
 80019b0:	689a      	ldrne	r2, [r3, #8]
 80019b2:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80019b6:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ba:	bf42      	ittt	mi
 80019bc:	689a      	ldrmi	r2, [r3, #8]
 80019be:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80019c2:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	68a0      	ldr	r0, [r4, #8]
 80019c8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80019cc:	4302      	orrs	r2, r0
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	e7bb      	b.n	800194a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019d2:	6862      	ldr	r2, [r4, #4]
 80019d4:	4b1e      	ldr	r3, [pc, #120]	; (8001a50 <HAL_RCC_ClockConfig+0x128>)
 80019d6:	2a01      	cmp	r2, #1
 80019d8:	d11d      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e0:	d0a7      	beq.n	8001932 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019e2:	4e1b      	ldr	r6, [pc, #108]	; (8001a50 <HAL_RCC_ClockConfig+0x128>)
 80019e4:	68b3      	ldr	r3, [r6, #8]
 80019e6:	f023 0303 	bic.w	r3, r3, #3
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80019ee:	f7fe fdcb 	bl	8000588 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80019f6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f8:	68b3      	ldr	r3, [r6, #8]
 80019fa:	6862      	ldr	r2, [r4, #4]
 80019fc:	f003 030c 	and.w	r3, r3, #12
 8001a00:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001a04:	d0a3      	beq.n	800194e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a06:	f7fe fdbf 	bl	8000588 <HAL_GetTick>
 8001a0a:	1bc0      	subs	r0, r0, r7
 8001a0c:	4540      	cmp	r0, r8
 8001a0e:	d9f3      	bls.n	80019f8 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8001a10:	2003      	movs	r0, #3
}
 8001a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a16:	1e91      	subs	r1, r2, #2
 8001a18:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a1c:	d802      	bhi.n	8001a24 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a22:	e7dd      	b.n	80019e0 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	f013 0f02 	tst.w	r3, #2
 8001a28:	e7da      	b.n	80019e0 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	b2ea      	uxtb	r2, r5
 8001a2c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 030f 	and.w	r3, r3, #15
 8001a34:	429d      	cmp	r5, r3
 8001a36:	f47f af7c 	bne.w	8001932 <HAL_RCC_ClockConfig+0xa>
 8001a3a:	e78e      	b.n	800195a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a3c:	4904      	ldr	r1, [pc, #16]	; (8001a50 <HAL_RCC_ClockConfig+0x128>)
 8001a3e:	68e0      	ldr	r0, [r4, #12]
 8001a40:	688b      	ldr	r3, [r1, #8]
 8001a42:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001a46:	4303      	orrs	r3, r0
 8001a48:	608b      	str	r3, [r1, #8]
 8001a4a:	e789      	b.n	8001960 <HAL_RCC_ClockConfig+0x38>
 8001a4c:	40023c00 	.word	0x40023c00
 8001a50:	40023800 	.word	0x40023800
 8001a54:	0800435a 	.word	0x0800435a
 8001a58:	20000114 	.word	0x20000114
 8001a5c:	20000004 	.word	0x20000004

08001a60 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001a60:	4b01      	ldr	r3, [pc, #4]	; (8001a68 <HAL_RCC_GetHCLKFreq+0x8>)
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000114 	.word	0x20000114

08001a6c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a6c:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a6e:	4a05      	ldr	r2, [pc, #20]	; (8001a84 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001a76:	5cd3      	ldrb	r3, [r2, r3]
 8001a78:	4a03      	ldr	r2, [pc, #12]	; (8001a88 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a7a:	6810      	ldr	r0, [r2, #0]
}
 8001a7c:	40d8      	lsrs	r0, r3
 8001a7e:	4770      	bx	lr
 8001a80:	40023800 	.word	0x40023800
 8001a84:	0800436a 	.word	0x0800436a
 8001a88:	20000114 	.word	0x20000114

08001a8c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a8c:	4b04      	ldr	r3, [pc, #16]	; (8001aa0 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a8e:	4a05      	ldr	r2, [pc, #20]	; (8001aa4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001a96:	5cd3      	ldrb	r3, [r2, r3]
 8001a98:	4a03      	ldr	r2, [pc, #12]	; (8001aa8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a9a:	6810      	ldr	r0, [r2, #0]
}
 8001a9c:	40d8      	lsrs	r0, r3
 8001a9e:	4770      	bx	lr
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	0800436a 	.word	0x0800436a
 8001aa8:	20000114 	.word	0x20000114

08001aac <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001aac:	6803      	ldr	r3, [r0, #0]
 8001aae:	f013 0f05 	tst.w	r3, #5
{
 8001ab2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ab4:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001ab6:	d13c      	bne.n	8001b32 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ab8:	6823      	ldr	r3, [r4, #0]
 8001aba:	079a      	lsls	r2, r3, #30
 8001abc:	d530      	bpl.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x128>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001ac4:	4d44      	ldr	r5, [pc, #272]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ac8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001acc:	641a      	str	r2, [r3, #64]	; 0x40
 8001ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001ad8:	682b      	ldr	r3, [r5, #0]
 8001ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ade:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ae0:	f7fe fd52 	bl	8000588 <HAL_GetTick>
 8001ae4:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ae6:	682b      	ldr	r3, [r5, #0]
 8001ae8:	05d9      	lsls	r1, r3, #23
 8001aea:	d54a      	bpl.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001aec:	4d39      	ldr	r5, [pc, #228]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001aee:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001af0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001af4:	d14b      	bne.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001af6:	68e3      	ldr	r3, [r4, #12]
 8001af8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001afc:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001b00:	4a34      	ldr	r2, [pc, #208]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001b02:	d163      	bne.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x120>
 8001b04:	6891      	ldr	r1, [r2, #8]
 8001b06:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001b0a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001b0e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001b12:	4301      	orrs	r1, r0
 8001b14:	6091      	str	r1, [r2, #8]
 8001b16:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b1c:	430b      	orrs	r3, r1
 8001b1e:	6713      	str	r3, [r2, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001b20:	6820      	ldr	r0, [r4, #0]
 8001b22:	f010 0008 	ands.w	r0, r0, #8
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001b26:	bf1f      	itttt	ne
 8001b28:	4b2c      	ldrne	r3, [pc, #176]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001b2a:	7c22      	ldrbne	r2, [r4, #16]
 8001b2c:	601a      	strne	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001b2e:	2000      	movne	r0, #0
 8001b30:	e025      	b.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    __HAL_RCC_PLLI2S_DISABLE();
 8001b32:	4d2b      	ldr	r5, [pc, #172]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b34:	4e27      	ldr	r6, [pc, #156]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001b3a:	f7fe fd25 	bl	8000588 <HAL_GetTick>
 8001b3e:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b40:	6833      	ldr	r3, [r6, #0]
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	d415      	bmi.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001b46:	68a3      	ldr	r3, [r4, #8]
 8001b48:	6862      	ldr	r2, [r4, #4]
 8001b4a:	071b      	lsls	r3, r3, #28
 8001b4c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001b50:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001b54:	2301      	movs	r3, #1
 8001b56:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001b58:	f7fe fd16 	bl	8000588 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b5c:	4d1d      	ldr	r5, [pc, #116]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    tickstart = HAL_GetTick();
 8001b5e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b60:	682b      	ldr	r3, [r5, #0]
 8001b62:	0118      	lsls	r0, r3, #4
 8001b64:	d4a8      	bmi.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b66:	f7fe fd0f 	bl	8000588 <HAL_GetTick>
 8001b6a:	1b80      	subs	r0, r0, r6
 8001b6c:	2802      	cmp	r0, #2
 8001b6e:	d9f7      	bls.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8001b70:	e004      	b.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0xd0>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b72:	f7fe fd09 	bl	8000588 <HAL_GetTick>
 8001b76:	1bc0      	subs	r0, r0, r7
 8001b78:	2802      	cmp	r0, #2
 8001b7a:	d9e1      	bls.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x94>
        return HAL_TIMEOUT;
 8001b7c:	2003      	movs	r0, #3
}
 8001b7e:	b003      	add	sp, #12
 8001b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001b82:	f7fe fd01 	bl	8000588 <HAL_GetTick>
 8001b86:	1b80      	subs	r0, r0, r6
 8001b88:	2802      	cmp	r0, #2
 8001b8a:	d9ac      	bls.n	8001ae6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8001b8c:	e7f6      	b.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0xd0>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b8e:	68e2      	ldr	r2, [r4, #12]
 8001b90:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d0ae      	beq.n	8001af6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b98:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001ba8:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001baa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001bac:	07da      	lsls	r2, r3, #31
 8001bae:	d5a2      	bpl.n	8001af6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 8001bb0:	f7fe fcea 	bl	8000588 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bb4:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001bb8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bba:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001bbc:	079b      	lsls	r3, r3, #30
 8001bbe:	d49a      	bmi.n	8001af6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bc0:	f7fe fce2 	bl	8000588 <HAL_GetTick>
 8001bc4:	1b80      	subs	r0, r0, r6
 8001bc6:	42b8      	cmp	r0, r7
 8001bc8:	d9f7      	bls.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8001bca:	e7d7      	b.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bcc:	6891      	ldr	r1, [r2, #8]
 8001bce:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001bd2:	e79f      	b.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40007000 	.word	0x40007000
 8001bdc:	424711e0 	.word	0x424711e0
 8001be0:	42470068 	.word	0x42470068
 8001be4:	42470e40 	.word	0x42470e40

08001be8 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001be8:	6802      	ldr	r2, [r0, #0]
{
 8001bea:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001bec:	68d3      	ldr	r3, [r2, #12]
 8001bee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001bf2:	60d3      	str	r3, [r2, #12]
{
 8001bf4:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 8001bf6:	f7fe fcc7 	bl	8000588 <HAL_GetTick>
 8001bfa:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	069b      	lsls	r3, r3, #26
 8001c02:	d501      	bpl.n	8001c08 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8001c04:	2000      	movs	r0, #0
 8001c06:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001c08:	f7fe fcbe 	bl	8000588 <HAL_GetTick>
 8001c0c:	1b40      	subs	r0, r0, r5
 8001c0e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c12:	d9f3      	bls.n	8001bfc <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8001c14:	2003      	movs	r0, #3
}
 8001c16:	bd38      	pop	{r3, r4, r5, pc}

08001c18 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001c18:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001c1a:	6803      	ldr	r3, [r0, #0]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	0652      	lsls	r2, r2, #25
{
 8001c20:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001c22:	d501      	bpl.n	8001c28 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001c24:	2000      	movs	r0, #0
 8001c26:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8001c28:	f04f 32ff 	mov.w	r2, #4294967295
 8001c2c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001c2e:	f7fe fcab 	bl	8000588 <HAL_GetTick>
 8001c32:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001c34:	6823      	ldr	r3, [r4, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	065b      	lsls	r3, r3, #25
 8001c3a:	d4f3      	bmi.n	8001c24 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001c3c:	f7fe fca4 	bl	8000588 <HAL_GetTick>
 8001c40:	1b40      	subs	r0, r0, r5
 8001c42:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c46:	d9f5      	bls.n	8001c34 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8001c48:	2003      	movs	r0, #3
}
 8001c4a:	bd38      	pop	{r3, r4, r5, pc}

08001c4c <HAL_RTC_Init>:
{
 8001c4c:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8001c4e:	4604      	mov	r4, r0
 8001c50:	b1b8      	cbz	r0, 8001c82 <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001c52:	7f43      	ldrb	r3, [r0, #29]
 8001c54:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c58:	b913      	cbnz	r3, 8001c60 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8001c5a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001c5c:	f001 ff5e 	bl	8003b1c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c60:	2302      	movs	r3, #2
 8001c62:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c64:	6823      	ldr	r3, [r4, #0]
 8001c66:	22ca      	movs	r2, #202	; 0xca
 8001c68:	625a      	str	r2, [r3, #36]	; 0x24
 8001c6a:	2253      	movs	r2, #83	; 0x53
 8001c6c:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001c6e:	4620      	mov	r0, r4
 8001c70:	f7ff ffd2 	bl	8001c18 <RTC_EnterInitMode>
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	4605      	mov	r5, r0
 8001c78:	b128      	cbz	r0, 8001c86 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001c7a:	22ff      	movs	r2, #255	; 0xff
 8001c7c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001c7e:	2304      	movs	r3, #4
 8001c80:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 8001c82:	2501      	movs	r5, #1
 8001c84:	e02e      	b.n	8001ce4 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001c86:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001c88:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001c8a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8001c8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c92:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001c94:	6862      	ldr	r2, [r4, #4]
 8001c96:	6899      	ldr	r1, [r3, #8]
 8001c98:	4302      	orrs	r2, r0
 8001c9a:	6960      	ldr	r0, [r4, #20]
 8001c9c:	4302      	orrs	r2, r0
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001ca2:	68e2      	ldr	r2, [r4, #12]
 8001ca4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001ca6:	691a      	ldr	r2, [r3, #16]
 8001ca8:	68a1      	ldr	r1, [r4, #8]
 8001caa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001cae:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8001cb0:	68da      	ldr	r2, [r3, #12]
 8001cb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cb6:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	069b      	lsls	r3, r3, #26
 8001cbc:	d405      	bmi.n	8001cca <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001cbe:	4620      	mov	r0, r4
 8001cc0:	f7ff ff92 	bl	8001be8 <HAL_RTC_WaitForSynchro>
 8001cc4:	b108      	cbz	r0, 8001cca <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001cc6:	6823      	ldr	r3, [r4, #0]
 8001cc8:	e7d7      	b.n	8001c7a <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001cca:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001ccc:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001cce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cd0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cd4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001cdc:	22ff      	movs	r2, #255	; 0xff
 8001cde:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	7763      	strb	r3, [r4, #29]
}
 8001ce4:	4628      	mov	r0, r5
 8001ce6:	bd38      	pop	{r3, r4, r5, pc}

08001ce8 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cee:	6803      	ldr	r3, [r0, #0]
 8001cf0:	689a      	ldr	r2, [r3, #8]
 8001cf2:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cf6:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8001cf8:	bf1e      	ittt	ne
 8001cfa:	681a      	ldrne	r2, [r3, #0]
 8001cfc:	f042 0201 	orrne.w	r2, r2, #1
 8001d00:	601a      	strne	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d02:	2301      	movs	r3, #1
 8001d04:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8001d08:	2000      	movs	r0, #0
 8001d0a:	4770      	bx	lr

08001d0c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d0c:	4a24      	ldr	r2, [pc, #144]	; (8001da0 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8001d0e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d10:	4290      	cmp	r0, r2
 8001d12:	d00e      	beq.n	8001d32 <TIM_Base_SetConfig+0x26>
 8001d14:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001d18:	d00b      	beq.n	8001d32 <TIM_Base_SetConfig+0x26>
 8001d1a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001d1e:	4290      	cmp	r0, r2
 8001d20:	d007      	beq.n	8001d32 <TIM_Base_SetConfig+0x26>
 8001d22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d26:	4290      	cmp	r0, r2
 8001d28:	d003      	beq.n	8001d32 <TIM_Base_SetConfig+0x26>
 8001d2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d2e:	4290      	cmp	r0, r2
 8001d30:	d115      	bne.n	8001d5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001d32:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001d38:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d3a:	4a19      	ldr	r2, [pc, #100]	; (8001da0 <TIM_Base_SetConfig+0x94>)
 8001d3c:	4290      	cmp	r0, r2
 8001d3e:	d019      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d40:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001d44:	d016      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d46:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001d4a:	4290      	cmp	r0, r2
 8001d4c:	d012      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d52:	4290      	cmp	r0, r2
 8001d54:	d00e      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d5a:	4290      	cmp	r0, r2
 8001d5c:	d00a      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d5e:	4a11      	ldr	r2, [pc, #68]	; (8001da4 <TIM_Base_SetConfig+0x98>)
 8001d60:	4290      	cmp	r0, r2
 8001d62:	d007      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d68:	4290      	cmp	r0, r2
 8001d6a:	d003      	beq.n	8001d74 <TIM_Base_SetConfig+0x68>
 8001d6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d70:	4290      	cmp	r0, r2
 8001d72:	d103      	bne.n	8001d7c <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d74:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d7a:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d7c:	694a      	ldr	r2, [r1, #20]
 8001d7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d82:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001d84:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d86:	688b      	ldr	r3, [r1, #8]
 8001d88:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d8a:	680b      	ldr	r3, [r1, #0]
 8001d8c:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d8e:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <TIM_Base_SetConfig+0x94>)
 8001d90:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d92:	bf04      	itt	eq
 8001d94:	690b      	ldreq	r3, [r1, #16]
 8001d96:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	6143      	str	r3, [r0, #20]
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40010000 	.word	0x40010000
 8001da4:	40014000 	.word	0x40014000

08001da8 <HAL_TIM_Base_Init>:
{
 8001da8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001daa:	4604      	mov	r4, r0
 8001dac:	b1a0      	cbz	r0, 8001dd8 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001dae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001db2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001db6:	b91b      	cbnz	r3, 8001dc0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001db8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001dbc:	f001 feba 	bl	8003b34 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dc6:	6820      	ldr	r0, [r4, #0]
 8001dc8:	1d21      	adds	r1, r4, #4
 8001dca:	f7ff ff9f 	bl	8001d0c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001dd8:	2001      	movs	r0, #1
}
 8001dda:	bd10      	pop	{r4, pc}

08001ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ddc:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001dde:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001de0:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001de2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001de6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001dea:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dec:	6083      	str	r3, [r0, #8]
 8001dee:	bd10      	pop	{r4, pc}

08001df0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001df0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001df4:	2b01      	cmp	r3, #1
{
 8001df6:	b570      	push	{r4, r5, r6, lr}
 8001df8:	4604      	mov	r4, r0
 8001dfa:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001dfe:	d019      	beq.n	8001e34 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8001e00:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001e04:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001e06:	2301      	movs	r3, #1
 8001e08:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001e0c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001e16:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001e18:	680b      	ldr	r3, [r1, #0]
 8001e1a:	2b40      	cmp	r3, #64	; 0x40
 8001e1c:	d065      	beq.n	8001eea <HAL_TIM_ConfigClockSource+0xfa>
 8001e1e:	d815      	bhi.n	8001e4c <HAL_TIM_ConfigClockSource+0x5c>
 8001e20:	2b10      	cmp	r3, #16
 8001e22:	d00c      	beq.n	8001e3e <HAL_TIM_ConfigClockSource+0x4e>
 8001e24:	d807      	bhi.n	8001e36 <HAL_TIM_ConfigClockSource+0x46>
 8001e26:	b153      	cbz	r3, 8001e3e <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001e28:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001e2a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001e2c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001e30:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001e34:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	d001      	beq.n	8001e3e <HAL_TIM_ConfigClockSource+0x4e>
 8001e3a:	2b30      	cmp	r3, #48	; 0x30
 8001e3c:	d1f4      	bne.n	8001e28 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8001e3e:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e40:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e44:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	e01a      	b.n	8001e82 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8001e4c:	2b60      	cmp	r3, #96	; 0x60
 8001e4e:	d034      	beq.n	8001eba <HAL_TIM_ConfigClockSource+0xca>
 8001e50:	d819      	bhi.n	8001e86 <HAL_TIM_ConfigClockSource+0x96>
 8001e52:	2b50      	cmp	r3, #80	; 0x50
 8001e54:	d1e8      	bne.n	8001e28 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e56:	684a      	ldr	r2, [r1, #4]
 8001e58:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001e5a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e5c:	6a05      	ldr	r5, [r0, #32]
 8001e5e:	f025 0501 	bic.w	r5, r5, #1
 8001e62:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e64:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e66:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e6e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001e72:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001e74:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001e76:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001e78:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e7e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8001e82:	6083      	str	r3, [r0, #8]
 8001e84:	e7d0      	b.n	8001e28 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8001e86:	2b70      	cmp	r3, #112	; 0x70
 8001e88:	d00c      	beq.n	8001ea4 <HAL_TIM_ConfigClockSource+0xb4>
 8001e8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e8e:	d1cb      	bne.n	8001e28 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8001e90:	68cb      	ldr	r3, [r1, #12]
 8001e92:	684a      	ldr	r2, [r1, #4]
 8001e94:	6889      	ldr	r1, [r1, #8]
 8001e96:	f7ff ffa1 	bl	8001ddc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e9a:	6822      	ldr	r2, [r4, #0]
 8001e9c:	6893      	ldr	r3, [r2, #8]
 8001e9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea2:	e008      	b.n	8001eb6 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8001ea4:	68cb      	ldr	r3, [r1, #12]
 8001ea6:	684a      	ldr	r2, [r1, #4]
 8001ea8:	6889      	ldr	r1, [r1, #8]
 8001eaa:	f7ff ff97 	bl	8001ddc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001eae:	6822      	ldr	r2, [r4, #0]
 8001eb0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001eb2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001eb6:	6093      	str	r3, [r2, #8]
      break;
 8001eb8:	e7b6      	b.n	8001e28 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001eba:	684d      	ldr	r5, [r1, #4]
 8001ebc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ebe:	6a01      	ldr	r1, [r0, #32]
 8001ec0:	f021 0110 	bic.w	r1, r1, #16
 8001ec4:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ec6:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001ec8:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001eca:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ece:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ed2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ed6:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001eda:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001edc:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001ede:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ee4:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001ee8:	e7cb      	b.n	8001e82 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eea:	684a      	ldr	r2, [r1, #4]
 8001eec:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001eee:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ef0:	6a05      	ldr	r5, [r0, #32]
 8001ef2:	f025 0501 	bic.w	r5, r5, #1
 8001ef6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ef8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001efa:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001efe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f02:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001f06:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001f08:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001f0a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001f0c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f12:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001f16:	e7b4      	b.n	8001e82 <HAL_TIM_ConfigClockSource+0x92>

08001f18 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f18:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f1c:	2b01      	cmp	r3, #1
{
 8001f1e:	b530      	push	{r4, r5, lr}
 8001f20:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001f24:	d02d      	beq.n	8001f82 <HAL_TIMEx_MasterConfigSynchronization+0x6a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f26:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f2a:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f2c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8001f2e:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f30:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8001f34:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f36:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8001f38:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001f3c:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f3e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f40:	4c11      	ldr	r4, [pc, #68]	; (8001f88 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 8001f42:	42a3      	cmp	r3, r4
 8001f44:	d012      	beq.n	8001f6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8001f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4a:	d00f      	beq.n	8001f6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8001f4c:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8001f50:	42a3      	cmp	r3, r4
 8001f52:	d00b      	beq.n	8001f6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8001f54:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f58:	42a3      	cmp	r3, r4
 8001f5a:	d007      	beq.n	8001f6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8001f5c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f60:	42a3      	cmp	r3, r4
 8001f62:	d003      	beq.n	8001f6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8001f64:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8001f68:	42a3      	cmp	r3, r4
 8001f6a:	d104      	bne.n	8001f76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f6c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001f6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f72:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f76:	2301      	movs	r3, #1
 8001f78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001f82:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001f84:	bd30      	pop	{r4, r5, pc}
 8001f86:	bf00      	nop
 8001f88:	40010000 	.word	0x40010000

08001f8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f8c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f8e:	6803      	ldr	r3, [r0, #0]
 8001f90:	68c1      	ldr	r1, [r0, #12]
 8001f92:	691a      	ldr	r2, [r3, #16]
{
 8001f94:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f96:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f9e:	6925      	ldr	r5, [r4, #16]
 8001fa0:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001fa2:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fa4:	69c0      	ldr	r0, [r0, #28]
 8001fa6:	432a      	orrs	r2, r5
 8001fa8:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001faa:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fae:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8001fb0:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fb4:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fba:	695a      	ldr	r2, [r3, #20]
 8001fbc:	69a1      	ldr	r1, [r4, #24]
 8001fbe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001fc2:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fc4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fc8:	615a      	str	r2, [r3, #20]
 8001fca:	4a25      	ldr	r2, [pc, #148]	; (8002060 <UART_SetConfig+0xd4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fcc:	d129      	bne.n	8002022 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d003      	beq.n	8001fda <UART_SetConfig+0x4e>
 8001fd2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d120      	bne.n	800201c <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001fda:	f7ff fd57 	bl	8001a8c <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001fde:	6862      	ldr	r2, [r4, #4]
 8001fe0:	6825      	ldr	r5, [r4, #0]
 8001fe2:	1892      	adds	r2, r2, r2
 8001fe4:	f04f 0300 	mov.w	r3, #0
 8001fe8:	f04f 0119 	mov.w	r1, #25
 8001fec:	415b      	adcs	r3, r3
 8001fee:	fba0 0101 	umull	r0, r1, r0, r1
 8001ff2:	f7fe f8f7 	bl	80001e4 <__aeabi_uldivmod>
 8001ff6:	2164      	movs	r1, #100	; 0x64
 8001ff8:	fbb0 f4f1 	udiv	r4, r0, r1
 8001ffc:	fb01 0314 	mls	r3, r1, r4, r0
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	3332      	adds	r3, #50	; 0x32
 8002004:	fbb3 f3f1 	udiv	r3, r3, r1
 8002008:	f003 0207 	and.w	r2, r3, #7
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8002012:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002016:	4413      	add	r3, r2
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002018:	60ab      	str	r3, [r5, #8]
 800201a:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 800201c:	f7ff fd26 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
 8002020:	e7dd      	b.n	8001fde <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002022:	4293      	cmp	r3, r2
 8002024:	d002      	beq.n	800202c <UART_SetConfig+0xa0>
 8002026:	4a0f      	ldr	r2, [pc, #60]	; (8002064 <UART_SetConfig+0xd8>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d116      	bne.n	800205a <UART_SetConfig+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
 800202c:	f7ff fd2e 	bl	8001a8c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002030:	6863      	ldr	r3, [r4, #4]
 8002032:	6825      	ldr	r5, [r4, #0]
 8002034:	2119      	movs	r1, #25
 8002036:	009a      	lsls	r2, r3, #2
 8002038:	fba0 0101 	umull	r0, r1, r0, r1
 800203c:	0f9b      	lsrs	r3, r3, #30
 800203e:	f7fe f8d1 	bl	80001e4 <__aeabi_uldivmod>
 8002042:	2264      	movs	r2, #100	; 0x64
 8002044:	fbb0 f1f2 	udiv	r1, r0, r2
 8002048:	fb02 0311 	mls	r3, r2, r1, r0
 800204c:	011b      	lsls	r3, r3, #4
 800204e:	3332      	adds	r3, #50	; 0x32
 8002050:	fbb3 f3f2 	udiv	r3, r3, r2
 8002054:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8002058:	e7de      	b.n	8002018 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK1Freq();
 800205a:	f7ff fd07 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
 800205e:	e7e7      	b.n	8002030 <UART_SetConfig+0xa4>
 8002060:	40011000 	.word	0x40011000
 8002064:	40011400 	.word	0x40011400

08002068 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800206a:	4604      	mov	r4, r0
 800206c:	460e      	mov	r6, r1
 800206e:	4617      	mov	r7, r2
 8002070:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002072:	6821      	ldr	r1, [r4, #0]
 8002074:	680b      	ldr	r3, [r1, #0]
 8002076:	ea36 0303 	bics.w	r3, r6, r3
 800207a:	d101      	bne.n	8002080 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 800207c:	2000      	movs	r0, #0
}
 800207e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002080:	1c6b      	adds	r3, r5, #1
 8002082:	d0f7      	beq.n	8002074 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002084:	b995      	cbnz	r5, 80020ac <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002086:	6823      	ldr	r3, [r4, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800208e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002090:	695a      	ldr	r2, [r3, #20]
 8002092:	f022 0201 	bic.w	r2, r2, #1
 8002096:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002098:	2320      	movs	r3, #32
 800209a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800209e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80020a2:	2300      	movs	r3, #0
 80020a4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80020a8:	2003      	movs	r0, #3
 80020aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020ac:	f7fe fa6c 	bl	8000588 <HAL_GetTick>
 80020b0:	1bc0      	subs	r0, r0, r7
 80020b2:	4285      	cmp	r5, r0
 80020b4:	d2dd      	bcs.n	8002072 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80020b6:	e7e6      	b.n	8002086 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080020b8 <HAL_UART_Init>:
{
 80020b8:	b510      	push	{r4, lr}
  if (huart == NULL)
 80020ba:	4604      	mov	r4, r0
 80020bc:	b340      	cbz	r0, 8002110 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80020be:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80020c2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020c6:	b91b      	cbnz	r3, 80020d0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80020c8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80020cc:	f001 fd5a 	bl	8003b84 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80020d0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80020d2:	2324      	movs	r3, #36	; 0x24
 80020d4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80020d8:	68d3      	ldr	r3, [r2, #12]
 80020da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020de:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80020e0:	4620      	mov	r0, r4
 80020e2:	f7ff ff53 	bl	8001f8c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020e6:	6823      	ldr	r3, [r4, #0]
 80020e8:	691a      	ldr	r2, [r3, #16]
 80020ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020ee:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020f0:	695a      	ldr	r2, [r3, #20]
 80020f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020f6:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020fe:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002100:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002102:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002104:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002106:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800210a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800210e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
}
 8002112:	bd10      	pop	{r4, pc}

08002114 <HAL_UART_Transmit>:
{
 8002114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002118:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800211a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800211e:	2b20      	cmp	r3, #32
{
 8002120:	4604      	mov	r4, r0
 8002122:	460d      	mov	r5, r1
 8002124:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002126:	d151      	bne.n	80021cc <HAL_UART_Transmit+0xb8>
    if ((pData == NULL) || (Size == 0U))
 8002128:	2900      	cmp	r1, #0
 800212a:	d04c      	beq.n	80021c6 <HAL_UART_Transmit+0xb2>
 800212c:	2a00      	cmp	r2, #0
 800212e:	d04a      	beq.n	80021c6 <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 8002130:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002134:	2b01      	cmp	r3, #1
 8002136:	d049      	beq.n	80021cc <HAL_UART_Transmit+0xb8>
 8002138:	2301      	movs	r3, #1
 800213a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800213e:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002142:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002144:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002148:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800214c:	f7fe fa1c 	bl	8000588 <HAL_GetTick>
    huart->TxXferSize = Size;
 8002150:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8002154:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002156:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 800215a:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 800215e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002160:	b29b      	uxth	r3, r3
 8002162:	b95b      	cbnz	r3, 800217c <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002164:	463b      	mov	r3, r7
 8002166:	4632      	mov	r2, r6
 8002168:	2140      	movs	r1, #64	; 0x40
 800216a:	4620      	mov	r0, r4
 800216c:	f7ff ff7c 	bl	8002068 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002170:	b9a0      	cbnz	r0, 800219c <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 8002172:	2320      	movs	r3, #32
 8002174:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->TxXferCount--;
 800217c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800217e:	3b01      	subs	r3, #1
 8002180:	b29b      	uxth	r3, r3
 8002182:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002184:	68a3      	ldr	r3, [r4, #8]
 8002186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800218a:	4632      	mov	r2, r6
 800218c:	463b      	mov	r3, r7
 800218e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002192:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002194:	d10e      	bne.n	80021b4 <HAL_UART_Transmit+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002196:	f7ff ff67 	bl	8002068 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800219a:	b110      	cbz	r0, 80021a2 <HAL_UART_Transmit+0x8e>
          return HAL_TIMEOUT;
 800219c:	2003      	movs	r0, #3
 800219e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80021a2:	882b      	ldrh	r3, [r5, #0]
 80021a4:	6822      	ldr	r2, [r4, #0]
 80021a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021aa:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80021ac:	6923      	ldr	r3, [r4, #16]
 80021ae:	b943      	cbnz	r3, 80021c2 <HAL_UART_Transmit+0xae>
          pData += 2U;
 80021b0:	3502      	adds	r5, #2
 80021b2:	e7d4      	b.n	800215e <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021b4:	f7ff ff58 	bl	8002068 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80021b8:	2800      	cmp	r0, #0
 80021ba:	d1ef      	bne.n	800219c <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80021bc:	6823      	ldr	r3, [r4, #0]
 80021be:	782a      	ldrb	r2, [r5, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	3501      	adds	r5, #1
 80021c4:	e7cb      	b.n	800215e <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 80021c6:	2001      	movs	r0, #1
 80021c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 80021cc:	2002      	movs	r0, #2
}
 80021ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

080021d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80021d4:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80021d6:	3b01      	subs	r3, #1
 80021d8:	d101      	bne.n	80021de <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80021da:	2003      	movs	r0, #3
 80021dc:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80021de:	6902      	ldr	r2, [r0, #16]
 80021e0:	2a00      	cmp	r2, #0
 80021e2:	daf8      	bge.n	80021d6 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80021e4:	6903      	ldr	r3, [r0, #16]
 80021e6:	4a06      	ldr	r2, [pc, #24]	; (8002200 <USB_CoreReset+0x2c>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80021ee:	3a01      	subs	r2, #1
 80021f0:	d0f3      	beq.n	80021da <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80021f2:	6903      	ldr	r3, [r0, #16]
 80021f4:	f013 0301 	ands.w	r3, r3, #1
 80021f8:	d1f9      	bne.n	80021ee <USB_CoreReset+0x1a>

  return HAL_OK;
 80021fa:	4618      	mov	r0, r3
}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	00030d41 	.word	0x00030d41

08002204 <USB_CoreInit>:
{
 8002204:	b084      	sub	sp, #16
 8002206:	b538      	push	{r3, r4, r5, lr}
 8002208:	ad05      	add	r5, sp, #20
 800220a:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800220e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002210:	2b01      	cmp	r3, #1
{
 8002212:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002214:	d125      	bne.n	8002262 <USB_CoreInit+0x5e>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002216:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800221c:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800221e:	68c3      	ldr	r3, [r0, #12]
 8002220:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002228:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800222a:	68c3      	ldr	r3, [r0, #12]
 800222c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002230:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8002232:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002234:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002236:	bf02      	ittt	eq
 8002238:	68c3      	ldreq	r3, [r0, #12]
 800223a:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 800223e:	60c3      	streq	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8002240:	f7ff ffc8 	bl	80021d4 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8002244:	9b08      	ldr	r3, [sp, #32]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d107      	bne.n	800225a <USB_CoreInit+0x56>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800224a:	68a3      	ldr	r3, [r4, #8]
 800224c:	f043 0306 	orr.w	r3, r3, #6
 8002250:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002252:	68a3      	ldr	r3, [r4, #8]
 8002254:	f043 0320 	orr.w	r3, r3, #32
 8002258:	60a3      	str	r3, [r4, #8]
}
 800225a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800225e:	b004      	add	sp, #16
 8002260:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002262:	68c3      	ldr	r3, [r0, #12]
 8002264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002268:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800226a:	f7ff ffb3 	bl	80021d4 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 800226e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002270:	b923      	cbnz	r3, 800227c <USB_CoreInit+0x78>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002272:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002278:	63a3      	str	r3, [r4, #56]	; 0x38
 800227a:	e7e3      	b.n	8002244 <USB_CoreInit+0x40>
 800227c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800227e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002282:	e7f9      	b.n	8002278 <USB_CoreInit+0x74>

08002284 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8002284:	2a02      	cmp	r2, #2
 8002286:	d158      	bne.n	800233a <USB_SetTurnaroundTime+0xb6>
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8002288:	4b2e      	ldr	r3, [pc, #184]	; (8002344 <USB_SetTurnaroundTime+0xc0>)
 800228a:	4a2f      	ldr	r2, [pc, #188]	; (8002348 <USB_SetTurnaroundTime+0xc4>)
 800228c:	440b      	add	r3, r1
 800228e:	4293      	cmp	r3, r2
 8002290:	d947      	bls.n	8002322 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8002292:	4b2e      	ldr	r3, [pc, #184]	; (800234c <USB_SetTurnaroundTime+0xc8>)
 8002294:	4a2e      	ldr	r2, [pc, #184]	; (8002350 <USB_SetTurnaroundTime+0xcc>)
 8002296:	440b      	add	r3, r1
 8002298:	4293      	cmp	r3, r2
 800229a:	d944      	bls.n	8002326 <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800229c:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 80022a0:	4a2c      	ldr	r2, [pc, #176]	; (8002354 <USB_SetTurnaroundTime+0xd0>)
 80022a2:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d93f      	bls.n	800232a <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80022aa:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 80022ae:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 80022b2:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 80022b6:	32a0      	adds	r2, #160	; 0xa0
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d938      	bls.n	800232e <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80022bc:	4b26      	ldr	r3, [pc, #152]	; (8002358 <USB_SetTurnaroundTime+0xd4>)
 80022be:	4a27      	ldr	r2, [pc, #156]	; (800235c <USB_SetTurnaroundTime+0xd8>)
 80022c0:	440b      	add	r3, r1
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d935      	bls.n	8002332 <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80022c6:	4b26      	ldr	r3, [pc, #152]	; (8002360 <USB_SetTurnaroundTime+0xdc>)
 80022c8:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 80022cc:	440b      	add	r3, r1
 80022ce:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d92f      	bls.n	8002336 <USB_SetTurnaroundTime+0xb2>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80022d6:	4b23      	ldr	r3, [pc, #140]	; (8002364 <USB_SetTurnaroundTime+0xe0>)
 80022d8:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 80022dc:	440b      	add	r3, r1
 80022de:	f502 7220 	add.w	r2, r2, #640	; 0x280
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d929      	bls.n	800233a <USB_SetTurnaroundTime+0xb6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80022e6:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 80022ea:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 80022ee:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 80022f2:	f502 7258 	add.w	r2, r2, #864	; 0x360
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d921      	bls.n	800233e <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80022fa:	4b1b      	ldr	r3, [pc, #108]	; (8002368 <USB_SetTurnaroundTime+0xe4>)
      UsbTrd = 0x6U;
 80022fc:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8002300:	440b      	add	r3, r1
      UsbTrd = 0x6U;
 8002302:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 8002306:	4293      	cmp	r3, r2
 8002308:	bf94      	ite	ls
 800230a:	2307      	movls	r3, #7
 800230c:	2306      	movhi	r3, #6
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800230e:	68c2      	ldr	r2, [r0, #12]
 8002310:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8002314:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8002316:	68c2      	ldr	r2, [r0, #12]
 8002318:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
 800231c:	60c3      	str	r3, [r0, #12]
}
 800231e:	2000      	movs	r0, #0
 8002320:	4770      	bx	lr
      UsbTrd = 0xFU;
 8002322:	230f      	movs	r3, #15
 8002324:	e7f3      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xEU;
 8002326:	230e      	movs	r3, #14
 8002328:	e7f1      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xDU;
 800232a:	230d      	movs	r3, #13
 800232c:	e7ef      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xCU;
 800232e:	230c      	movs	r3, #12
 8002330:	e7ed      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xBU;
 8002332:	230b      	movs	r3, #11
 8002334:	e7eb      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0xAU;
 8002336:	230a      	movs	r3, #10
 8002338:	e7e9      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 800233a:	2309      	movs	r3, #9
 800233c:	e7e7      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
      UsbTrd = 0x8U;
 800233e:	2308      	movs	r3, #8
 8002340:	e7e5      	b.n	800230e <USB_SetTurnaroundTime+0x8a>
 8002342:	bf00      	nop
 8002344:	ff275340 	.word	0xff275340
 8002348:	000c34ff 	.word	0x000c34ff
 800234c:	ff1b1e40 	.word	0xff1b1e40
 8002350:	000f423f 	.word	0x000f423f
 8002354:	00124f7f 	.word	0x00124f7f
 8002358:	fee5b660 	.word	0xfee5b660
 800235c:	0016e35f 	.word	0x0016e35f
 8002360:	feced300 	.word	0xfeced300
 8002364:	feb35bc0 	.word	0xfeb35bc0
 8002368:	fe5954e0 	.word	0xfe5954e0

0800236c <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800236c:	6883      	ldr	r3, [r0, #8]
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6083      	str	r3, [r0, #8]
}
 8002374:	2000      	movs	r0, #0
 8002376:	4770      	bx	lr

08002378 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002378:	6883      	ldr	r3, [r0, #8]
 800237a:	f023 0301 	bic.w	r3, r3, #1
 800237e:	6083      	str	r3, [r0, #8]
}
 8002380:	2000      	movs	r0, #0
 8002382:	4770      	bx	lr

08002384 <USB_SetCurrentMode>:
{
 8002384:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002386:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8002388:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800238a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800238e:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8002390:	d108      	bne.n	80023a4 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002392:	68c3      	ldr	r3, [r0, #12]
 8002394:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002398:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800239a:	2032      	movs	r0, #50	; 0x32
 800239c:	f7fe f8fa 	bl	8000594 <HAL_Delay>
  return HAL_OK;
 80023a0:	2000      	movs	r0, #0
 80023a2:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 80023a4:	b919      	cbnz	r1, 80023ae <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80023a6:	68c3      	ldr	r3, [r0, #12]
 80023a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80023ac:	e7f4      	b.n	8002398 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 80023ae:	2001      	movs	r0, #1
}
 80023b0:	bd08      	pop	{r3, pc}
	...

080023b4 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80023b4:	0189      	lsls	r1, r1, #6
 80023b6:	f041 0120 	orr.w	r1, r1, #32
 80023ba:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <USB_FlushTxFifo+0x20>)
 80023bc:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 80023be:	3a01      	subs	r2, #1
 80023c0:	d005      	beq.n	80023ce <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80023c2:	6903      	ldr	r3, [r0, #16]
 80023c4:	f013 0320 	ands.w	r3, r3, #32
 80023c8:	d1f9      	bne.n	80023be <USB_FlushTxFifo+0xa>
  return HAL_OK;
 80023ca:	4618      	mov	r0, r3
 80023cc:	4770      	bx	lr
      return HAL_TIMEOUT;
 80023ce:	2003      	movs	r0, #3
}
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	00030d41 	.word	0x00030d41

080023d8 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80023d8:	2310      	movs	r3, #16
 80023da:	4a06      	ldr	r2, [pc, #24]	; (80023f4 <USB_FlushRxFifo+0x1c>)
 80023dc:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 80023de:	3a01      	subs	r2, #1
 80023e0:	d005      	beq.n	80023ee <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80023e2:	6903      	ldr	r3, [r0, #16]
 80023e4:	f013 0310 	ands.w	r3, r3, #16
 80023e8:	d1f9      	bne.n	80023de <USB_FlushRxFifo+0x6>
  return HAL_OK;
 80023ea:	4618      	mov	r0, r3
 80023ec:	4770      	bx	lr
      return HAL_TIMEOUT;
 80023ee:	2003      	movs	r0, #3
}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	00030d41 	.word	0x00030d41

080023f8 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80023f8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80023fc:	4319      	orrs	r1, r3
 80023fe:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8002402:	2000      	movs	r0, #0
 8002404:	4770      	bx	lr
	...

08002408 <USB_DevInit>:
{
 8002408:	b084      	sub	sp, #16
 800240a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800240e:	4604      	mov	r4, r0
 8002410:	a809      	add	r0, sp, #36	; 0x24
 8002412:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8002416:	2300      	movs	r3, #0
 8002418:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800241a:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800241c:	4688      	mov	r8, r1
    USBx->DIEPTXF[i] = 0U;
 800241e:	4619      	mov	r1, r3
 8002420:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8002424:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 8002428:	3301      	adds	r3, #1
 800242a:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 800242c:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800242e:	d1f7      	bne.n	8002420 <USB_DevInit+0x18>
  if (cfg.vbus_sensing_enable == 0U)
 8002430:	2e00      	cmp	r6, #0
 8002432:	d173      	bne.n	800251c <USB_DevInit+0x114>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8002434:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002436:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800243a:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800243c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800243e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002442:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8002444:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800244a:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 800244c:	2300      	movs	r3, #0
 800244e:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8002452:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8002456:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800245a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800245c:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800245e:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002462:	d165      	bne.n	8002530 <USB_DevInit+0x128>
    if (cfg.speed == USBD_HS_SPEED)
 8002464:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002466:	2900      	cmp	r1, #0
 8002468:	d160      	bne.n	800252c <USB_DevInit+0x124>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800246a:	4620      	mov	r0, r4
 800246c:	f7ff ffc4 	bl	80023f8 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002470:	2110      	movs	r1, #16
 8002472:	4620      	mov	r0, r4
 8002474:	f7ff ff9e 	bl	80023b4 <USB_FlushTxFifo>
 8002478:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800247a:	4620      	mov	r0, r4
 800247c:	f7ff ffac 	bl	80023d8 <USB_FlushRxFifo>
 8002480:	2800      	cmp	r0, #0
 8002482:	d157      	bne.n	8002534 <USB_DevInit+0x12c>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002484:	1c08      	adds	r0, r1, #0
 8002486:	bf18      	it	ne
 8002488:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	612b      	str	r3, [r5, #16]
 800248e:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DOEPMSK = 0U;
 8002492:	616b      	str	r3, [r5, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 8002494:	4619      	mov	r1, r3
  USBx_DEVICE->DAINTMSK = 0U;
 8002496:	61eb      	str	r3, [r5, #28]
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8002498:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800249c:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80024a0:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80024a4:	4543      	cmp	r3, r8
 80024a6:	d147      	bne.n	8002538 <USB_DevInit+0x130>
 80024a8:	2100      	movs	r1, #0
 80024aa:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80024ae:	468e      	mov	lr, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80024b0:	f04f 4c90 	mov.w	ip, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80024b4:	f04f 6800 	mov.w	r8, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80024b8:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80024bc:	428b      	cmp	r3, r1
 80024be:	d14e      	bne.n	800255e <USB_DevInit+0x156>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80024c0:	692b      	ldr	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 80024c2:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80024c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024c8:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 80024ca:	d107      	bne.n	80024dc <USB_DevInit+0xd4>
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80024cc:	4b2e      	ldr	r3, [pc, #184]	; (8002588 <USB_DevInit+0x180>)
 80024ce:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80024d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80024d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d6:	f043 0303 	orr.w	r3, r3, #3
 80024da:	632b      	str	r3, [r5, #48]	; 0x30
  USBx->GINTMSK = 0U;
 80024dc:	2300      	movs	r3, #0
 80024de:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80024e0:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80024e4:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80024e6:	b91f      	cbnz	r7, 80024f0 <USB_DevInit+0xe8>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80024e8:	69a3      	ldr	r3, [r4, #24]
 80024ea:	f043 0310 	orr.w	r3, r3, #16
 80024ee:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80024f0:	69a2      	ldr	r2, [r4, #24]
 80024f2:	4b26      	ldr	r3, [pc, #152]	; (800258c <USB_DevInit+0x184>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80024f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80024fa:	b11b      	cbz	r3, 8002504 <USB_DevInit+0xfc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80024fc:	69a3      	ldr	r3, [r4, #24]
 80024fe:	f043 0308 	orr.w	r3, r3, #8
 8002502:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8002504:	2e01      	cmp	r6, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002506:	bf01      	itttt	eq
 8002508:	69a3      	ldreq	r3, [r4, #24]
 800250a:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800250e:	f043 0304 	orreq.w	r3, r3, #4
 8002512:	61a3      	streq	r3, [r4, #24]
}
 8002514:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002518:	b004      	add	sp, #16
 800251a:	4770      	bx	lr
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002522:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8002524:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002526:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800252a:	e78e      	b.n	800244a <USB_DevInit+0x42>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800252c:	4619      	mov	r1, r3
 800252e:	e79c      	b.n	800246a <USB_DevInit+0x62>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8002530:	2103      	movs	r1, #3
 8002532:	e79a      	b.n	800246a <USB_DevInit+0x62>
 8002534:	2001      	movs	r0, #1
 8002536:	e7a8      	b.n	800248a <USB_DevInit+0x82>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8002538:	f8d2 a000 	ldr.w	sl, [r2]
 800253c:	f1ba 0f00 	cmp.w	sl, #0
 8002540:	da0b      	bge.n	800255a <USB_DevInit+0x152>
      if (i == 0U)
 8002542:	b93b      	cbnz	r3, 8002554 <USB_DevInit+0x14c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8002544:	f8c2 c000 	str.w	ip, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8002548:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800254a:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800254c:	f8c2 9008 	str.w	r9, [r2, #8]
 8002550:	3220      	adds	r2, #32
 8002552:	e7a7      	b.n	80024a4 <USB_DevInit+0x9c>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8002554:	f8c2 e000 	str.w	lr, [r2]
 8002558:	e7f6      	b.n	8002548 <USB_DevInit+0x140>
      USBx_INEP(i)->DIEPCTL = 0U;
 800255a:	6011      	str	r1, [r2, #0]
 800255c:	e7f4      	b.n	8002548 <USB_DevInit+0x140>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800255e:	f8d2 a000 	ldr.w	sl, [r2]
 8002562:	f1ba 0f00 	cmp.w	sl, #0
 8002566:	da0c      	bge.n	8002582 <USB_DevInit+0x17a>
      if (i == 0U)
 8002568:	b941      	cbnz	r1, 800257c <USB_DevInit+0x174>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800256a:	f8c2 8000 	str.w	r8, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800256e:	f8c2 e010 	str.w	lr, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002572:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8002574:	f8c2 9008 	str.w	r9, [r2, #8]
 8002578:	3220      	adds	r2, #32
 800257a:	e79f      	b.n	80024bc <USB_DevInit+0xb4>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800257c:	f8c2 c000 	str.w	ip, [r2]
 8002580:	e7f5      	b.n	800256e <USB_DevInit+0x166>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002582:	f8c2 e000 	str.w	lr, [r2]
 8002586:	e7f2      	b.n	800256e <USB_DevInit+0x166>
 8002588:	00800100 	.word	0x00800100
 800258c:	803c3800 	.word	0x803c3800

08002590 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8002590:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8002594:	f013 0006 	ands.w	r0, r3, #6
 8002598:	d004      	beq.n	80025a4 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800259a:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800259e:	bf14      	ite	ne
 80025a0:	2002      	movne	r0, #2
 80025a2:	200f      	moveq	r0, #15
}
 80025a4:	4770      	bx	lr

080025a6 <USB_ActivateEndpoint>:
{
 80025a6:	b570      	push	{r4, r5, r6, lr}
  if (ep->is_in == 1U)
 80025a8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 80025aa:	780c      	ldrb	r4, [r1, #0]
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80025ac:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 80025b0:	f500 6300 	add.w	r3, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 80025b4:	2a01      	cmp	r2, #1
 80025b6:	f004 050f 	and.w	r5, r4, #15
 80025ba:	d11b      	bne.n	80025f4 <USB_ActivateEndpoint+0x4e>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80025bc:	40aa      	lsls	r2, r5
 80025be:	4332      	orrs	r2, r6
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80025c0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80025c4:	61da      	str	r2, [r3, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80025c6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80025ca:	041a      	lsls	r2, r3, #16
 80025cc:	d410      	bmi.n	80025f0 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80025ce:	688b      	ldr	r3, [r1, #8]
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80025d0:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80025d2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80025d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025e2:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80025e6:	ea43 5384 	orr.w	r3, r3, r4, lsl #22
 80025ea:	4313      	orrs	r3, r2
 80025ec:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 80025f0:	2000      	movs	r0, #0
 80025f2:	bd70      	pop	{r4, r5, r6, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80025f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80025f8:	40aa      	lsls	r2, r5
 80025fa:	4332      	orrs	r2, r6
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80025fc:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8002600:	61da      	str	r2, [r3, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8002602:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002606:	041b      	lsls	r3, r3, #16
 8002608:	d4f2      	bmi.n	80025f0 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800260a:	688b      	ldr	r3, [r1, #8]
                                    ((uint32_t)ep->type << 18) |
 800260c:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800260e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8002612:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800261e:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8002622:	4313      	orrs	r3, r2
 8002624:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8002628:	e7e2      	b.n	80025f0 <USB_ActivateEndpoint+0x4a>
	...

0800262c <USB_DeactivateEndpoint>:
{
 800262c:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 800262e:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8002630:	780c      	ldrb	r4, [r1, #0]
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8002632:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 8002636:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 800263a:	2b01      	cmp	r3, #1
 800263c:	f004 050f 	and.w	r5, r4, #15
 8002640:	d110      	bne.n	8002664 <USB_DeactivateEndpoint+0x38>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8002642:	40ab      	lsls	r3, r5
 8002644:	43db      	mvns	r3, r3
 8002646:	4019      	ands	r1, r3
 8002648:	63d1      	str	r1, [r2, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800264a:	69d1      	ldr	r1, [r2, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800264c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8002650:	400b      	ands	r3, r1
 8002652:	61d3      	str	r3, [r2, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8002654:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <USB_DeactivateEndpoint+0x5c>)
 800265a:	4013      	ands	r3, r2
 800265c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8002660:	2000      	movs	r0, #0
 8002662:	bd30      	pop	{r4, r5, pc}
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8002664:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002668:	40ab      	lsls	r3, r5
 800266a:	43db      	mvns	r3, r3
 800266c:	4019      	ands	r1, r3
 800266e:	63d1      	str	r1, [r2, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8002670:	69d1      	ldr	r1, [r2, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8002672:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8002676:	400b      	ands	r3, r1
 8002678:	61d3      	str	r3, [r2, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800267a:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800267e:	4b03      	ldr	r3, [pc, #12]	; (800268c <USB_DeactivateEndpoint+0x60>)
 8002680:	4013      	ands	r3, r2
 8002682:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8002686:	e7eb      	b.n	8002660 <USB_DeactivateEndpoint+0x34>
 8002688:	ec337800 	.word	0xec337800
 800268c:	eff37800 	.word	0xeff37800

08002690 <USB_EP0StartXfer>:
{
 8002690:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 8002692:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8002694:	780c      	ldrb	r4, [r1, #0]
 8002696:	694e      	ldr	r6, [r1, #20]
 8002698:	4f41      	ldr	r7, [pc, #260]	; (80027a0 <USB_EP0StartXfer+0x110>)
  if (ep->is_in == 1U)
 800269a:	2b01      	cmp	r3, #1
 800269c:	f04f 0320 	mov.w	r3, #32
 80026a0:	d159      	bne.n	8002756 <USB_EP0StartXfer+0xc6>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80026a2:	fb13 0304 	smlabb	r3, r3, r4, r0
    if (ep->xfer_len == 0U)
 80026a6:	bb36      	cbnz	r6, 80026f6 <USB_EP0StartXfer+0x66>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80026a8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80026ac:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80026b0:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80026b4:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80026b8:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80026bc:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80026c0:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80026c4:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80026c8:	402f      	ands	r7, r5
 80026ca:	f8c3 7910 	str.w	r7, [r3, #2320]	; 0x910
    if (dma == 1U)
 80026ce:	2a01      	cmp	r2, #1
 80026d0:	f04f 0320 	mov.w	r3, #32
 80026d4:	d129      	bne.n	800272a <USB_EP0StartXfer+0x9a>
      if ((uint32_t)ep->dma_addr != 0U)
 80026d6:	690a      	ldr	r2, [r1, #16]
 80026d8:	b11a      	cbz	r2, 80026e2 <USB_EP0StartXfer+0x52>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80026da:	fb13 0304 	smlabb	r3, r3, r4, r0
 80026de:	f8c3 2914 	str.w	r2, [r3, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80026e2:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 80026e6:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80026ea:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80026ee:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
}
 80026f2:	2000      	movs	r0, #0
 80026f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80026f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026fa:	691d      	ldr	r5, [r3, #16]
 80026fc:	402f      	ands	r7, r5
 80026fe:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8002700:	691d      	ldr	r5, [r3, #16]
 8002702:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8002706:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800270a:	611d      	str	r5, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800270c:	688d      	ldr	r5, [r1, #8]
 800270e:	42ae      	cmp	r6, r5
        ep->xfer_len = ep->maxpacket;
 8002710:	bf88      	it	hi
 8002712:	614d      	strhi	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8002714:	691d      	ldr	r5, [r3, #16]
 8002716:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800271a:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800271c:	694d      	ldr	r5, [r1, #20]
 800271e:	691e      	ldr	r6, [r3, #16]
 8002720:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002724:	4335      	orrs	r5, r6
 8002726:	611d      	str	r5, [r3, #16]
 8002728:	e7d1      	b.n	80026ce <USB_EP0StartXfer+0x3e>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800272a:	fb13 0404 	smlabb	r4, r3, r4, r0
 800272e:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8002732:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8002736:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800273a:	694b      	ldr	r3, [r1, #20]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0d8      	beq.n	80026f2 <USB_EP0StartXfer+0x62>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8002740:	780a      	ldrb	r2, [r1, #0]
 8002742:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8002746:	f002 010f 	and.w	r1, r2, #15
 800274a:	2201      	movs	r2, #1
 800274c:	408a      	lsls	r2, r1
 800274e:	431a      	orrs	r2, r3
 8002750:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 8002754:	e7cd      	b.n	80026f2 <USB_EP0StartXfer+0x62>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002756:	fb13 0004 	smlabb	r0, r3, r4, r0
 800275a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800275e:	691c      	ldr	r4, [r3, #16]
 8002760:	4027      	ands	r7, r4
 8002762:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8002764:	691c      	ldr	r4, [r3, #16]
 8002766:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800276a:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800276e:	611c      	str	r4, [r3, #16]
 8002770:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 8002772:	b106      	cbz	r6, 8002776 <USB_EP0StartXfer+0xe6>
      ep->xfer_len = ep->maxpacket;
 8002774:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002776:	691d      	ldr	r5, [r3, #16]
 8002778:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800277c:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800277e:	691d      	ldr	r5, [r3, #16]
 8002780:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8002784:	432c      	orrs	r4, r5
    if (dma == 1U)
 8002786:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8002788:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800278a:	d102      	bne.n	8002792 <USB_EP0StartXfer+0x102>
      if ((uint32_t)ep->xfer_buff != 0U)
 800278c:	68ca      	ldr	r2, [r1, #12]
 800278e:	b102      	cbz	r2, 8002792 <USB_EP0StartXfer+0x102>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8002790:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8002792:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002796:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800279a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800279e:	e7a8      	b.n	80026f2 <USB_EP0StartXfer+0x62>
 80027a0:	fff80000 	.word	0xfff80000

080027a4 <USB_WritePacket>:
{
 80027a4:	b510      	push	{r4, lr}
 80027a6:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 80027aa:	b94c      	cbnz	r4, 80027c0 <USB_WritePacket+0x1c>
    count32b = ((uint32_t)len + 3U) / 4U;
 80027ac:	3303      	adds	r3, #3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80027ae:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 80027b2:	f023 0303 	bic.w	r3, r3, #3
 80027b6:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80027ba:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++)
 80027bc:	4299      	cmp	r1, r3
 80027be:	d101      	bne.n	80027c4 <USB_WritePacket+0x20>
}
 80027c0:	2000      	movs	r0, #0
 80027c2:	bd10      	pop	{r4, pc}
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80027c4:	f851 2b04 	ldr.w	r2, [r1], #4
 80027c8:	6002      	str	r2, [r0, #0]
 80027ca:	e7f7      	b.n	80027bc <USB_WritePacket+0x18>

080027cc <USB_EPStartXfer>:
{
 80027cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 80027ce:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 80027d0:	780e      	ldrb	r6, [r1, #0]
 80027d2:	4f73      	ldr	r7, [pc, #460]	; (80029a0 <USB_EPStartXfer+0x1d4>)
  if (ep->is_in == 1U)
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	f04f 0420 	mov.w	r4, #32
 80027da:	694b      	ldr	r3, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80027dc:	fb14 0406 	smlabb	r4, r4, r6, r0
  if (ep->is_in == 1U)
 80027e0:	f040 8098 	bne.w	8002914 <USB_EPStartXfer+0x148>
    if (ep->xfer_len == 0U)
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d138      	bne.n	800285a <USB_EPStartXfer+0x8e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80027e8:	f504 6510 	add.w	r5, r4, #2304	; 0x900
 80027ec:	f8d4 4910 	ldr.w	r4, [r4, #2320]	; 0x910
 80027f0:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80027f4:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80027f8:	612c      	str	r4, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80027fa:	692c      	ldr	r4, [r5, #16]
 80027fc:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002800:	612c      	str	r4, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002802:	692c      	ldr	r4, [r5, #16]
 8002804:	4027      	ands	r7, r4
 8002806:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 8002808:	2a01      	cmp	r2, #1
 800280a:	f04f 0420 	mov.w	r4, #32
 800280e:	d154      	bne.n	80028ba <USB_EPStartXfer+0xee>
      if ((uint32_t)ep->dma_addr != 0U)
 8002810:	690b      	ldr	r3, [r1, #16]
 8002812:	b11b      	cbz	r3, 800281c <USB_EPStartXfer+0x50>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8002814:	fb14 0406 	smlabb	r4, r4, r6, r0
 8002818:	f8c4 3914 	str.w	r3, [r4, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 800281c:	78cb      	ldrb	r3, [r1, #3]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d110      	bne.n	8002844 <USB_EPStartXfer+0x78>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8002822:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002826:	f413 7f80 	tst.w	r3, #256	; 0x100
 800282a:	f04f 0320 	mov.w	r3, #32
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800282e:	fb13 0306 	smlabb	r3, r3, r6, r0
 8002832:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8002836:	bf0c      	ite	eq
 8002838:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800283c:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 8002840:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002844:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 8002848:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800284c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8002850:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8002854:	2000      	movs	r0, #0
 8002856:	b003      	add	sp, #12
 8002858:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800285a:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 800285e:	402f      	ands	r7, r5
 8002860:	f8c4 7910 	str.w	r7, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8002864:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8002868:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800286a:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800286e:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8002872:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8002876:	19dd      	adds	r5, r3, r7
 8002878:	3d01      	subs	r5, #1
 800287a:	fbb5 f7f7 	udiv	r7, r5, r7
 800287e:	4d49      	ldr	r5, [pc, #292]	; (80029a4 <USB_EPStartXfer+0x1d8>)
 8002880:	f8d4 e910 	ldr.w	lr, [r4, #2320]	; 0x910
 8002884:	ea05 45c7 	and.w	r5, r5, r7, lsl #19
 8002888:	ea45 050e 	orr.w	r5, r5, lr
 800288c:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8002890:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8002894:	f3c3 0512 	ubfx	r5, r3, #0, #19
 8002898:	433d      	orrs	r5, r7
 800289a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      if (ep->type == EP_TYPE_ISOC)
 800289e:	78cd      	ldrb	r5, [r1, #3]
 80028a0:	2d01      	cmp	r5, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80028a2:	f504 6410 	add.w	r4, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 80028a6:	d1af      	bne.n	8002808 <USB_EPStartXfer+0x3c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80028a8:	6925      	ldr	r5, [r4, #16]
 80028aa:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 80028ae:	6125      	str	r5, [r4, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80028b0:	6925      	ldr	r5, [r4, #16]
 80028b2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80028b6:	6125      	str	r5, [r4, #16]
 80028b8:	e7a6      	b.n	8002808 <USB_EPStartXfer+0x3c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80028ba:	fb14 0406 	smlabb	r4, r4, r6, r0
 80028be:	f8d4 5900 	ldr.w	r5, [r4, #2304]	; 0x900
 80028c2:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 80028c6:	f8c4 5900 	str.w	r5, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 80028ca:	78cd      	ldrb	r5, [r1, #3]
 80028cc:	2d01      	cmp	r5, #1
 80028ce:	d00c      	beq.n	80028ea <USB_EPStartXfer+0x11e>
        if (ep->xfer_len > 0U)
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0bf      	beq.n	8002854 <USB_EPStartXfer+0x88>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80028d4:	780b      	ldrb	r3, [r1, #0]
 80028d6:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 80028da:	f003 020f 	and.w	r2, r3, #15
 80028de:	2301      	movs	r3, #1
 80028e0:	4093      	lsls	r3, r2
 80028e2:	4323      	orrs	r3, r4
 80028e4:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 80028e8:	e7b4      	b.n	8002854 <USB_EPStartXfer+0x88>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80028ea:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 80028ee:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80028f2:	f8d4 5900 	ldr.w	r5, [r4, #2304]	; 0x900
 80028f6:	bf0c      	ite	eq
 80028f8:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80028fc:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 8002900:	f8c4 5900 	str.w	r5, [r4, #2304]	; 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8002904:	780c      	ldrb	r4, [r1, #0]
 8002906:	9200      	str	r2, [sp, #0]
 8002908:	b29b      	uxth	r3, r3
 800290a:	4622      	mov	r2, r4
 800290c:	68c9      	ldr	r1, [r1, #12]
 800290e:	f7ff ff49 	bl	80027a4 <USB_WritePacket>
 8002912:	e79f      	b.n	8002854 <USB_EPStartXfer+0x88>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002914:	f504 6630 	add.w	r6, r4, #2816	; 0xb00
 8002918:	6935      	ldr	r5, [r6, #16]
 800291a:	402f      	ands	r7, r5
 800291c:	6137      	str	r7, [r6, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800291e:	6935      	ldr	r5, [r6, #16]
 8002920:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8002924:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8002928:	6135      	str	r5, [r6, #16]
 800292a:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 800292c:	bb23      	cbnz	r3, 8002978 <USB_EPStartXfer+0x1ac>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800292e:	6933      	ldr	r3, [r6, #16]
 8002930:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002934:	431d      	orrs	r5, r3
 8002936:	6135      	str	r5, [r6, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002938:	6933      	ldr	r3, [r6, #16]
 800293a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    if (dma == 1U)
 800293e:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8002940:	6133      	str	r3, [r6, #16]
    if (dma == 1U)
 8002942:	d102      	bne.n	800294a <USB_EPStartXfer+0x17e>
      if ((uint32_t)ep->xfer_buff != 0U)
 8002944:	68cb      	ldr	r3, [r1, #12]
 8002946:	b103      	cbz	r3, 800294a <USB_EPStartXfer+0x17e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8002948:	6173      	str	r3, [r6, #20]
    if (ep->type == EP_TYPE_ISOC)
 800294a:	78cb      	ldrb	r3, [r1, #3]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d10c      	bne.n	800296a <USB_EPStartXfer+0x19e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8002950:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002954:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8002958:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800295c:	bf0c      	ite	eq
 800295e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8002962:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8002966:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800296a:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800296e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8002972:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 8002976:	e76d      	b.n	8002854 <USB_EPStartXfer+0x88>
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8002978:	4f0a      	ldr	r7, [pc, #40]	; (80029a4 <USB_EPStartXfer+0x1d8>)
 800297a:	f8d6 e010 	ldr.w	lr, [r6, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800297e:	442b      	add	r3, r5
 8002980:	3b01      	subs	r3, #1
 8002982:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8002986:	ea07 47c3 	and.w	r7, r7, r3, lsl #19
 800298a:	ea47 070e 	orr.w	r7, r7, lr
 800298e:	6137      	str	r7, [r6, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8002990:	b29b      	uxth	r3, r3
 8002992:	6937      	ldr	r7, [r6, #16]
 8002994:	436b      	muls	r3, r5
 8002996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299a:	433b      	orrs	r3, r7
 800299c:	e7cf      	b.n	800293e <USB_EPStartXfer+0x172>
 800299e:	bf00      	nop
 80029a0:	fff80000 	.word	0xfff80000
 80029a4:	1ff80000 	.word	0x1ff80000

080029a8 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80029a8:	3203      	adds	r2, #3
 80029aa:	f022 0203 	bic.w	r2, r2, #3
 80029ae:	440a      	add	r2, r1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80029b0:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for (i = 0U; i < count32b; i++)
 80029b4:	4291      	cmp	r1, r2
 80029b6:	d101      	bne.n	80029bc <USB_ReadPacket+0x14>
}
 80029b8:	4608      	mov	r0, r1
 80029ba:	4770      	bx	lr
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80029bc:	6803      	ldr	r3, [r0, #0]
 80029be:	f841 3b04 	str.w	r3, [r1], #4
 80029c2:	e7f7      	b.n	80029b4 <USB_ReadPacket+0xc>

080029c4 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 80029c4:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 80029c6:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	f04f 0320 	mov.w	r3, #32
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80029ce:	fb13 0002 	smlabb	r0, r3, r2, r0
  if (ep->is_in == 1U)
 80029d2:	d112      	bne.n	80029fa <USB_EPSetStall+0x36>
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80029d4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80029d8:	2b00      	cmp	r3, #0
 80029da:	db06      	blt.n	80029ea <USB_EPSetStall+0x26>
 80029dc:	b12a      	cbz	r2, 80029ea <USB_EPSetStall+0x26>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80029de:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80029e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029e6:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80029ea:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80029ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029f2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 80029f6:	2000      	movs	r0, #0
 80029f8:	4770      	bx	lr
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80029fa:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	db06      	blt.n	8002a10 <USB_EPSetStall+0x4c>
 8002a02:	b12a      	cbz	r2, 8002a10 <USB_EPSetStall+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8002a04:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002a08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a0c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8002a10:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002a14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a18:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8002a1c:	e7eb      	b.n	80029f6 <USB_EPSetStall+0x32>

08002a1e <USB_EPClearStall>:
  if (ep->is_in == 1U)
 8002a1e:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8002a20:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	f04f 0320 	mov.w	r3, #32
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a28:	fb13 0002 	smlabb	r0, r3, r2, r0
  if (ep->is_in == 1U)
 8002a2c:	d111      	bne.n	8002a52 <USB_EPClearStall+0x34>
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a2e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002a32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a36:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8002a3a:	78cb      	ldrb	r3, [r1, #3]
 8002a3c:	3b02      	subs	r3, #2
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d805      	bhi.n	8002a4e <USB_EPClearStall+0x30>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8002a42:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8002a4e:	2000      	movs	r0, #0
 8002a50:	4770      	bx	lr
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a52:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002a56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a5a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8002a5e:	78cb      	ldrb	r3, [r1, #3]
 8002a60:	3b02      	subs	r3, #2
 8002a62:	2b01      	cmp	r3, #1
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8002a64:	bf9e      	ittt	ls
 8002a66:	f8d0 3b00 	ldrls.w	r3, [r0, #2816]	; 0xb00
 8002a6a:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	f8c0 3b00 	strls.w	r3, [r0, #2816]	; 0xb00
 8002a72:	e7ec      	b.n	8002a4e <USB_EPClearStall+0x30>

08002a74 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8002a74:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002a78:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002a7c:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8002a80:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002a84:	0109      	lsls	r1, r1, #4
 8002a86:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8002a8a:	4319      	orrs	r1, r3
 8002a8c:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8002a90:	2000      	movs	r0, #0
 8002a92:	4770      	bx	lr

08002a94 <USB_DevConnect>:
{
 8002a94:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8002a96:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002a9a:	f023 0302 	bic.w	r3, r3, #2
 8002a9e:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8002aa2:	2003      	movs	r0, #3
 8002aa4:	f7fd fd76 	bl	8000594 <HAL_Delay>
}
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	bd08      	pop	{r3, pc}

08002aac <USB_DevDisconnect>:
{
 8002aac:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002aae:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002ab2:	f043 0302 	orr.w	r3, r3, #2
 8002ab6:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8002aba:	2003      	movs	r0, #3
 8002abc:	f7fd fd6a 	bl	8000594 <HAL_Delay>
}
 8002ac0:	2000      	movs	r0, #0
 8002ac2:	bd08      	pop	{r3, pc}

08002ac4 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8002ac4:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8002ac6:	6980      	ldr	r0, [r0, #24]
}
 8002ac8:	4010      	ands	r0, r2
 8002aca:	4770      	bx	lr

08002acc <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8002acc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8002ad0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8002ad4:	69c0      	ldr	r0, [r0, #28]
 8002ad6:	4018      	ands	r0, r3
}
 8002ad8:	0c00      	lsrs	r0, r0, #16
 8002ada:	4770      	bx	lr

08002adc <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8002adc:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8002ae0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8002ae4:	69c0      	ldr	r0, [r0, #28]
 8002ae6:	4018      	ands	r0, r3
}
 8002ae8:	b280      	uxth	r0, r0
 8002aea:	4770      	bx	lr

08002aec <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8002aec:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8002af0:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8002af4:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8002af8:	6940      	ldr	r0, [r0, #20]
}
 8002afa:	4010      	ands	r0, r2
 8002afc:	4770      	bx	lr

08002afe <USB_ReadDevInEPInterrupt>:
{
 8002afe:	b510      	push	{r4, lr}
  msk = USBx_DEVICE->DIEPMSK;
 8002b00:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8002b04:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002b08:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8002b0c:	f001 010f 	and.w	r1, r1, #15
 8002b10:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002b12:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8002b16:	01db      	lsls	r3, r3, #7
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002b18:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	4323      	orrs	r3, r4
}
 8002b1e:	4018      	ands	r0, r3
 8002b20:	bd10      	pop	{r4, pc}

08002b22 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8002b22:	6940      	ldr	r0, [r0, #20]
}
 8002b24:	f000 0001 	and.w	r0, r0, #1
 8002b28:	4770      	bx	lr

08002b2a <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8002b2a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002b2e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002b32:	f023 0307 	bic.w	r3, r3, #7
 8002b36:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8002b3a:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	f002 0206 	and.w	r2, r2, #6
 8002b44:	2a04      	cmp	r2, #4
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8002b46:	bf02      	ittt	eq
 8002b48:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8002b4c:	f042 0203 	orreq.w	r2, r2, #3
 8002b50:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b5a:	605a      	str	r2, [r3, #4]
}
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	4770      	bx	lr

08002b60 <USB_EP0_OutStart>:
{
 8002b60:	b510      	push	{r4, lr}
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8002b62:	4b16      	ldr	r3, [pc, #88]	; (8002bbc <USB_EP0_OutStart+0x5c>)
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002b64:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8002b66:	429c      	cmp	r4, r3
 8002b68:	d903      	bls.n	8002b72 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8002b6a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	db21      	blt.n	8002bb6 <USB_EP0_OutStart+0x56>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002b72:	2400      	movs	r4, #0
 8002b74:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8002b78:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002b7c:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002b80:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8002b84:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002b88:	f044 0418 	orr.w	r4, r4, #24
 8002b8c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8002b90:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 8002b94:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8002b96:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 8002b9a:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8002b9e:	bf08      	it	eq
 8002ba0:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002ba4:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8002ba8:	bf02      	ittt	eq
 8002baa:	f8d0 3b00 	ldreq.w	r3, [r0, #2816]	; 0xb00
 8002bae:	f043 2380 	orreq.w	r3, r3, #2147516416	; 0x80008000
 8002bb2:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
}
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	bd10      	pop	{r4, pc}
 8002bba:	bf00      	nop
 8002bbc:	4f54300a 	.word	0x4f54300a

08002bc0 <USBD_HID_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_HID_CfgFSDesc);
 8002bc0:	2322      	movs	r3, #34	; 0x22
 8002bc2:	8003      	strh	r3, [r0, #0]
  return USBD_HID_CfgFSDesc;
}
 8002bc4:	4800      	ldr	r0, [pc, #0]	; (8002bc8 <USBD_HID_GetFSCfgDesc+0x8>)
 8002bc6:	4770      	bx	lr
 8002bc8:	20000090 	.word	0x20000090

08002bcc <USBD_HID_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_HID_CfgHSDesc);
 8002bcc:	2322      	movs	r3, #34	; 0x22
 8002bce:	8003      	strh	r3, [r0, #0]
  return USBD_HID_CfgHSDesc;
}
 8002bd0:	4800      	ldr	r0, [pc, #0]	; (8002bd4 <USBD_HID_GetHSCfgDesc+0x8>)
 8002bd2:	4770      	bx	lr
 8002bd4:	200000b4 	.word	0x200000b4

08002bd8 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_HID_OtherSpeedCfgDesc);
 8002bd8:	2322      	movs	r3, #34	; 0x22
 8002bda:	8003      	strh	r3, [r0, #0]
  return USBD_HID_OtherSpeedCfgDesc;
}
 8002bdc:	4800      	ldr	r0, [pc, #0]	; (8002be0 <USBD_HID_GetOtherSpeedCfgDesc+0x8>)
 8002bde:	4770      	bx	lr
 8002be0:	200000f0 	.word	0x200000f0

08002be4 <USBD_HID_DataIn>:
                              uint8_t epnum)
{

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8002be4:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290
 8002be8:	2000      	movs	r0, #0
 8002bea:	7318      	strb	r0, [r3, #12]
  return USBD_OK;
}
 8002bec:	4770      	bx	lr
	...

08002bf0 <USBD_HID_GetDeviceQualifierDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc (uint16_t *length)
{
  *length = sizeof (USBD_HID_DeviceQualifierDesc);
 8002bf0:	230a      	movs	r3, #10
 8002bf2:	8003      	strh	r3, [r0, #0]
  return USBD_HID_DeviceQualifierDesc;
}
 8002bf4:	4800      	ldr	r0, [pc, #0]	; (8002bf8 <USBD_HID_GetDeviceQualifierDesc+0x8>)
 8002bf6:	4770      	bx	lr
 8002bf8:	200000e4 	.word	0x200000e4

08002bfc <USBD_HID_Setup>:
{
 8002bfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint16_t status_info = 0U;
 8002bfe:	2500      	movs	r5, #0
 8002c00:	f8ad 5006 	strh.w	r5, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002c04:	780d      	ldrb	r5, [r1, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef*) pdev->pClassData;
 8002c06:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002c0a:	f015 0560 	ands.w	r5, r5, #96	; 0x60
{
 8002c0e:	4603      	mov	r3, r0
 8002c10:	460a      	mov	r2, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002c12:	d01e      	beq.n	8002c52 <USBD_HID_Setup+0x56>
 8002c14:	2d20      	cmp	r5, #32
 8002c16:	d152      	bne.n	8002cbe <USBD_HID_Setup+0xc2>
    switch (req->bRequest)
 8002c18:	7849      	ldrb	r1, [r1, #1]
 8002c1a:	3902      	subs	r1, #2
 8002c1c:	2909      	cmp	r1, #9
 8002c1e:	d84c      	bhi.n	8002cba <USBD_HID_Setup+0xbe>
 8002c20:	e8df f001 	tbb	[pc, r1]
 8002c24:	4b4b0a14 	.word	0x4b4b0a14
 8002c28:	4b4b4b4b 	.word	0x4b4b4b4b
 8002c2c:	0510      	.short	0x0510
      hhid->Protocol = (uint8_t)(req->wValue);
 8002c2e:	7893      	ldrb	r3, [r2, #2]
 8002c30:	6023      	str	r3, [r4, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8002c32:	2000      	movs	r0, #0
}
 8002c34:	b003      	add	sp, #12
 8002c36:	bd30      	pop	{r4, r5, pc}
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8002c38:	2201      	movs	r2, #1
 8002c3a:	4621      	mov	r1, r4
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fbd7 	bl	80033f0 <USBD_CtlSendData>
 8002c42:	e7f6      	b.n	8002c32 <USBD_HID_Setup+0x36>
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8002c44:	8853      	ldrh	r3, [r2, #2]
 8002c46:	0a1b      	lsrs	r3, r3, #8
 8002c48:	6063      	str	r3, [r4, #4]
 8002c4a:	e7f2      	b.n	8002c32 <USBD_HID_Setup+0x36>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	1d21      	adds	r1, r4, #4
 8002c50:	e7f4      	b.n	8002c3c <USBD_HID_Setup+0x40>
    switch (req->bRequest)
 8002c52:	7849      	ldrb	r1, [r1, #1]
 8002c54:	290b      	cmp	r1, #11
 8002c56:	d830      	bhi.n	8002cba <USBD_HID_Setup+0xbe>
 8002c58:	e8df f001 	tbb	[pc, r1]
 8002c5c:	2f2f2f06 	.word	0x2f2f2f06
 8002c60:	2f0e2f2f 	.word	0x2f0e2f2f
 8002c64:	28202f2f 	.word	0x28202f2f
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002c68:	f893 1274 	ldrb.w	r1, [r3, #628]	; 0x274
 8002c6c:	2903      	cmp	r1, #3
 8002c6e:	d124      	bne.n	8002cba <USBD_HID_Setup+0xbe>
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 8002c70:	2202      	movs	r2, #2
 8002c72:	f10d 0106 	add.w	r1, sp, #6
 8002c76:	e7e1      	b.n	8002c3c <USBD_HID_Setup+0x40>
      if(req->wValue >> 8 == HID_REPORT_DESC)
 8002c78:	8851      	ldrh	r1, [r2, #2]
 8002c7a:	0a09      	lsrs	r1, r1, #8
 8002c7c:	2922      	cmp	r1, #34	; 0x22
 8002c7e:	d105      	bne.n	8002c8c <USBD_HID_Setup+0x90>
        len = MIN(HID_CUSTOM_REPORT_DESC_SIZE , req->wLength);
 8002c80:	88d2      	ldrh	r2, [r2, #6]
        pbuf = HID_CUSTOM_ReportDesc;
 8002c82:	4911      	ldr	r1, [pc, #68]	; (8002cc8 <USBD_HID_Setup+0xcc>)
        len = MIN(HID_CUSTOM_REPORT_DESC_SIZE , req->wLength);
 8002c84:	2a4e      	cmp	r2, #78	; 0x4e
 8002c86:	bf28      	it	cs
 8002c88:	224e      	movcs	r2, #78	; 0x4e
 8002c8a:	e7d7      	b.n	8002c3c <USBD_HID_Setup+0x40>
      else if(req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 8002c8c:	2921      	cmp	r1, #33	; 0x21
 8002c8e:	d114      	bne.n	8002cba <USBD_HID_Setup+0xbe>
        len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8002c90:	88d2      	ldrh	r2, [r2, #6]
        pbuf = USBD_HID_Desc;
 8002c92:	490e      	ldr	r1, [pc, #56]	; (8002ccc <USBD_HID_Setup+0xd0>)
        len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8002c94:	2a09      	cmp	r2, #9
 8002c96:	bf28      	it	cs
 8002c98:	2209      	movcs	r2, #9
 8002c9a:	e7cf      	b.n	8002c3c <USBD_HID_Setup+0x40>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002c9c:	f893 1274 	ldrb.w	r1, [r3, #628]	; 0x274
 8002ca0:	2903      	cmp	r1, #3
 8002ca2:	d10a      	bne.n	8002cba <USBD_HID_Setup+0xbe>
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f104 0108 	add.w	r1, r4, #8
 8002caa:	e7c7      	b.n	8002c3c <USBD_HID_Setup+0x40>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002cac:	f893 1274 	ldrb.w	r1, [r3, #628]	; 0x274
 8002cb0:	2903      	cmp	r1, #3
 8002cb2:	d102      	bne.n	8002cba <USBD_HID_Setup+0xbe>
        hhid->AltSetting = (uint8_t)(req->wValue);
 8002cb4:	7893      	ldrb	r3, [r2, #2]
 8002cb6:	60a3      	str	r3, [r4, #8]
 8002cb8:	e7bb      	b.n	8002c32 <USBD_HID_Setup+0x36>
      USBD_CtlError (pdev, req);
 8002cba:	4611      	mov	r1, r2
 8002cbc:	4618      	mov	r0, r3
    USBD_CtlError (pdev, req);
 8002cbe:	f000 fb70 	bl	80033a2 <USBD_CtlError>
    ret = USBD_FAIL;
 8002cc2:	2002      	movs	r0, #2
    break;
 8002cc4:	e7b6      	b.n	8002c34 <USBD_HID_Setup+0x38>
 8002cc6:	bf00      	nop
 8002cc8:	20000008 	.word	0x20000008
 8002ccc:	200000d8 	.word	0x200000d8

08002cd0 <USBD_HID_DeInit>:
{
 8002cd0:	b538      	push	{r3, r4, r5, lr}
 8002cd2:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 8002cd4:	2181      	movs	r1, #129	; 0x81
 8002cd6:	f001 f919 	bl	8003f0c <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8002cda:	f8d4 0290 	ldr.w	r0, [r4, #656]	; 0x290
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8002cde:	2500      	movs	r5, #0
 8002ce0:	62e5      	str	r5, [r4, #44]	; 0x2c
  if(pdev->pClassData != NULL)
 8002ce2:	b118      	cbz	r0, 8002cec <USBD_HID_DeInit+0x1c>
    USBD_free(pdev->pClassData);
 8002ce4:	f001 fa4e 	bl	8004184 <free>
    pdev->pClassData = NULL;
 8002ce8:	f8c4 5290 	str.w	r5, [r4, #656]	; 0x290
}
 8002cec:	2000      	movs	r0, #0
 8002cee:	bd38      	pop	{r3, r4, r5, pc}

08002cf0 <USBD_HID_Init>:
{
 8002cf0:	b510      	push	{r4, lr}
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8002cf2:	2305      	movs	r3, #5
{
 8002cf4:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	2181      	movs	r1, #129	; 0x81
 8002cfa:	f001 f8f7 	bl	8003eec <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	62e3      	str	r3, [r4, #44]	; 0x2c
  pdev->pClassData = USBD_malloc(sizeof (USBD_HID_HandleTypeDef));
 8002d02:	2010      	movs	r0, #16
 8002d04:	f001 fa36 	bl	8004174 <malloc>
 8002d08:	f8c4 0290 	str.w	r0, [r4, #656]	; 0x290
  if (pdev->pClassData == NULL)
 8002d0c:	b118      	cbz	r0, 8002d16 <USBD_HID_Init+0x26>
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	7303      	strb	r3, [r0, #12]
  return USBD_OK;
 8002d12:	4618      	mov	r0, r3
 8002d14:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8002d16:	2002      	movs	r0, #2
}
 8002d18:	bd10      	pop	{r4, pc}

08002d1a <USBD_HID_SendReport>:
{
 8002d1a:	b510      	push	{r4, lr}
 8002d1c:	4613      	mov	r3, r2
  if (pdev->dev_state == USBD_STATE_CONFIGURED )
 8002d1e:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8002d22:	2a03      	cmp	r2, #3
 8002d24:	d109      	bne.n	8002d3a <USBD_HID_SendReport+0x20>
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef*)pdev->pClassData;
 8002d26:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290
    if(hhid->state == HID_IDLE)
 8002d2a:	7b22      	ldrb	r2, [r4, #12]
 8002d2c:	b92a      	cbnz	r2, 8002d3a <USBD_HID_SendReport+0x20>
      hhid->state = HID_BUSY;
 8002d2e:	2201      	movs	r2, #1
 8002d30:	7322      	strb	r2, [r4, #12]
      USBD_LL_Transmit (pdev,
 8002d32:	460a      	mov	r2, r1
 8002d34:	2181      	movs	r1, #129	; 0x81
 8002d36:	f001 f935 	bl	8003fa4 <USBD_LL_Transmit>
}
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	bd10      	pop	{r4, pc}

08002d3e <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002d3e:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8002d40:	b180      	cbz	r0, 8002d64 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002d42:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002d46:	b113      	cbz	r3, 8002d4e <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f8c0 328c 	str.w	r3, [r0, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8002d4e:	b109      	cbz	r1, 8002d54 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8002d50:	f8c0 1288 	str.w	r1, [r0, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002d54:	2301      	movs	r3, #1
 8002d56:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  pdev->id = id;
 8002d5a:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002d5c:	f001 f88a 	bl	8003e74 <USBD_LL_Init>

  return USBD_OK;
 8002d60:	2000      	movs	r0, #0
 8002d62:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8002d64:	2002      	movs	r0, #2
}
 8002d66:	bd08      	pop	{r3, pc}

08002d68 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8002d68:	b119      	cbz	r1, 8002d72 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8002d6a:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
    status = USBD_OK;
 8002d6e:	2000      	movs	r0, #0
 8002d70:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8002d72:	2002      	movs	r0, #2
  }

  return status;
}
 8002d74:	4770      	bx	lr

08002d76 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8002d76:	b508      	push	{r3, lr}

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8002d78:	f001 f8aa 	bl	8003ed0 <USBD_LL_Start>

  return USBD_OK;
}
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	bd08      	pop	{r3, pc}

08002d80 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002d80:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;

  if(pdev->pClass != NULL)
 8002d82:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002d86:	b90b      	cbnz	r3, 8002d8c <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8002d88:	2002      	movs	r0, #2
 8002d8a:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4798      	blx	r3
 8002d90:	2800      	cmp	r0, #0
 8002d92:	d1f9      	bne.n	8002d88 <USBD_SetClassConfig+0x8>
      ret = USBD_OK;
    }
  }

  return ret;
}
 8002d94:	bd08      	pop	{r3, pc}

08002d96 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002d96:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8002d98:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	4798      	blx	r3
  return USBD_OK;
}
 8002da0:	2000      	movs	r0, #0
 8002da2:	bd08      	pop	{r3, pc}

08002da4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8002da4:	b538      	push	{r3, r4, r5, lr}
 8002da6:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002da8:	f500 7520 	add.w	r5, r0, #640	; 0x280
 8002dac:	4628      	mov	r0, r5
 8002dae:	f000 fae4 	bl	800337a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8002db2:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8002db4:	f894 1280 	ldrb.w	r1, [r4, #640]	; 0x280
  pdev->ep0_state = USBD_EP0_SETUP;
 8002db8:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c
  pdev->ep0_data_len = pdev->request.wLength;
 8002dbc:	f8b4 3286 	ldrh.w	r3, [r4, #646]	; 0x286
 8002dc0:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270
  switch (pdev->request.bmRequest & 0x1FU)
 8002dc4:	f001 031f 	and.w	r3, r1, #31
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d00e      	beq.n	8002dea <USBD_LL_SetupStage+0x46>
 8002dcc:	d307      	bcc.n	8002dde <USBD_LL_SetupStage+0x3a>
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d010      	beq.n	8002df4 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
    break;

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8002dd2:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002dd6:	4620      	mov	r0, r4
 8002dd8:	f001 f8a6 	bl	8003f28 <USBD_LL_StallEP>
    break;
 8002ddc:	e003      	b.n	8002de6 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8002dde:	4629      	mov	r1, r5
 8002de0:	4620      	mov	r0, r4
 8002de2:	f000 f903 	bl	8002fec <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8002de6:	2000      	movs	r0, #0
 8002de8:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8002dea:	4629      	mov	r1, r5
 8002dec:	4620      	mov	r0, r4
 8002dee:	f000 fa17 	bl	8003220 <USBD_StdItfReq>
    break;
 8002df2:	e7f8      	b.n	8002de6 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);
 8002df4:	4629      	mov	r1, r5
 8002df6:	4620      	mov	r0, r4
 8002df8:	f000 fa37 	bl	800326a <USBD_StdEPReq>
    break;
 8002dfc:	e7f3      	b.n	8002de6 <USBD_LL_SetupStage+0x42>

08002dfe <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8002dfe:	b570      	push	{r4, r5, r6, lr}
 8002e00:	4605      	mov	r5, r0
 8002e02:	4616      	mov	r6, r2
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 8002e04:	bb49      	cbnz	r1, 8002e5a <USBD_LL_DataOutStage+0x5c>
  {
    pep = &pdev->ep_out[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002e06:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 8002e0a:	2b03      	cmp	r3, #3
 8002e0c:	d11e      	bne.n	8002e4c <USBD_LL_DataOutStage+0x4e>
    {
      if(pep->rem_length > pep->maxpacket)
 8002e0e:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
 8002e12:	f8d0 2150 	ldr.w	r2, [r0, #336]	; 0x150
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d90b      	bls.n	8002e32 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8002e1a:	1a9b      	subs	r3, r3, r2

        USBD_CtlContinueRx (pdev,
 8002e1c:	429a      	cmp	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8002e1e:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c
        USBD_CtlContinueRx (pdev,
 8002e22:	bf8c      	ite	hi
 8002e24:	b29a      	uxthhi	r2, r3
 8002e26:	b292      	uxthls	r2, r2
 8002e28:	4631      	mov	r1, r6
 8002e2a:	f000 faf6 	bl	800341a <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8002e2e:	2000      	movs	r0, #0
    pdev->pClass->DataOut(pdev, epnum);
 8002e30:	bd70      	pop	{r4, r5, r6, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002e32:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	b123      	cbz	r3, 8002e44 <USBD_LL_DataOutStage+0x46>
 8002e3a:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8002e3e:	2a03      	cmp	r2, #3
 8002e40:	d100      	bne.n	8002e44 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev);
 8002e42:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002e44:	4628      	mov	r0, r5
 8002e46:	f000 faf0 	bl	800342a <USBD_CtlSendStatus>
 8002e4a:	e7f0      	b.n	8002e2e <USBD_LL_DataOutStage+0x30>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8002e4c:	2b05      	cmp	r3, #5
 8002e4e:	d1ee      	bne.n	8002e2e <USBD_LL_DataOutStage+0x30>
        pdev->ep0_state = USBD_EP0_IDLE;
 8002e50:	f8c5 126c 	str.w	r1, [r5, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8002e54:	f001 f868 	bl	8003f28 <USBD_LL_StallEP>
 8002e58:	e7e9      	b.n	8002e2e <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL) &&
 8002e5a:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	b12b      	cbz	r3, 8002e6e <USBD_LL_DataOutStage+0x70>
 8002e62:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8002e66:	2a03      	cmp	r2, #3
 8002e68:	d101      	bne.n	8002e6e <USBD_LL_DataOutStage+0x70>
    pdev->pClass->DataOut(pdev, epnum);
 8002e6a:	4798      	blx	r3
 8002e6c:	e7df      	b.n	8002e2e <USBD_LL_DataOutStage+0x30>
    return USBD_FAIL;
 8002e6e:	2002      	movs	r0, #2
}
 8002e70:	bd70      	pop	{r4, r5, r6, pc}

08002e72 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8002e72:	b570      	push	{r4, r5, r6, lr}
 8002e74:	4613      	mov	r3, r2
 8002e76:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8002e78:	460e      	mov	r6, r1
 8002e7a:	2900      	cmp	r1, #0
 8002e7c:	d148      	bne.n	8002f10 <USBD_LL_DataInStage+0x9e>
  {
    pep = &pdev->ep_in[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8002e7e:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 8002e82:	2a02      	cmp	r2, #2
 8002e84:	d13d      	bne.n	8002f02 <USBD_LL_DataInStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 8002e86:	6a05      	ldr	r5, [r0, #32]
 8002e88:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002e8a:	4295      	cmp	r5, r2
 8002e8c:	d914      	bls.n	8002eb8 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -= pep->maxpacket;
 8002e8e:	1aaa      	subs	r2, r5, r2
 8002e90:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 8002e92:	4619      	mov	r1, r3
 8002e94:	b292      	uxth	r2, r2
 8002e96:	f000 fab8 	bl	800340a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8002e9a:	4633      	mov	r3, r6
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	f001 f88d 	bl	8003fc0 <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 8002ea6:	f894 3278 	ldrb.w	r3, [r4, #632]	; 0x278
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	f04f 0000 	mov.w	r0, #0
 8002eb0:	d13a      	bne.n	8002f28 <USBD_LL_DataInStage+0xb6>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8002eb2:	f884 0278 	strb.w	r0, [r4, #632]	; 0x278
 8002eb6:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0U) &&
 8002eb8:	69c3      	ldr	r3, [r0, #28]
 8002eba:	fbb3 f5f2 	udiv	r5, r3, r2
 8002ebe:	fb02 3515 	mls	r5, r2, r5, r3
 8002ec2:	b965      	cbnz	r5, 8002ede <USBD_LL_DataInStage+0x6c>
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d80a      	bhi.n	8002ede <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8002ec8:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d206      	bcs.n	8002ede <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8002ed0:	462a      	mov	r2, r5
 8002ed2:	f000 fa9a 	bl	800340a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8002ed6:	f8c4 5270 	str.w	r5, [r4, #624]	; 0x270
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8002eda:	462b      	mov	r3, r5
 8002edc:	e7de      	b.n	8002e9c <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8002ede:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	b12b      	cbz	r3, 8002ef2 <USBD_LL_DataInStage+0x80>
 8002ee6:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
 8002eea:	2a03      	cmp	r2, #3
 8002eec:	d101      	bne.n	8002ef2 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev);
 8002eee:	4620      	mov	r0, r4
 8002ef0:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 8002ef2:	2180      	movs	r1, #128	; 0x80
 8002ef4:	4620      	mov	r0, r4
 8002ef6:	f001 f817 	bl	8003f28 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8002efa:	4620      	mov	r0, r4
 8002efc:	f000 faa0 	bl	8003440 <USBD_CtlReceiveStatus>
 8002f00:	e7d1      	b.n	8002ea6 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8002f02:	f032 0304 	bics.w	r3, r2, #4
 8002f06:	d1ce      	bne.n	8002ea6 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 8002f08:	2180      	movs	r1, #128	; 0x80
 8002f0a:	f001 f80d 	bl	8003f28 <USBD_LL_StallEP>
 8002f0e:	e7ca      	b.n	8002ea6 <USBD_LL_DataInStage+0x34>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 8002f10:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	b133      	cbz	r3, 8002f26 <USBD_LL_DataInStage+0xb4>
 8002f18:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8002f1c:	2a03      	cmp	r2, #3
 8002f1e:	d102      	bne.n	8002f26 <USBD_LL_DataInStage+0xb4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8002f20:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8002f22:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8002f24:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8002f26:	2002      	movs	r0, #2
}
 8002f28:	bd70      	pop	{r4, r5, r6, pc}

08002f2a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8002f2a:	b570      	push	{r4, r5, r6, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002f2c:	2200      	movs	r2, #0
{
 8002f2e:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002f30:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8002f32:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002f34:	2640      	movs	r6, #64	; 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002f36:	2340      	movs	r3, #64	; 0x40
 8002f38:	f000 ffd8 	bl	8003eec <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002f3c:	4633      	mov	r3, r6
 8002f3e:	2180      	movs	r1, #128	; 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8002f40:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002f44:	f8c4 6150 	str.w	r6, [r4, #336]	; 0x150
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002f48:	2200      	movs	r2, #0
 8002f4a:	4620      	mov	r0, r4
 8002f4c:	f000 ffce 	bl	8003eec <USBD_LL_OpenEP>
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
  pdev->dev_config= 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 8002f50:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8002f54:	61a5      	str	r5, [r4, #24]
  pdev->ep0_state = USBD_EP0_IDLE;
 8002f56:	2100      	movs	r1, #0
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002f58:	6266      	str	r6, [r4, #36]	; 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002f5a:	f884 5274 	strb.w	r5, [r4, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 8002f5e:	f8c4 126c 	str.w	r1, [r4, #620]	; 0x26c
  pdev->dev_config= 0U;
 8002f62:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8002f64:	f8c4 127c 	str.w	r1, [r4, #636]	; 0x27c
  if (pdev->pClassData)
 8002f68:	b123      	cbz	r3, 8002f74 <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8002f6a:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8002f6e:	4620      	mov	r0, r4
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	4798      	blx	r3
  }

  return USBD_OK;
}
 8002f74:	2000      	movs	r0, #0
 8002f76:	bd70      	pop	{r4, r5, r6, pc}

08002f78 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8002f78:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	4770      	bx	lr

08002f7e <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002f7e:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8002f82:	f880 3275 	strb.w	r3, [r0, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8002f86:	2304      	movs	r3, #4
 8002f88:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	4770      	bx	lr

08002f90 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;
 8002f90:	f890 3275 	ldrb.w	r3, [r0, #629]	; 0x275
 8002f94:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 8002f98:	2000      	movs	r0, #0
 8002f9a:	4770      	bx	lr

08002f9c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8002f9c:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8002f9e:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8002fa2:	2a03      	cmp	r2, #3
 8002fa4:	d104      	bne.n	8002fb0 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8002fa6:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	b103      	cbz	r3, 8002fb0 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8002fae:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	bd08      	pop	{r3, pc}

08002fb4 <USBD_LL_IsoINIncomplete>:
 8002fb4:	2000      	movs	r0, #0
 8002fb6:	4770      	bx	lr

08002fb8 <USBD_LL_IsoOUTIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8002fb8:	2000      	movs	r0, #0
 8002fba:	4770      	bx	lr

08002fbc <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	4770      	bx	lr

08002fc0 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8002fc0:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f880 2274 	strb.w	r2, [r0, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8002fc8:	f8d0 228c 	ldr.w	r2, [r0, #652]	; 0x28c
 8002fcc:	7901      	ldrb	r1, [r0, #4]
 8002fce:	6852      	ldr	r2, [r2, #4]
 8002fd0:	4790      	blx	r2

  return USBD_OK;
}
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	bd08      	pop	{r3, pc}

08002fd6 <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8002fd6:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80U);
 8002fd8:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8002fda:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 8002fdc:	f000 ffa4 	bl	8003f28 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 8002fe0:	4620      	mov	r0, r4
 8002fe2:	2100      	movs	r1, #0
}
 8002fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0U);
 8002fe8:	f000 bf9e 	b.w	8003f28 <USBD_LL_StallEP>

08002fec <USBD_StdDevReq>:
{
 8002fec:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002fee:	780b      	ldrb	r3, [r1, #0]
 8002ff0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002ff4:	2b20      	cmp	r3, #32
{
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002ffa:	d014      	beq.n	8003026 <USBD_StdDevReq+0x3a>
 8002ffc:	2b40      	cmp	r3, #64	; 0x40
 8002ffe:	d012      	beq.n	8003026 <USBD_StdDevReq+0x3a>
 8003000:	2b00      	cmp	r3, #0
 8003002:	f040 808d 	bne.w	8003120 <USBD_StdDevReq+0x134>
    switch (req->bRequest)
 8003006:	784b      	ldrb	r3, [r1, #1]
 8003008:	2b09      	cmp	r3, #9
 800300a:	f200 8088 	bhi.w	800311e <USBD_StdDevReq+0x132>
 800300e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003012:	00df      	.short	0x00df
 8003014:	008600f9 	.word	0x008600f9
 8003018:	008600f2 	.word	0x008600f2
 800301c:	0013007a 	.word	0x0013007a
 8003020:	00ca0086 	.word	0x00ca0086
 8003024:	0098      	.short	0x0098
    pdev->pClass->Setup(pdev, req);
 8003026:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 800302a:	4629      	mov	r1, r5
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	4620      	mov	r0, r4
 8003030:	4798      	blx	r3
}
 8003032:	2000      	movs	r0, #0
 8003034:	b003      	add	sp, #12
 8003036:	bd30      	pop	{r4, r5, pc}
  switch (req->wValue >> 8)
 8003038:	884b      	ldrh	r3, [r1, #2]
 800303a:	0a1a      	lsrs	r2, r3, #8
 800303c:	3a01      	subs	r2, #1
 800303e:	2a06      	cmp	r2, #6
 8003040:	d86d      	bhi.n	800311e <USBD_StdDevReq+0x132>
 8003042:	e8df f002 	tbb	[pc, r2]
 8003046:	2004      	.short	0x2004
 8003048:	4d6c6c2d 	.word	0x4d6c6c2d
 800304c:	56          	.byte	0x56
 800304d:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800304e:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8003052:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8003054:	7c20      	ldrb	r0, [r4, #16]
 8003056:	f10d 0106 	add.w	r1, sp, #6
 800305a:	4798      	blx	r3
  if((len != 0U) && (req->wLength != 0U))
 800305c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003060:	b152      	cbz	r2, 8003078 <USBD_StdDevReq+0x8c>
 8003062:	88eb      	ldrh	r3, [r5, #6]
 8003064:	b143      	cbz	r3, 8003078 <USBD_StdDevReq+0x8c>
    len = MIN(len, req->wLength);
 8003066:	429a      	cmp	r2, r3
 8003068:	bf28      	it	cs
 800306a:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, pbuf, len);
 800306c:	4601      	mov	r1, r0
 800306e:	4620      	mov	r0, r4
    len = MIN(len, req->wLength);
 8003070:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, pbuf, len);
 8003074:	f000 f9bc 	bl	80033f0 <USBD_CtlSendData>
  if(req->wLength == 0U)
 8003078:	88eb      	ldrh	r3, [r5, #6]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1d9      	bne.n	8003032 <USBD_StdDevReq+0x46>
    USBD_CtlSendStatus(pdev);
 800307e:	4620      	mov	r0, r4
 8003080:	f000 f9d3 	bl	800342a <USBD_CtlSendStatus>
 8003084:	e7d5      	b.n	8003032 <USBD_StdDevReq+0x46>
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 8003086:	7c02      	ldrb	r2, [r0, #16]
 8003088:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800308c:	b932      	cbnz	r2, 800309c <USBD_StdDevReq+0xb0>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800308e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003090:	f10d 0006 	add.w	r0, sp, #6
 8003094:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003096:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003098:	7043      	strb	r3, [r0, #1]
 800309a:	e7df      	b.n	800305c <USBD_StdDevReq+0x70>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800309c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309e:	e7f7      	b.n	8003090 <USBD_StdDevReq+0xa4>
    switch ((uint8_t)(req->wValue))
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b05      	cmp	r3, #5
 80030a4:	d83b      	bhi.n	800311e <USBD_StdDevReq+0x132>
 80030a6:	e8df f003 	tbb	[pc, r3]
 80030aa:	0703      	.short	0x0703
 80030ac:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80030b0:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	e7cd      	b.n	8003054 <USBD_StdDevReq+0x68>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80030b8:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	e7c9      	b.n	8003054 <USBD_StdDevReq+0x68>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80030c0:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	e7c5      	b.n	8003054 <USBD_StdDevReq+0x68>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80030c8:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	e7c1      	b.n	8003054 <USBD_StdDevReq+0x68>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80030d0:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	e7bd      	b.n	8003054 <USBD_StdDevReq+0x68>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80030d8:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	e7b9      	b.n	8003054 <USBD_StdDevReq+0x68>
    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80030e0:	7c03      	ldrb	r3, [r0, #16]
 80030e2:	b9e3      	cbnz	r3, 800311e <USBD_StdDevReq+0x132>
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80030e4:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80030e8:	f10d 0006 	add.w	r0, sp, #6
 80030ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ee:	4798      	blx	r3
 80030f0:	e7b4      	b.n	800305c <USBD_StdDevReq+0x70>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 80030f2:	7c03      	ldrb	r3, [r0, #16]
 80030f4:	b99b      	cbnz	r3, 800311e <USBD_StdDevReq+0x132>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80030f6:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80030fa:	f10d 0006 	add.w	r0, sp, #6
 80030fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003100:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003102:	2307      	movs	r3, #7
 8003104:	e7c8      	b.n	8003098 <USBD_StdDevReq+0xac>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8003106:	888b      	ldrh	r3, [r1, #4]
 8003108:	b94b      	cbnz	r3, 800311e <USBD_StdDevReq+0x132>
 800310a:	88cb      	ldrh	r3, [r1, #6]
 800310c:	b93b      	cbnz	r3, 800311e <USBD_StdDevReq+0x132>
 800310e:	884d      	ldrh	r5, [r1, #2]
 8003110:	2d7f      	cmp	r5, #127	; 0x7f
 8003112:	d804      	bhi.n	800311e <USBD_StdDevReq+0x132>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003114:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8003118:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800311a:	b2e9      	uxtb	r1, r5
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800311c:	d103      	bne.n	8003126 <USBD_StdDevReq+0x13a>
      USBD_CtlError(pdev, req);
 800311e:	4620      	mov	r0, r4
    USBD_CtlError(pdev, req);
 8003120:	f7ff ff59 	bl	8002fd6 <USBD_CtlError.constprop.1>
    break;
 8003124:	e785      	b.n	8003032 <USBD_StdDevReq+0x46>
      pdev->dev_address = dev_addr;
 8003126:	f880 1276 	strb.w	r1, [r0, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800312a:	f000 ff2d 	bl	8003f88 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800312e:	4620      	mov	r0, r4
 8003130:	f000 f97b 	bl	800342a <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8003134:	b11d      	cbz	r5, 800313e <USBD_StdDevReq+0x152>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003136:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 8003138:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 800313c:	e779      	b.n	8003032 <USBD_StdDevReq+0x46>
 800313e:	2301      	movs	r3, #1
 8003140:	e7fa      	b.n	8003138 <USBD_StdDevReq+0x14c>
  cfgidx = (uint8_t)(req->wValue);
 8003142:	7889      	ldrb	r1, [r1, #2]
 8003144:	4d35      	ldr	r5, [pc, #212]	; (800321c <USBD_StdDevReq+0x230>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8003146:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8003148:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800314a:	d8e8      	bhi.n	800311e <USBD_StdDevReq+0x132>
    switch (pdev->dev_state)
 800314c:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8003150:	2b02      	cmp	r3, #2
 8003152:	d008      	beq.n	8003166 <USBD_StdDevReq+0x17a>
 8003154:	2b03      	cmp	r3, #3
 8003156:	d014      	beq.n	8003182 <USBD_StdDevReq+0x196>
      USBD_CtlError(pdev, req);
 8003158:	f7ff ff3d 	bl	8002fd6 <USBD_CtlError.constprop.1>
      USBD_ClrClassConfig(pdev, cfgidx);
 800315c:	7829      	ldrb	r1, [r5, #0]
 800315e:	4620      	mov	r0, r4
 8003160:	f7ff fe19 	bl	8002d96 <USBD_ClrClassConfig>
 8003164:	e765      	b.n	8003032 <USBD_StdDevReq+0x46>
      if (cfgidx)
 8003166:	2900      	cmp	r1, #0
 8003168:	d089      	beq.n	800307e <USBD_StdDevReq+0x92>
        pdev->dev_config = cfgidx;
 800316a:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800316c:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 800316e:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003170:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8003174:	4620      	mov	r0, r4
 8003176:	f7ff fe03 	bl	8002d80 <USBD_SetClassConfig>
 800317a:	2802      	cmp	r0, #2
 800317c:	f47f af7f 	bne.w	800307e <USBD_StdDevReq+0x92>
 8003180:	e7cd      	b.n	800311e <USBD_StdDevReq+0x132>
      if (cfgidx == 0U)
 8003182:	b931      	cbnz	r1, 8003192 <USBD_StdDevReq+0x1a6>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003184:	2302      	movs	r3, #2
 8003186:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800318a:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800318c:	f7ff fe03 	bl	8002d96 <USBD_ClrClassConfig>
 8003190:	e775      	b.n	800307e <USBD_StdDevReq+0x92>
      else if (cfgidx != pdev->dev_config)
 8003192:	6841      	ldr	r1, [r0, #4]
 8003194:	2901      	cmp	r1, #1
 8003196:	f43f af72 	beq.w	800307e <USBD_StdDevReq+0x92>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800319a:	b2c9      	uxtb	r1, r1
 800319c:	f7ff fdfb 	bl	8002d96 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80031a0:	7829      	ldrb	r1, [r5, #0]
 80031a2:	6061      	str	r1, [r4, #4]
 80031a4:	e7e6      	b.n	8003174 <USBD_StdDevReq+0x188>
  if (req->wLength != 1U)
 80031a6:	88ca      	ldrh	r2, [r1, #6]
 80031a8:	2a01      	cmp	r2, #1
 80031aa:	d1b8      	bne.n	800311e <USBD_StdDevReq+0x132>
    switch (pdev->dev_state)
 80031ac:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0b4      	beq.n	800311e <USBD_StdDevReq+0x132>
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d903      	bls.n	80031c0 <USBD_StdDevReq+0x1d4>
 80031b8:	2b03      	cmp	r3, #3
 80031ba:	d1b0      	bne.n	800311e <USBD_StdDevReq+0x132>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80031bc:	1d01      	adds	r1, r0, #4
 80031be:	e003      	b.n	80031c8 <USBD_StdDevReq+0x1dc>
      pdev->dev_default_config = 0U;
 80031c0:	4601      	mov	r1, r0
 80031c2:	2300      	movs	r3, #0
 80031c4:	f841 3f08 	str.w	r3, [r1, #8]!
    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80031c8:	4620      	mov	r0, r4
 80031ca:	f000 f911 	bl	80033f0 <USBD_CtlSendData>
 80031ce:	e730      	b.n	8003032 <USBD_StdDevReq+0x46>
  switch (pdev->dev_state)
 80031d0:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80031d4:	3b01      	subs	r3, #1
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d8a1      	bhi.n	800311e <USBD_StdDevReq+0x132>
    if(req->wLength != 0x2U)
 80031da:	88cb      	ldrh	r3, [r1, #6]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d19e      	bne.n	800311e <USBD_StdDevReq+0x132>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80031e0:	2301      	movs	r3, #1
 80031e2:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup)
 80031e4:	f8d0 327c 	ldr.w	r3, [r0, #636]	; 0x27c
 80031e8:	b10b      	cbz	r3, 80031ee <USBD_StdDevReq+0x202>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80031ea:	2303      	movs	r3, #3
 80031ec:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80031ee:	2202      	movs	r2, #2
 80031f0:	f104 010c 	add.w	r1, r4, #12
 80031f4:	e7e8      	b.n	80031c8 <USBD_StdDevReq+0x1dc>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80031f6:	884b      	ldrh	r3, [r1, #2]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	f47f af1a 	bne.w	8003032 <USBD_StdDevReq+0x46>
    pdev->dev_remote_wakeup = 1U;
 80031fe:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
 8003202:	e73c      	b.n	800307e <USBD_StdDevReq+0x92>
  switch (pdev->dev_state)
 8003204:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8003208:	3b01      	subs	r3, #1
 800320a:	2b02      	cmp	r3, #2
 800320c:	d887      	bhi.n	800311e <USBD_StdDevReq+0x132>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800320e:	884b      	ldrh	r3, [r1, #2]
 8003210:	2b01      	cmp	r3, #1
 8003212:	f47f af0e 	bne.w	8003032 <USBD_StdDevReq+0x46>
      pdev->dev_remote_wakeup = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	e7f1      	b.n	80031fe <USBD_StdDevReq+0x212>
 800321a:	bf00      	nop
 800321c:	200001e8 	.word	0x200001e8

08003220 <USBD_StdItfReq>:
{
 8003220:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003222:	780b      	ldrb	r3, [r1, #0]
 8003224:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003228:	2b20      	cmp	r3, #32
{
 800322a:	4604      	mov	r4, r0
 800322c:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800322e:	d002      	beq.n	8003236 <USBD_StdItfReq+0x16>
 8003230:	2b40      	cmp	r3, #64	; 0x40
 8003232:	d000      	beq.n	8003236 <USBD_StdItfReq+0x16>
 8003234:	b9b3      	cbnz	r3, 8003264 <USBD_StdItfReq+0x44>
    switch (pdev->dev_state)
 8003236:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 800323a:	3b01      	subs	r3, #1
 800323c:	2b02      	cmp	r3, #2
 800323e:	d810      	bhi.n	8003262 <USBD_StdItfReq+0x42>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8003240:	792b      	ldrb	r3, [r5, #4]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d80d      	bhi.n	8003262 <USBD_StdItfReq+0x42>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 8003246:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 800324a:	4629      	mov	r1, r5
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4620      	mov	r0, r4
 8003250:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8003252:	88eb      	ldrh	r3, [r5, #6]
 8003254:	b91b      	cbnz	r3, 800325e <USBD_StdItfReq+0x3e>
 8003256:	b910      	cbnz	r0, 800325e <USBD_StdItfReq+0x3e>
          USBD_CtlSendStatus(pdev);
 8003258:	4620      	mov	r0, r4
 800325a:	f000 f8e6 	bl	800342a <USBD_CtlSendStatus>
}
 800325e:	2000      	movs	r0, #0
 8003260:	bd38      	pop	{r3, r4, r5, pc}
      USBD_CtlError(pdev, req);
 8003262:	4620      	mov	r0, r4
    USBD_CtlError(pdev, req);
 8003264:	f7ff feb7 	bl	8002fd6 <USBD_CtlError.constprop.1>
    break;
 8003268:	e7f9      	b.n	800325e <USBD_StdItfReq+0x3e>

0800326a <USBD_StdEPReq>:
{
 800326a:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800326c:	780a      	ldrb	r2, [r1, #0]
 800326e:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003272:	2a20      	cmp	r2, #32
{
 8003274:	4604      	mov	r4, r0
 8003276:	460b      	mov	r3, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003278:	d013      	beq.n	80032a2 <USBD_StdEPReq+0x38>
 800327a:	2a40      	cmp	r2, #64	; 0x40
 800327c:	d011      	beq.n	80032a2 <USBD_StdEPReq+0x38>
 800327e:	b96a      	cbnz	r2, 800329c <USBD_StdEPReq+0x32>
    switch (req->bRequest)
 8003280:	785d      	ldrb	r5, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8003282:	888a      	ldrh	r2, [r1, #4]
    switch (req->bRequest)
 8003284:	2d01      	cmp	r5, #1
  ep_addr  = LOBYTE(req->wIndex);
 8003286:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 8003288:	d01f      	beq.n	80032ca <USBD_StdEPReq+0x60>
 800328a:	d335      	bcc.n	80032f8 <USBD_StdEPReq+0x8e>
 800328c:	2d03      	cmp	r5, #3
 800328e:	d105      	bne.n	800329c <USBD_StdEPReq+0x32>
      switch (pdev->dev_state)
 8003290:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8003294:	2a02      	cmp	r2, #2
 8003296:	d026      	beq.n	80032e6 <USBD_StdEPReq+0x7c>
 8003298:	2a03      	cmp	r2, #3
 800329a:	d00a      	beq.n	80032b2 <USBD_StdEPReq+0x48>
    USBD_CtlError(pdev, req);
 800329c:	f7ff fe9b 	bl	8002fd6 <USBD_CtlError.constprop.1>
    break;
 80032a0:	e005      	b.n	80032ae <USBD_StdEPReq+0x44>
    pdev->pClass->Setup (pdev, req);
 80032a2:	f8d4 228c 	ldr.w	r2, [r4, #652]	; 0x28c
 80032a6:	4619      	mov	r1, r3
 80032a8:	6892      	ldr	r2, [r2, #8]
 80032aa:	4620      	mov	r0, r4
 80032ac:	4790      	blx	r2
}
 80032ae:	2000      	movs	r0, #0
 80032b0:	bd38      	pop	{r3, r4, r5, pc}
        if (req->wValue == USB_FEATURE_EP_HALT)
 80032b2:	885a      	ldrh	r2, [r3, #2]
 80032b4:	b92a      	cbnz	r2, 80032c2 <USBD_StdEPReq+0x58>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80032b6:	064a      	lsls	r2, r1, #25
 80032b8:	d003      	beq.n	80032c2 <USBD_StdEPReq+0x58>
 80032ba:	88db      	ldrh	r3, [r3, #6]
 80032bc:	b90b      	cbnz	r3, 80032c2 <USBD_StdEPReq+0x58>
            USBD_LL_StallEP(pdev, ep_addr);
 80032be:	f000 fe33 	bl	8003f28 <USBD_LL_StallEP>
        USBD_CtlSendStatus(pdev);
 80032c2:	4620      	mov	r0, r4
 80032c4:	f000 f8b1 	bl	800342a <USBD_CtlSendStatus>
        break;
 80032c8:	e7f1      	b.n	80032ae <USBD_StdEPReq+0x44>
      switch (pdev->dev_state)
 80032ca:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 80032ce:	2a02      	cmp	r2, #2
 80032d0:	d009      	beq.n	80032e6 <USBD_StdEPReq+0x7c>
 80032d2:	2a03      	cmp	r2, #3
 80032d4:	d1e2      	bne.n	800329c <USBD_StdEPReq+0x32>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80032d6:	885b      	ldrh	r3, [r3, #2]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1e8      	bne.n	80032ae <USBD_StdEPReq+0x44>
          if ((ep_addr & 0x7FU) != 0x00U)
 80032dc:	064d      	lsls	r5, r1, #25
 80032de:	d0f0      	beq.n	80032c2 <USBD_StdEPReq+0x58>
            USBD_LL_ClearStallEP(pdev, ep_addr);
 80032e0:	f000 fe30 	bl	8003f44 <USBD_LL_ClearStallEP>
 80032e4:	e7ed      	b.n	80032c2 <USBD_StdEPReq+0x58>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80032e6:	064b      	lsls	r3, r1, #25
 80032e8:	d017      	beq.n	800331a <USBD_StdEPReq+0xb0>
          USBD_LL_StallEP(pdev, ep_addr);
 80032ea:	f000 fe1d 	bl	8003f28 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 80032ee:	2180      	movs	r1, #128	; 0x80
 80032f0:	4620      	mov	r0, r4
 80032f2:	f000 fe19 	bl	8003f28 <USBD_LL_StallEP>
 80032f6:	e7da      	b.n	80032ae <USBD_StdEPReq+0x44>
      switch (pdev->dev_state)
 80032f8:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d00e      	beq.n	800331e <USBD_StdEPReq+0xb4>
 8003300:	2b03      	cmp	r3, #3
 8003302:	d1cb      	bne.n	800329c <USBD_StdEPReq+0x32>
        if((ep_addr & 0x80U) == 0x80U)
 8003304:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003308:	f04f 0314 	mov.w	r3, #20
 800330c:	f001 020f 	and.w	r2, r1, #15
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8003310:	fb03 0202 	mla	r2, r3, r2, r0
        if((ep_addr & 0x80U) == 0x80U)
 8003314:	d012      	beq.n	800333c <USBD_StdEPReq+0xd2>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8003316:	6992      	ldr	r2, [r2, #24]
 8003318:	b9da      	cbnz	r2, 8003352 <USBD_StdEPReq+0xe8>
          USBD_CtlError(pdev, req);
 800331a:	4620      	mov	r0, r4
 800331c:	e7be      	b.n	800329c <USBD_StdEPReq+0x32>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800331e:	0649      	lsls	r1, r1, #25
 8003320:	d1fb      	bne.n	800331a <USBD_StdEPReq+0xb0>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8003322:	0613      	lsls	r3, r2, #24
 8003324:	bf4c      	ite	mi
 8003326:	f100 0114 	addmi.w	r1, r0, #20
 800332a:	f500 71a0 	addpl.w	r1, r0, #320	; 0x140
          pep->status = 0x0000U;
 800332e:	2300      	movs	r3, #0
 8003330:	600b      	str	r3, [r1, #0]
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8003332:	2202      	movs	r2, #2
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8003334:	4620      	mov	r0, r4
 8003336:	f000 f85b 	bl	80033f0 <USBD_CtlSendData>
          break;
 800333a:	e7b8      	b.n	80032ae <USBD_StdEPReq+0x44>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800333c:	f8d2 2144 	ldr.w	r2, [r2, #324]	; 0x144
 8003340:	2a00      	cmp	r2, #0
 8003342:	d0ea      	beq.n	800331a <USBD_StdEPReq+0xb0>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8003344:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8003348:	fb03 0505 	mla	r5, r3, r5, r0
 800334c:	f505 75a0 	add.w	r5, r5, #320	; 0x140
 8003350:	e004      	b.n	800335c <USBD_StdEPReq+0xf2>
 8003352:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8003356:	fb05 3503 	mla	r5, r5, r3, r3
 800335a:	4405      	add	r5, r0
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800335c:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 8003360:	d103      	bne.n	800336a <USBD_StdEPReq+0x100>
            pep->status = 0x0001U;
 8003362:	602b      	str	r3, [r5, #0]
          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8003364:	2202      	movs	r2, #2
 8003366:	4629      	mov	r1, r5
 8003368:	e7e4      	b.n	8003334 <USBD_StdEPReq+0xca>
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800336a:	4620      	mov	r0, r4
 800336c:	f000 fdf8 	bl	8003f60 <USBD_LL_IsStallEP>
 8003370:	b108      	cbz	r0, 8003376 <USBD_StdEPReq+0x10c>
            pep->status = 0x0001U;
 8003372:	2301      	movs	r3, #1
 8003374:	e7f5      	b.n	8003362 <USBD_StdEPReq+0xf8>
            pep->status = 0x0000U;
 8003376:	6028      	str	r0, [r5, #0]
 8003378:	e7f4      	b.n	8003364 <USBD_StdEPReq+0xfa>

0800337a <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 800337a:	780b      	ldrb	r3, [r1, #0]
 800337c:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800337e:	784b      	ldrb	r3, [r1, #1]
 8003380:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003382:	78ca      	ldrb	r2, [r1, #3]
 8003384:	788b      	ldrb	r3, [r1, #2]
 8003386:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800338a:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800338c:	794a      	ldrb	r2, [r1, #5]
 800338e:	790b      	ldrb	r3, [r1, #4]
 8003390:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003394:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003396:	79ca      	ldrb	r2, [r1, #7]
 8003398:	798b      	ldrb	r3, [r1, #6]
 800339a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800339e:	80c3      	strh	r3, [r0, #6]
 80033a0:	4770      	bx	lr

080033a2 <USBD_CtlError>:
{
 80033a2:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80U);
 80033a4:	2180      	movs	r1, #128	; 0x80
{
 80033a6:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 80033a8:	f000 fdbe 	bl	8003f28 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 80033ac:	4620      	mov	r0, r4
 80033ae:	2100      	movs	r1, #0
}
 80033b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0U);
 80033b4:	f000 bdb8 	b.w	8003f28 <USBD_LL_StallEP>

080033b8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80033b8:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;

  if (desc != NULL)
 80033ba:	b188      	cbz	r0, 80033e0 <USBD_GetString+0x28>
 80033bc:	4605      	mov	r5, r0
 80033be:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0U;

    while (*buf != '\0')
 80033c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2c00      	cmp	r4, #0
 80033c8:	d1f9      	bne.n	80033be <USBD_GetString+0x6>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80033ca:	3301      	adds	r3, #1
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80033d0:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80033d2:	2303      	movs	r3, #3
 80033d4:	704b      	strb	r3, [r1, #1]
 80033d6:	3801      	subs	r0, #1
 80033d8:	2302      	movs	r3, #2
    while (*desc != '\0')
 80033da:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80033de:	b905      	cbnz	r5, 80033e2 <USBD_GetString+0x2a>
 80033e0:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0U;
 80033e8:	3302      	adds	r3, #2
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	548c      	strb	r4, [r1, r2]
 80033ee:	e7f4      	b.n	80033da <USBD_GetString+0x22>

080033f0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 80033f0:	b510      	push	{r4, lr}
 80033f2:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80033f4:	2202      	movs	r2, #2
 80033f6:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 80033fa:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 80033fc:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 80033fe:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8003400:	2100      	movs	r1, #0
 8003402:	f000 fdcf 	bl	8003fa4 <USBD_LL_Transmit>

  return USBD_OK;
}
 8003406:	2000      	movs	r0, #0
 8003408:	bd10      	pop	{r4, pc}

0800340a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800340a:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800340c:	4613      	mov	r3, r2
 800340e:	460a      	mov	r2, r1
 8003410:	2100      	movs	r1, #0
 8003412:	f000 fdc7 	bl	8003fa4 <USBD_LL_Transmit>

  return USBD_OK;
}
 8003416:	2000      	movs	r0, #0
 8003418:	bd08      	pop	{r3, pc}

0800341a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800341a:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800341c:	4613      	mov	r3, r2
 800341e:	460a      	mov	r2, r1
 8003420:	2100      	movs	r1, #0
 8003422:	f000 fdcd 	bl	8003fc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8003426:	2000      	movs	r0, #0
 8003428:	bd08      	pop	{r3, pc}

0800342a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800342a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800342c:	2304      	movs	r3, #4
 800342e:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8003432:	2300      	movs	r3, #0
 8003434:	461a      	mov	r2, r3
 8003436:	4619      	mov	r1, r3
 8003438:	f000 fdb4 	bl	8003fa4 <USBD_LL_Transmit>

  return USBD_OK;
}
 800343c:	2000      	movs	r0, #0
 800343e:	bd08      	pop	{r3, pc}

08003440 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 8003440:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8003442:	2305      	movs	r3, #5
 8003444:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 8003448:	2300      	movs	r3, #0
 800344a:	461a      	mov	r2, r3
 800344c:	4619      	mov	r1, r3
 800344e:	f000 fdb7 	bl	8003fc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8003452:	2000      	movs	r0, #0
 8003454:	bd08      	pop	{r3, pc}
	...

08003458 <debugSendStr>:
void debugTx(){

}


void debugSendStr(char * pStr){
 8003458:	b510      	push	{r4, lr}
 800345a:	1e41      	subs	r1, r0, #1
 800345c:	4604      	mov	r4, r0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800345e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
	uint32_t i=0;
	while(pStr[i]!=0){
 8003462:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003466:	b952      	cbnz	r2, 800347e <debugSendStr+0x26>
		ITM_SendChar(pStr[i]);
		i++;

	}
	HAL_UART_Transmit(&huart1,pStr,strlen(pStr),10);
 8003468:	4620      	mov	r0, r4
 800346a:	f7fc feb3 	bl	80001d4 <strlen>
 800346e:	4621      	mov	r1, r4
 8003470:	b282      	uxth	r2, r0
 8003472:	230a      	movs	r3, #10
 8003474:	4809      	ldr	r0, [pc, #36]	; (800349c <debugSendStr+0x44>)
}
 8003476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart1,pStr,strlen(pStr),10);
 800347a:	f7fe be4b 	b.w	8002114 <HAL_UART_Transmit>
 800347e:	f8d3 0e80 	ldr.w	r0, [r3, #3712]	; 0xe80
 8003482:	07c0      	lsls	r0, r0, #31
 8003484:	d5ed      	bpl.n	8003462 <debugSendStr+0xa>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003486:	f8d3 0e00 	ldr.w	r0, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800348a:	07c0      	lsls	r0, r0, #31
 800348c:	d5e9      	bpl.n	8003462 <debugSendStr+0xa>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800348e:	6818      	ldr	r0, [r3, #0]
 8003490:	b108      	cbz	r0, 8003496 <debugSendStr+0x3e>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003492:	701a      	strb	r2, [r3, #0]
 8003494:	e7e5      	b.n	8003462 <debugSendStr+0xa>
      __NOP();
 8003496:	bf00      	nop
 8003498:	e7f9      	b.n	800348e <debugSendStr+0x36>
 800349a:	bf00      	nop
 800349c:	200003a0 	.word	0x200003a0

080034a0 <keypadReadStep>:

void keypadReadStep(struct t_controlState * pCtrls){



	uint8_t columns=(GPIOA->IDR&0b01110000)>>4;
 80034a0:	4b18      	ldr	r3, [pc, #96]	; (8003504 <keypadReadStep+0x64>)
void keypadReadStep(struct t_controlState * pCtrls){
 80034a2:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t columns=(GPIOA->IDR&0b01110000)>>4;
 80034a4:	691d      	ldr	r5, [r3, #16]
	uint8_t row=pCtrls->pollState * 3;
 80034a6:	7843      	ldrb	r3, [r0, #1]
	uint8_t maskIndex=0,mask;
	uint16_t prevButtons=pCtrls->buttons;
 80034a8:	8804      	ldrh	r4, [r0, #0]
	uint8_t row=pCtrls->pollState * 3;
 80034aa:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80034ae:	b2d9      	uxtb	r1, r3
 80034b0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	pCtrls->buttons&= ~(0b111<<row);//mask out those bits that could be set
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2707      	movs	r7, #7
	uint16_t prevButtons=pCtrls->buttons;
 80034b8:	f3c4 020b 	ubfx	r2, r4, #0, #12
	pCtrls->buttons&= ~(0b111<<row);//mask out those bits that could be set
 80034bc:	409f      	lsls	r7, r3
	pCtrls->buttons|=columns<<row;//or in the new reading
 80034be:	f3c5 1502 	ubfx	r5, r5, #4, #3
	uint16_t prevButtons=pCtrls->buttons;
 80034c2:	b296      	uxth	r6, r2
	pCtrls->buttons|=columns<<row;//or in the new reading
 80034c4:	fa05 f303 	lsl.w	r3, r5, r3
	pCtrls->buttons&= ~(0b111<<row);//mask out those bits that could be set
 80034c8:	ea22 0207 	bic.w	r2, r2, r7
	pCtrls->buttons|=columns<<row;//or in the new reading
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f3c3 030b 	ubfx	r3, r3, #0, #12

	if((pCtrls->buttons)!=prevButtons){
 80034d2:	429e      	cmp	r6, r3
	pCtrls->buttons|=columns<<row;//or in the new reading
 80034d4:	4622      	mov	r2, r4
 80034d6:	f363 020b 	bfi	r2, r3, #0, #12
		pCtrls->keysChangedFlag|=buttonFlag|modifiedThisCycleFlag;
 80034da:	bf18      	it	ne
 80034dc:	7a03      	ldrbne	r3, [r0, #8]
	pCtrls->buttons|=columns<<row;//or in the new reading
 80034de:	8002      	strh	r2, [r0, #0]
		pCtrls->keysChangedFlag|=buttonFlag|modifiedThisCycleFlag;
 80034e0:	bf18      	it	ne
 80034e2:	f043 0303 	orrne.w	r3, r3, #3
	}

	if(pCtrls->pollState==4){
		pCtrls->pollState=0;
	}
	else{pCtrls->pollState++;}
 80034e6:	7842      	ldrb	r2, [r0, #1]
		pCtrls->keysChangedFlag|=buttonFlag|modifiedThisCycleFlag;
 80034e8:	bf18      	it	ne
 80034ea:	7203      	strbne	r3, [r0, #8]
	else{pCtrls->pollState++;}
 80034ec:	1c4b      	adds	r3, r1, #1
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	f363 1205 	bfi	r2, r3, #4, #2
 80034f6:	7042      	strb	r2, [r0, #1]
	GPIOA->ODR=1<<(pCtrls->pollState);
 80034f8:	2201      	movs	r2, #1
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	4a01      	ldr	r2, [pc, #4]	; (8003504 <keypadReadStep+0x64>)
 8003500:	6153      	str	r3, [r2, #20]
 8003502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003504:	40020000 	.word	0x40020000

08003508 <encoderPoll>:
volatile uint8_t encoderPeriod=0;//unused but for velocity
//change this as the encoder cannot stay low and the velocity can be determined by how long it is low for

void encoderPoll(struct t_controlState * pCtrls){

	uint8_t newReading=GPIOB->IDR&(encA|encB);
 8003508:	4b14      	ldr	r3, [pc, #80]	; (800355c <encoderPoll+0x54>)
 800350a:	691b      	ldr	r3, [r3, #16]


		switch(newReading){
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d012      	beq.n	800353a <encoderPoll+0x32>
 8003514:	2b03      	cmp	r3, #3
 8003516:	d01b      	beq.n	8003550 <encoderPoll+0x48>
 8003518:	2b01      	cmp	r3, #1
 800351a:	d10d      	bne.n	8003538 <encoderPoll+0x30>
		case encA:{
			if(pCtrls->encoderState){
 800351c:	7843      	ldrb	r3, [r0, #1]
 800351e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 8003522:	d009      	beq.n	8003538 <encoderPoll+0x30>
				pCtrls->keysChangedFlag|=encoderFlag|modifiedThisCycleFlag;
 8003524:	7a02      	ldrb	r2, [r0, #8]
 8003526:	f042 0206 	orr.w	r2, r2, #6
 800352a:	7202      	strb	r2, [r0, #8]
				pCtrls->encoderVal+=1;
 800352c:	7882      	ldrb	r2, [r0, #2]
 800352e:	3201      	adds	r2, #1
			break;
		}
		case encB:{
			if(pCtrls->encoderState){
				pCtrls->keysChangedFlag|=encoderFlag|modifiedThisCycleFlag;
				pCtrls->encoderVal-=1;
 8003530:	7082      	strb	r2, [r0, #2]
				pCtrls->encoderState=0;}
 8003532:	f36f 1387 	bfc	r3, #6, #2
			break;
		}
		case (encA|encB):{
			pCtrls->encoderState=1;
 8003536:	7043      	strb	r3, [r0, #1]
 8003538:	4770      	bx	lr
			if(pCtrls->encoderState){
 800353a:	7843      	ldrb	r3, [r0, #1]
 800353c:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 8003540:	d0fa      	beq.n	8003538 <encoderPoll+0x30>
				pCtrls->keysChangedFlag|=encoderFlag|modifiedThisCycleFlag;
 8003542:	7a02      	ldrb	r2, [r0, #8]
 8003544:	f042 0206 	orr.w	r2, r2, #6
 8003548:	7202      	strb	r2, [r0, #8]
				pCtrls->encoderVal-=1;
 800354a:	7882      	ldrb	r2, [r0, #2]
 800354c:	3a01      	subs	r2, #1
 800354e:	e7ef      	b.n	8003530 <encoderPoll+0x28>
			pCtrls->encoderState=1;
 8003550:	7843      	ldrb	r3, [r0, #1]
 8003552:	2201      	movs	r2, #1
 8003554:	f362 1387 	bfi	r3, r2, #6, #2
 8003558:	e7ed      	b.n	8003536 <encoderPoll+0x2e>
 800355a:	bf00      	nop
 800355c:	40020400 	.word	0x40020400

08003560 <pollAllControlsStep>:

//interval for running below function in 0.1ms increments
volatile uint16_t stateChangeDelay= 20;


void pollAllControlsStep(struct t_controlState * pCtrls){//run every 5ms
 8003560:	b510      	push	{r4, lr}
	keypadReadStep(pCtrls);
 8003562:	f7ff ff9d 	bl	80034a0 <keypadReadStep>
	encoderPoll(pCtrls);
 8003566:	f7ff ffcf 	bl	8003508 <encoderPoll>

	if(pCtrls->keysChangedFlag&modifiedThisCycleFlag){
 800356a:	7a03      	ldrb	r3, [r0, #8]
 800356c:	079b      	lsls	r3, r3, #30
		pCtrls->lastModified=TIM2->CNT;
 800356e:	bf42      	ittt	mi
 8003570:	f04f 4380 	movmi.w	r3, #1073741824	; 0x40000000
 8003574:	6a5b      	ldrmi	r3, [r3, #36]	; 0x24
 8003576:	60c3      	strmi	r3, [r0, #12]
 8003578:	bd10      	pop	{r4, pc}

0800357a <initPoll>:
	}
	//full keypad cycle occurs every 20ms

}

struct t_controlState * initPoll(){
 800357a:	b510      	push	{r4, lr}
	struct t_controlState * pCtrl = malloc(sizeof(struct t_controlState));
 800357c:	2010      	movs	r0, #16
 800357e:	f000 fdf9 	bl	8004174 <malloc>
	pCtrl->buttons=0;
 8003582:	8802      	ldrh	r2, [r0, #0]
	pCtrl->encoderState=0;
	pCtrl->encoderVal=0;
	pCtrl->keysChangedFlag=0;
 8003584:	7a04      	ldrb	r4, [r0, #8]
	pCtrl->buttons=0;
 8003586:	f36f 020b 	bfc	r2, #0, #12
	pCtrl->encoderVal=0;
 800358a:	2100      	movs	r1, #0
	pCtrl->buttons=0;
 800358c:	8002      	strh	r2, [r0, #0]
	pCtrl->pollState=0;
 800358e:	f3c2 2205 	ubfx	r2, r2, #8, #6
 8003592:	f361 1205 	bfi	r2, r1, #4, #2
 8003596:	7042      	strb	r2, [r0, #1]
	pCtrl->keysChangedFlag=0;
 8003598:	f361 0403 	bfi	r4, r1, #0, #4
	pCtrl->stickX=0;
	pCtrl->stickY=0;
	pCtrl->lastModified=TIM2->CNT;
 800359c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	pCtrl->encoderVal=0;
 80035a0:	7081      	strb	r1, [r0, #2]
	pCtrl->keysChangedFlag=0;
 80035a2:	7204      	strb	r4, [r0, #8]
	pCtrl->lastModified=TIM2->CNT;
 80035a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
	pCtrl->stickX=0;
 80035a6:	8081      	strh	r1, [r0, #4]
	pCtrl->stickY=0;
 80035a8:	80c1      	strh	r1, [r0, #6]
	pCtrl->lastModified=TIM2->CNT;
 80035aa:	60c2      	str	r2, [r0, #12]
	return(pCtrl);
}
 80035ac:	bd10      	pop	{r4, pc}
	...

080035b0 <logToUsbKeys>:

void logToUsbKeys(uint32_t bitsOfButtons){
 80035b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	struct keyboardHID_t keyboardHID;
	keyboardHID.id = 1;
	keyboardHID.modifiers = 0;
 80035b2:	2300      	movs	r3, #0
	keyboardHID.id = 1;
 80035b4:	2101      	movs	r1, #1
 80035b6:	f88d 1000 	strb.w	r1, [sp]
	keyboardHID.modifiers = 0;
 80035ba:	f88d 3001 	strb.w	r3, [sp, #1]
	keyboardHID.key1 = 0;
 80035be:	f88d 3002 	strb.w	r3, [sp, #2]
	keyboardHID.key2 = 0;
 80035c2:	f88d 3003 	strb.w	r3, [sp, #3]
	keyboardHID.key3 = 0;
 80035c6:	f88d 3004 	strb.w	r3, [sp, #4]
	if(bitsOfButtons==0){
 80035ca:	b188      	cbz	r0, 80035f0 <logToUsbKeys+0x40>
 80035cc:	461a      	mov	r2, r3

		uint8_t curButton=0;

		i=0;
		while(i<3&&bitsOfButtons){
			while((bitsOfButtons&(1<<curButton)==0)&&(curButton<keysInPad)){
 80035ce:	460c      	mov	r4, r1
		while(i<3&&bitsOfButtons){
 80035d0:	2a02      	cmp	r2, #2
 80035d2:	d80d      	bhi.n	80035f0 <logToUsbKeys+0x40>
 80035d4:	b160      	cbz	r0, 80035f0 <logToUsbKeys+0x40>
 80035d6:	4619      	mov	r1, r3
 80035d8:	e000      	b.n	80035dc <logToUsbKeys+0x2c>
 80035da:	3101      	adds	r1, #1
			while((bitsOfButtons&(1<<curButton)==0)&&(curButton<keysInPad)){
 80035dc:	fa14 f501 	lsls.w	r5, r4, r1
 80035e0:	f000 0601 	and.w	r6, r0, #1
 80035e4:	bf18      	it	ne
 80035e6:	2600      	movne	r6, #0
 80035e8:	b2cb      	uxtb	r3, r1
 80035ea:	b146      	cbz	r6, 80035fe <logToUsbKeys+0x4e>
 80035ec:	2b0b      	cmp	r3, #11
 80035ee:	d9f4      	bls.n	80035da <logToUsbKeys+0x2a>
				i++;
				curButton++;
			}
		}
	}
	USBD_HID_SendReport(&hUsbDeviceFS,&keyboardHID,sizeof(struct keyboardHID_t));
 80035f0:	2205      	movs	r2, #5
 80035f2:	4669      	mov	r1, sp
 80035f4:	4808      	ldr	r0, [pc, #32]	; (8003618 <logToUsbKeys+0x68>)
 80035f6:	f7ff fb90 	bl	8002d1a <USBD_HID_SendReport>

}
 80035fa:	b002      	add	sp, #8
 80035fc:	bd70      	pop	{r4, r5, r6, pc}
			if(curButton>=keysInPad){i=6;}
 80035fe:	2b0b      	cmp	r3, #11
 8003600:	d8f6      	bhi.n	80035f0 <logToUsbKeys+0x40>
				(&keyboardHID.key1)[i]=curButton+4;
 8003602:	a902      	add	r1, sp, #8
 8003604:	4411      	add	r1, r2
				bitsOfButtons-= (1<<curButton);
 8003606:	1b40      	subs	r0, r0, r5
				i++;
 8003608:	3201      	adds	r2, #1
				(&keyboardHID.key1)[i]=curButton+4;
 800360a:	1d1d      	adds	r5, r3, #4
				curButton++;
 800360c:	3301      	adds	r3, #1
				(&keyboardHID.key1)[i]=curButton+4;
 800360e:	f801 5c06 	strb.w	r5, [r1, #-6]
				i++;
 8003612:	b2d2      	uxtb	r2, r2
				curButton++;
 8003614:	b2db      	uxtb	r3, r3
 8003616:	e7db      	b.n	80035d0 <logToUsbKeys+0x20>
 8003618:	20000480 	.word	0x20000480

0800361c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800361c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800361e:	2230      	movs	r2, #48	; 0x30
{
 8003620:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003622:	eb0d 0002 	add.w	r0, sp, r2
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003626:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003628:	2100      	movs	r1, #0
 800362a:	f000 fdb3 	bl	8004194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800362e:	4622      	mov	r2, r4
 8003630:	2100      	movs	r1, #0
 8003632:	a802      	add	r0, sp, #8
 8003634:	f000 fdae 	bl	8004194 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003638:	4622      	mov	r2, r4
 800363a:	2100      	movs	r1, #0
 800363c:	a807      	add	r0, sp, #28
 800363e:	f000 fda9 	bl	8004194 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003642:	2500      	movs	r5, #0
 8003644:	4b22      	ldr	r3, [pc, #136]	; (80036d0 <SystemClock_Config+0xb4>)
 8003646:	9500      	str	r5, [sp, #0]
 8003648:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800364a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800364e:	641a      	str	r2, [r3, #64]	; 0x40
 8003650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003652:	4a20      	ldr	r2, [pc, #128]	; (80036d4 <SystemClock_Config+0xb8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800365c:	9501      	str	r5, [sp, #4]
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003664:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003668:	6013      	str	r3, [r2, #0]
 800366a:	6813      	ldr	r3, [r2, #0]
 800366c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	9b01      	ldr	r3, [sp, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003674:	2309      	movs	r3, #9
 8003676:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003678:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800367c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800367e:	2301      	movs	r3, #1
 8003680:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003682:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003686:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003688:	2319      	movs	r3, #25
 800368a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 288;
 800368c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8003690:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003692:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003694:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003696:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003698:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800369a:	2306      	movs	r3, #6
 800369c:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800369e:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036a0:	f7fd ff6e 	bl	8001580 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036a4:	230f      	movs	r3, #15
 80036a6:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036a8:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036ae:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036b0:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036b2:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036b4:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036b6:	9506      	str	r5, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036b8:	f7fe f936 	bl	8001928 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80036bc:	f44f 7300 	mov.w	r3, #512	; 0x200
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036c0:	a807      	add	r0, sp, #28
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80036c2:	9407      	str	r4, [sp, #28]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80036c4:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036c6:	f7fe f9f1 	bl	8001aac <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80036ca:	b019      	add	sp, #100	; 0x64
 80036cc:	bd30      	pop	{r4, r5, pc}
 80036ce:	bf00      	nop
 80036d0:	40023800 	.word	0x40023800
 80036d4:	40007000 	.word	0x40007000

080036d8 <main>:
int main(void){
 80036d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036dc:	b09b      	sub	sp, #108	; 0x6c
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036de:	2400      	movs	r4, #0
 80036e0:	4dbc      	ldr	r5, [pc, #752]	; (80039d4 <main+0x2fc>)
  huart1.Instance = USART1;
 80036e2:	4fbd      	ldr	r7, [pc, #756]	; (80039d8 <main+0x300>)
  HAL_Init();
 80036e4:	f7fc ff2a 	bl	800053c <HAL_Init>
  SystemClock_Config();
 80036e8:	f7ff ff98 	bl	800361c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ec:	2214      	movs	r2, #20
 80036ee:	2100      	movs	r1, #0
 80036f0:	a80a      	add	r0, sp, #40	; 0x28
 80036f2:	f000 fd4f 	bl	8004194 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036f6:	9404      	str	r4, [sp, #16]
 80036f8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80036fa:	48b8      	ldr	r0, [pc, #736]	; (80039dc <main+0x304>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036fc:	f043 0304 	orr.w	r3, r3, #4
 8003700:	632b      	str	r3, [r5, #48]	; 0x30
 8003702:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	9304      	str	r3, [sp, #16]
 800370a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800370c:	9405      	str	r4, [sp, #20]
 800370e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003714:	632b      	str	r3, [r5, #48]	; 0x30
 8003716:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800371c:	9305      	str	r3, [sp, #20]
 800371e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003720:	9406      	str	r4, [sp, #24]
 8003722:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003724:	f043 0301 	orr.w	r3, r3, #1
 8003728:	632b      	str	r3, [r5, #48]	; 0x30
 800372a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	9306      	str	r3, [sp, #24]
 8003732:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003734:	9407      	str	r4, [sp, #28]
 8003736:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003738:	f043 0302 	orr.w	r3, r3, #2
 800373c:	632b      	str	r3, [r5, #48]	; 0x30
 800373e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003740:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003744:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003746:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003748:	f240 110f 	movw	r1, #271	; 0x10f
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800374c:	f04f 0801 	mov.w	r8, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003750:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003752:	f7fd f9b9 	bl	8000ac8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003756:	230f      	movs	r3, #15
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003758:	a90a      	add	r1, sp, #40	; 0x28
 800375a:	48a0      	ldr	r0, [pc, #640]	; (80039dc <main+0x304>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800375c:	930a      	str	r3, [sp, #40]	; 0x28

  /*Configure GPIO pins : PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800375e:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003762:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003768:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800376a:	f7fd f8df 	bl	800092c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800376e:	2370      	movs	r3, #112	; 0x70
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003770:	a90a      	add	r1, sp, #40	; 0x28
 8003772:	489a      	ldr	r0, [pc, #616]	; (80039dc <main+0x304>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003774:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003776:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003778:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800377c:	f7fd f8d6 	bl	800092c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003780:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003782:	a90a      	add	r1, sp, #40	; 0x28
 8003784:	4896      	ldr	r0, [pc, #600]	; (80039e0 <main+0x308>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003786:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003788:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800378c:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800378e:	f7fd f8cd 	bl	800092c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003792:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003796:	a90a      	add	r1, sp, #40	; 0x28
 8003798:	4890      	ldr	r0, [pc, #576]	; (80039dc <main+0x304>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800379a:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800379c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a0:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037a2:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a6:	f7fd f8c1 	bl	800092c <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037aa:	9402      	str	r4, [sp, #8]
 80037ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80037ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037b2:	632b      	str	r3, [r5, #48]	; 0x30
 80037b4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80037b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ba:	9302      	str	r3, [sp, #8]
 80037bc:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037be:	9403      	str	r4, [sp, #12]
 80037c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80037c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80037c6:	632b      	str	r3, [r5, #48]	; 0x30
 80037c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  htim1.Instance = TIM1;
 80037ca:	4d86      	ldr	r5, [pc, #536]	; (80039e4 <main+0x30c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80037d0:	4622      	mov	r2, r4
 80037d2:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037d4:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80037d6:	2011      	movs	r0, #17
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037d8:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80037da:	f7fc ff01 	bl	80005e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80037de:	2011      	movs	r0, #17
 80037e0:	f7fc ff32 	bl	8000648 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80037e4:	4622      	mov	r2, r4
 80037e6:	4621      	mov	r1, r4
 80037e8:	203a      	movs	r0, #58	; 0x3a
 80037ea:	f7fc fef9 	bl	80005e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80037ee:	203a      	movs	r0, #58	; 0x3a
 80037f0:	f7fc ff2a 	bl	8000648 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80037f4:	4621      	mov	r1, r4
 80037f6:	4622      	mov	r2, r4
 80037f8:	2046      	movs	r0, #70	; 0x46
 80037fa:	f7fc fef1 	bl	80005e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80037fe:	2046      	movs	r0, #70	; 0x46
 8003800:	f7fc ff22 	bl	8000648 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8003804:	4878      	ldr	r0, [pc, #480]	; (80039e8 <main+0x310>)
  hi2c1.Init.ClockSpeed = 400000;
 8003806:	4a79      	ldr	r2, [pc, #484]	; (80039ec <main+0x314>)
 8003808:	4b79      	ldr	r3, [pc, #484]	; (80039f0 <main+0x318>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800380a:	6084      	str	r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 400000;
 800380c:	e880 000c 	stmia.w	r0, {r2, r3}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003810:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003814:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress1 = 0;
 8003816:	60c4      	str	r4, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003818:	6144      	str	r4, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800381a:	6184      	str	r4, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800381c:	61c4      	str	r4, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800381e:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003820:	f7fd f958 	bl	8000ad4 <HAL_I2C_Init>
  hrtc.Instance = RTC;
 8003824:	4873      	ldr	r0, [pc, #460]	; (80039f4 <main+0x31c>)
 8003826:	4b74      	ldr	r3, [pc, #464]	; (80039f8 <main+0x320>)
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003828:	6104      	str	r4, [r0, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800382a:	e880 0018 	stmia.w	r0, {r3, r4}
  hrtc.Init.AsynchPrediv = 127;
 800382e:	237f      	movs	r3, #127	; 0x7f
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003830:	2610      	movs	r6, #16
  hrtc.Init.AsynchPrediv = 127;
 8003832:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8003834:	23ff      	movs	r3, #255	; 0xff
 8003836:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003838:	6144      	str	r4, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800383a:	6184      	str	r4, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800383c:	f7fe fa06 	bl	8001c4c <HAL_RTC_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003840:	4632      	mov	r2, r6
 8003842:	4621      	mov	r1, r4
 8003844:	a80a      	add	r0, sp, #40	; 0x28
 8003846:	f000 fca5 	bl	8004194 <memset>
  htim1.Init.Prescaler = 7200;
 800384a:	4b6c      	ldr	r3, [pc, #432]	; (80039fc <main+0x324>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800384c:	9408      	str	r4, [sp, #32]
  htim1.Init.Prescaler = 7200;
 800384e:	f44f 5be1 	mov.w	fp, #7200	; 0x1c20
 8003852:	e885 0808 	stmia.w	r5, {r3, fp}
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003856:	4628      	mov	r0, r5
  htim1.Init.Period = 65535;
 8003858:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800385c:	60eb      	str	r3, [r5, #12]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800385e:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003862:	9409      	str	r4, [sp, #36]	; 0x24
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003864:	60ac      	str	r4, [r5, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003866:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8003868:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800386a:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800386c:	f7fe fa9c 	bl	8001da8 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003870:	a90a      	add	r1, sp, #40	; 0x28
 8003872:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003874:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003878:	f7fe faba 	bl	8001df0 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800387c:	a908      	add	r1, sp, #32
 800387e:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8003880:	9608      	str	r6, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003882:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003884:	f7fe fb48 	bl	8001f18 <HAL_TIMEx_MasterConfigSynchronization>
  huart1.Init.BaudRate = 115200;
 8003888:	495d      	ldr	r1, [pc, #372]	; (8003a00 <main+0x328>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800388a:	60bc      	str	r4, [r7, #8]
  huart1.Init.BaudRate = 115200;
 800388c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003890:	e887 000a 	stmia.w	r7, {r1, r3}
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003894:	4638      	mov	r0, r7
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003896:	230c      	movs	r3, #12
 8003898:	617b      	str	r3, [r7, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800389a:	60fc      	str	r4, [r7, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800389c:	613c      	str	r4, [r7, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800389e:	61bc      	str	r4, [r7, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80038a0:	61fc      	str	r4, [r7, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80038a2:	f7fe fc09 	bl	80020b8 <HAL_UART_Init>
  MX_USB_DEVICE_Init();
 80038a6:	f000 fa29 	bl	8003cfc <MX_USB_DEVICE_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038aa:	4632      	mov	r2, r6
 80038ac:	4621      	mov	r1, r4
  htim2.Instance = TIM2;
 80038ae:	4e55      	ldr	r6, [pc, #340]	; (8003a04 <main+0x32c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b0:	a80a      	add	r0, sp, #40	; 0x28
 80038b2:	f000 fc6f 	bl	8004194 <memset>
  htim2.Instance = TIM2;
 80038b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 7200;
 80038ba:	e886 0808 	stmia.w	r6, {r3, fp}
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038be:	4630      	mov	r0, r6
  htim2.Init.Period = 10000;
 80038c0:	f242 7310 	movw	r3, #10000	; 0x2710
 80038c4:	60f3      	str	r3, [r6, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c6:	60b4      	str	r4, [r6, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038c8:	6134      	str	r4, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038ca:	61b4      	str	r4, [r6, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038cc:	9408      	str	r4, [sp, #32]
 80038ce:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038d0:	f7fe fa6a 	bl	8001da8 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80038d4:	a90a      	add	r1, sp, #40	; 0x28
 80038d6:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038d8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80038dc:	f7fe fa88 	bl	8001df0 <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80038e0:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038e2:	eb0d 0103 	add.w	r1, sp, r3
 80038e6:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80038e8:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ea:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038ec:	f7fe fb14 	bl	8001f18 <HAL_TIMEx_MasterConfigSynchronization>
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80038f0:	4622      	mov	r2, r4
 80038f2:	4945      	ldr	r1, [pc, #276]	; (8003a08 <main+0x330>)
 80038f4:	4845      	ldr	r0, [pc, #276]	; (8003a0c <main+0x334>)
 80038f6:	f7ff fa22 	bl	8002d3e <USBD_Init>
    USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID);
 80038fa:	4945      	ldr	r1, [pc, #276]	; (8003a10 <main+0x338>)
 80038fc:	4843      	ldr	r0, [pc, #268]	; (8003a0c <main+0x334>)
 80038fe:	f7ff fa33 	bl	8002d68 <USBD_RegisterClass>
    USBD_Start(&hUsbDeviceFS);
 8003902:	4842      	ldr	r0, [pc, #264]	; (8003a0c <main+0x334>)
 8003904:	f7ff fa37 	bl	8002d76 <USBD_Start>
        USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(struct mediaHID_t));
 8003908:	464a      	mov	r2, r9
 800390a:	a901      	add	r1, sp, #4
 800390c:	483f      	ldr	r0, [pc, #252]	; (8003a0c <main+0x334>)
    keyboardHID.id = 1;
 800390e:	f88d 8020 	strb.w	r8, [sp, #32]
    keyboardHID.modifiers = 0;
 8003912:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
    keyboardHID.key1 = 0;
 8003916:	f88d 4022 	strb.w	r4, [sp, #34]	; 0x22
    keyboardHID.key2 = 0;
 800391a:	f88d 4023 	strb.w	r4, [sp, #35]	; 0x23
    keyboardHID.key3 = 0;
 800391e:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
    mediaHID.id = 2;
 8003922:	f88d 9004 	strb.w	r9, [sp, #4]
    mediaHID.keys = 0;
 8003926:	f88d 4005 	strb.w	r4, [sp, #5]
        USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(struct mediaHID_t));
 800392a:	f7ff f9f6 	bl	8002d1a <USBD_HID_SendReport>
        HAL_Delay(30);
 800392e:	201e      	movs	r0, #30
 8003930:	f7fc fe30 	bl	8000594 <HAL_Delay>
        USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(struct mediaHID_t));
 8003934:	464a      	mov	r2, r9
 8003936:	a901      	add	r1, sp, #4
 8003938:	4834      	ldr	r0, [pc, #208]	; (8003a0c <main+0x334>)
        mediaHID.keys = 0;
 800393a:	f88d 4005 	strb.w	r4, [sp, #5]
        USBD_HID_SendReport(&hUsbDeviceFS, &mediaHID, sizeof(struct mediaHID_t));
 800393e:	f7ff f9ec 	bl	8002d1a <USBD_HID_SendReport>
        HAL_Delay(30);
 8003942:	201e      	movs	r0, #30
 8003944:	f7fc fe26 	bl	8000594 <HAL_Delay>
        USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(struct keyboardHID_t));
 8003948:	2205      	movs	r2, #5
 800394a:	a908      	add	r1, sp, #32
 800394c:	482f      	ldr	r0, [pc, #188]	; (8003a0c <main+0x334>)
        keyboardHID.modifiers = 0;
 800394e:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
        keyboardHID.key1 = 0;
 8003952:	f88d 4022 	strb.w	r4, [sp, #34]	; 0x22
        USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(struct keyboardHID_t));
 8003956:	f7ff f9e0 	bl	8002d1a <USBD_HID_SendReport>
        HAL_Delay(30);
 800395a:	201e      	movs	r0, #30
 800395c:	f7fc fe1a 	bl	8000594 <HAL_Delay>
        USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(struct keyboardHID_t));
 8003960:	2205      	movs	r2, #5
 8003962:	a908      	add	r1, sp, #32
 8003964:	4829      	ldr	r0, [pc, #164]	; (8003a0c <main+0x334>)
        keyboardHID.modifiers = 0;
 8003966:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
        keyboardHID.key1 = 0;
 800396a:	f88d 4022 	strb.w	r4, [sp, #34]	; 0x22
        USBD_HID_SendReport(&hUsbDeviceFS, &keyboardHID, sizeof(struct keyboardHID_t));
 800396e:	f7ff f9d4 	bl	8002d1a <USBD_HID_SendReport>
  HAL_TIM_Base_Start(&htim1);
 8003972:	4628      	mov	r0, r5
 8003974:	f7fe f9b8 	bl	8001ce8 <HAL_TIM_Base_Start>
  HAL_UART_Init(&huart1);
 8003978:	4638      	mov	r0, r7
 800397a:	f7fe fb9d 	bl	80020b8 <HAL_UART_Init>
  HAL_TIM_Base_Init(&htim2);
 800397e:	4630      	mov	r0, r6
 8003980:	f7fe fa12 	bl	8001da8 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim2);
 8003984:	4630      	mov	r0, r6
 8003986:	f7fe f9af 	bl	8001ce8 <HAL_TIM_Base_Start>
  memset(debugMsgBuf,0,64);
 800398a:	2240      	movs	r2, #64	; 0x40
 800398c:	4621      	mov	r1, r4
 800398e:	a80a      	add	r0, sp, #40	; 0x28
 8003990:	f000 fc00 	bl	8004194 <memset>
  snprintf(debugMsgBuf,64,"booted up");
 8003994:	491f      	ldr	r1, [pc, #124]	; (8003a14 <main+0x33c>)
	  if(htim1.Instance->CNT>stateChangeDelay){
 8003996:	4f20      	ldr	r7, [pc, #128]	; (8003a18 <main+0x340>)
  snprintf(debugMsgBuf,64,"booted up");
 8003998:	a80a      	add	r0, sp, #40	; 0x28
 800399a:	f000 fcbf 	bl	800431c <strcpy>
  debugSendStr(debugMsgBuf);
 800399e:	a80a      	add	r0, sp, #40	; 0x28
 80039a0:	f7ff fd5a 	bl	8003458 <debugSendStr>
  htim1.Instance->CNT=0;
 80039a4:	682b      	ldr	r3, [r5, #0]
  	  		HAL_TIM_Base_Start(&htim1);
 80039a6:	4628      	mov	r0, r5
  htim1.Instance->CNT=0;
 80039a8:	625c      	str	r4, [r3, #36]	; 0x24
  	  		HAL_TIM_Base_Start(&htim1);
 80039aa:	f7fe f99d 	bl	8001ce8 <HAL_TIM_Base_Start>
  	  		struct t_controlState * pControlState=initPoll();
 80039ae:	f7ff fde4 	bl	800357a <initPoll>
	  		HAL_TIM_Base_Start(&htim1);
 80039b2:	46a8      	mov	r8, r5
  	  		struct t_controlState * pControlState=initPoll();
 80039b4:	4606      	mov	r6, r0
	  if(htim1.Instance->CNT>stateChangeDelay){
 80039b6:	682a      	ldr	r2, [r5, #0]
 80039b8:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80039ba:	883b      	ldrh	r3, [r7, #0]
 80039bc:	b29b      	uxth	r3, r3
 80039be:	4299      	cmp	r1, r3
 80039c0:	d92c      	bls.n	8003a1c <main+0x344>
	  		htim1.Instance->CNT=0;
 80039c2:	6254      	str	r4, [r2, #36]	; 0x24
	  		HAL_TIM_Base_Start(&htim1);
 80039c4:	4640      	mov	r0, r8
 80039c6:	f7fe f98f 	bl	8001ce8 <HAL_TIM_Base_Start>
	  		pollAllControlsStep(pControlState);
 80039ca:	4630      	mov	r0, r6
 80039cc:	f7ff fdc8 	bl	8003560 <pollAllControlsStep>
 80039d0:	e024      	b.n	8003a1c <main+0x344>
 80039d2:	bf00      	nop
 80039d4:	40023800 	.word	0x40023800
 80039d8:	200003a0 	.word	0x200003a0
 80039dc:	40020000 	.word	0x40020000
 80039e0:	40020400 	.word	0x40020400
 80039e4:	20000400 	.word	0x20000400
 80039e8:	2000025c 	.word	0x2000025c
 80039ec:	40005400 	.word	0x40005400
 80039f0:	00061a80 	.word	0x00061a80
 80039f4:	200003e0 	.word	0x200003e0
 80039f8:	40002800 	.word	0x40002800
 80039fc:	40010000 	.word	0x40010000
 8003a00:	40011000 	.word	0x40011000
 8003a04:	20000440 	.word	0x20000440
 8003a08:	20000118 	.word	0x20000118
 8003a0c:	20000480 	.word	0x20000480
 8003a10:	20000058 	.word	0x20000058
 8003a14:	08004350 	.word	0x08004350
 8003a18:	20000112 	.word	0x20000112
	  if(pControlState->keysChangedFlag){
 8003a1c:	7a33      	ldrb	r3, [r6, #8]
 8003a1e:	071b      	lsls	r3, r3, #28
 8003a20:	d0c9      	beq.n	80039b6 <main+0x2de>
		  logToUsbKeys(pControlState->buttons);
 8003a22:	8830      	ldrh	r0, [r6, #0]
 8003a24:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8003a28:	f7ff fdc2 	bl	80035b0 <logToUsbKeys>
		  pControlState->keysChangedFlag=0;
 8003a2c:	7a33      	ldrb	r3, [r6, #8]
 8003a2e:	f36f 0303 	bfc	r3, #0, #4
 8003a32:	7233      	strb	r3, [r6, #8]
 8003a34:	e7bf      	b.n	80039b6 <main+0x2de>
 8003a36:	bf00      	nop

08003a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a38:	4770      	bx	lr
	...

08003a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a3c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a3e:	4b0c      	ldr	r3, [pc, #48]	; (8003a70 <HAL_MspInit+0x34>)
 8003a40:	2100      	movs	r1, #0
 8003a42:	9100      	str	r1, [sp, #0]
 8003a44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
 8003a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a4e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003a52:	9200      	str	r2, [sp, #0]
 8003a54:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a56:	9101      	str	r1, [sp, #4]
 8003a58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a5a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003a5e:	641a      	str	r2, [r3, #64]	; 0x40
 8003a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a66:	9301      	str	r3, [sp, #4]
 8003a68:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a6a:	b002      	add	sp, #8
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40023800 	.word	0x40023800

08003a74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a74:	b570      	push	{r4, r5, r6, lr}
 8003a76:	4606      	mov	r6, r0
 8003a78:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a7a:	2214      	movs	r2, #20
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	a803      	add	r0, sp, #12
 8003a80:	f000 fb88 	bl	8004194 <memset>
  if(hi2c->Instance==I2C1)
 8003a84:	6832      	ldr	r2, [r6, #0]
 8003a86:	4b20      	ldr	r3, [pc, #128]	; (8003b08 <HAL_I2C_MspInit+0x94>)
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d13b      	bne.n	8003b04 <HAL_I2C_MspInit+0x90>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8c:	2500      	movs	r5, #0
 8003a8e:	4c1f      	ldr	r4, [pc, #124]	; (8003b0c <HAL_I2C_MspInit+0x98>)
 8003a90:	9501      	str	r5, [sp, #4]
 8003a92:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a94:	481e      	ldr	r0, [pc, #120]	; (8003b10 <HAL_I2C_MspInit+0x9c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a96:	f043 0302 	orr.w	r3, r3, #2
 8003a9a:	6323      	str	r3, [r4, #48]	; 0x30
 8003a9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	9301      	str	r3, [sp, #4]
 8003aa4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003aa6:	23c0      	movs	r3, #192	; 0xc0
 8003aa8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003aaa:	2312      	movs	r3, #18
 8003aac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ab6:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ab8:	2304      	movs	r3, #4
 8003aba:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003abc:	f7fc ff36 	bl	800092c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ac0:	9502      	str	r5, [sp, #8]
 8003ac2:	6c23      	ldr	r3, [r4, #64]	; 0x40
  
    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ac4:	4913      	ldr	r1, [pc, #76]	; (8003b14 <HAL_I2C_MspInit+0xa0>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ac6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003aca:	6423      	str	r3, [r4, #64]	; 0x40
 8003acc:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8003ace:	4c12      	ldr	r4, [pc, #72]	; (8003b18 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ad0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ad4:	9302      	str	r3, [sp, #8]
 8003ad6:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ad8:	60e5      	str	r5, [r4, #12]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ada:	2340      	movs	r3, #64	; 0x40
 8003adc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ae0:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003ae4:	4620      	mov	r0, r4
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ae6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aea:	6123      	str	r3, [r4, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aec:	6165      	str	r5, [r4, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003aee:	61a5      	str	r5, [r4, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003af0:	61e5      	str	r5, [r4, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003af2:	6225      	str	r5, [r4, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003af4:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003af6:	f7fc fde1 	bl	80006bc <HAL_DMA_Init>
 8003afa:	b108      	cbz	r0, 8003b00 <HAL_I2C_MspInit+0x8c>
    {
      Error_Handler();
 8003afc:	f7ff ff9c 	bl	8003a38 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8003b00:	6374      	str	r4, [r6, #52]	; 0x34
 8003b02:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003b04:	b008      	add	sp, #32
 8003b06:	bd70      	pop	{r4, r5, r6, pc}
 8003b08:	40005400 	.word	0x40005400
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	40020400 	.word	0x40020400
 8003b14:	400260a0 	.word	0x400260a0
 8003b18:	200001fc 	.word	0x200001fc

08003b1c <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8003b1c:	6802      	ldr	r2, [r0, #0]
 8003b1e:	4b03      	ldr	r3, [pc, #12]	; (8003b2c <HAL_RTC_MspInit+0x10>)
 8003b20:	429a      	cmp	r2, r3
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003b22:	bf02      	ittt	eq
 8003b24:	4b02      	ldreq	r3, [pc, #8]	; (8003b30 <HAL_RTC_MspInit+0x14>)
 8003b26:	2201      	moveq	r2, #1
 8003b28:	601a      	streq	r2, [r3, #0]
 8003b2a:	4770      	bx	lr
 8003b2c:	40002800 	.word	0x40002800
 8003b30:	42470e3c 	.word	0x42470e3c

08003b34 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8003b34:	6803      	ldr	r3, [r0, #0]
 8003b36:	4a11      	ldr	r2, [pc, #68]	; (8003b7c <HAL_TIM_Base_MspInit+0x48>)
 8003b38:	4293      	cmp	r3, r2
{
 8003b3a:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8003b3c:	d10d      	bne.n	8003b5a <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b3e:	2300      	movs	r3, #0
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	4b0f      	ldr	r3, [pc, #60]	; (8003b80 <HAL_TIM_Base_MspInit+0x4c>)
 8003b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b46:	f042 0201 	orr.w	r2, r2, #1
 8003b4a:	645a      	str	r2, [r3, #68]	; 0x44
 8003b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003b56:	b002      	add	sp, #8
 8003b58:	4770      	bx	lr
  else if(htim_base->Instance==TIM2)
 8003b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b5e:	d1fa      	bne.n	8003b56 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b60:	2300      	movs	r3, #0
 8003b62:	9301      	str	r3, [sp, #4]
 8003b64:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <HAL_TIM_Base_MspInit+0x4c>)
 8003b66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b68:	f042 0201 	orr.w	r2, r2, #1
 8003b6c:	641a      	str	r2, [r3, #64]	; 0x40
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	9301      	str	r3, [sp, #4]
 8003b76:	9b01      	ldr	r3, [sp, #4]
}
 8003b78:	e7ed      	b.n	8003b56 <HAL_TIM_Base_MspInit+0x22>
 8003b7a:	bf00      	nop
 8003b7c:	40010000 	.word	0x40010000
 8003b80:	40023800 	.word	0x40023800

08003b84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b84:	b570      	push	{r4, r5, r6, lr}
 8003b86:	4606      	mov	r6, r0
 8003b88:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b8a:	2214      	movs	r2, #20
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	a803      	add	r0, sp, #12
 8003b90:	f000 fb00 	bl	8004194 <memset>
  if(huart->Instance==USART1)
 8003b94:	6832      	ldr	r2, [r6, #0]
 8003b96:	4b2e      	ldr	r3, [pc, #184]	; (8003c50 <HAL_UART_MspInit+0xcc>)
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d157      	bne.n	8003c4c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b9c:	2500      	movs	r5, #0
 8003b9e:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8003ba2:	9501      	str	r5, [sp, #4]
 8003ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba6:	482b      	ldr	r0, [pc, #172]	; (8003c54 <HAL_UART_MspInit+0xd0>)

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003ba8:	4c2b      	ldr	r4, [pc, #172]	; (8003c58 <HAL_UART_MspInit+0xd4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003baa:	f042 0210 	orr.w	r2, r2, #16
 8003bae:	645a      	str	r2, [r3, #68]	; 0x44
 8003bb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bb2:	f002 0210 	and.w	r2, r2, #16
 8003bb6:	9201      	str	r2, [sp, #4]
 8003bb8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bba:	9502      	str	r5, [sp, #8]
 8003bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	631a      	str	r2, [r3, #48]	; 0x30
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	9302      	str	r3, [sp, #8]
 8003bcc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003bce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003bd2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003be2:	2307      	movs	r3, #7
 8003be4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be6:	f7fc fea1 	bl	800092c <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003bea:	4b1c      	ldr	r3, [pc, #112]	; (8003c5c <HAL_UART_MspInit+0xd8>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bec:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003bee:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8003bf2:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003bf6:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bfc:	60e5      	str	r5, [r4, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bfe:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c00:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c02:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003c04:	61e5      	str	r5, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c06:	6225      	str	r5, [r4, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c08:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003c0a:	f7fc fd57 	bl	80006bc <HAL_DMA_Init>
 8003c0e:	b108      	cbz	r0, 8003c14 <HAL_UART_MspInit+0x90>
    {
      Error_Handler();
 8003c10:	f7ff ff12 	bl	8003a38 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003c14:	6374      	str	r4, [r6, #52]	; 0x34

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c16:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_UART_MspInit+0xdc>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003c18:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003c1a:	4c12      	ldr	r4, [pc, #72]	; (8003c64 <HAL_UART_MspInit+0xe0>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c1c:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 8003c20:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8003c24:	e884 4028 	stmia.w	r4, {r3, r5, lr}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c28:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c2c:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003c2e:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c30:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c32:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c34:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c36:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003c38:	61e3      	str	r3, [r4, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c3a:	6223      	str	r3, [r4, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c3c:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003c3e:	f7fc fd3d 	bl	80006bc <HAL_DMA_Init>
 8003c42:	b108      	cbz	r0, 8003c48 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8003c44:	f7ff fef8 	bl	8003a38 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003c48:	6334      	str	r4, [r6, #48]	; 0x30
 8003c4a:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003c4c:	b008      	add	sp, #32
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
 8003c50:	40011000 	.word	0x40011000
 8003c54:	40020000 	.word	0x40020000
 8003c58:	20000340 	.word	0x20000340
 8003c5c:	40026440 	.word	0x40026440
 8003c60:	400264b8 	.word	0x400264b8
 8003c64:	200002e0 	.word	0x200002e0

08003c68 <NMI_Handler>:
 8003c68:	4770      	bx	lr

08003c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c6a:	e7fe      	b.n	8003c6a <HardFault_Handler>

08003c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c6c:	e7fe      	b.n	8003c6c <MemManage_Handler>

08003c6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c6e:	e7fe      	b.n	8003c6e <BusFault_Handler>

08003c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c70:	e7fe      	b.n	8003c70 <UsageFault_Handler>

08003c72 <SVC_Handler>:
 8003c72:	4770      	bx	lr

08003c74 <DebugMon_Handler>:
 8003c74:	4770      	bx	lr

08003c76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c76:	4770      	bx	lr

08003c78 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c78:	f7fc bc7a 	b.w	8000570 <HAL_IncTick>

08003c7c <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003c7c:	4801      	ldr	r0, [pc, #4]	; (8003c84 <DMA1_Stream6_IRQHandler+0x8>)
 8003c7e:	f7fc bd9b 	b.w	80007b8 <HAL_DMA_IRQHandler>
 8003c82:	bf00      	nop
 8003c84:	200001fc 	.word	0x200001fc

08003c88 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003c88:	4801      	ldr	r0, [pc, #4]	; (8003c90 <DMA2_Stream2_IRQHandler+0x8>)
 8003c8a:	f7fc bd95 	b.w	80007b8 <HAL_DMA_IRQHandler>
 8003c8e:	bf00      	nop
 8003c90:	20000340 	.word	0x20000340

08003c94 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003c94:	4801      	ldr	r0, [pc, #4]	; (8003c9c <OTG_FS_IRQHandler+0x8>)
 8003c96:	f7fd b86f 	b.w	8000d78 <HAL_PCD_IRQHandler>
 8003c9a:	bf00      	nop
 8003c9c:	2000071c 	.word	0x2000071c

08003ca0 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003ca0:	4801      	ldr	r0, [pc, #4]	; (8003ca8 <DMA2_Stream7_IRQHandler+0x8>)
 8003ca2:	f7fc bd89 	b.w	80007b8 <HAL_DMA_IRQHandler>
 8003ca6:	bf00      	nop
 8003ca8:	200002e0 	.word	0x200002e0

08003cac <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003cac:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003cae:	4b0a      	ldr	r3, [pc, #40]	; (8003cd8 <_sbrk+0x2c>)
 8003cb0:	6819      	ldr	r1, [r3, #0]
{
 8003cb2:	4602      	mov	r2, r0
	if (heap_end == 0)
 8003cb4:	b909      	cbnz	r1, 8003cba <_sbrk+0xe>
		heap_end = &end;
 8003cb6:	4909      	ldr	r1, [pc, #36]	; (8003cdc <_sbrk+0x30>)
 8003cb8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8003cba:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8003cbc:	4669      	mov	r1, sp
 8003cbe:	4402      	add	r2, r0
 8003cc0:	428a      	cmp	r2, r1
 8003cc2:	d906      	bls.n	8003cd2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003cc4:	f000 fa2c 	bl	8004120 <__errno>
 8003cc8:	230c      	movs	r3, #12
 8003cca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8003cd2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8003cd4:	bd08      	pop	{r3, pc}
 8003cd6:	bf00      	nop
 8003cd8:	200001ec 	.word	0x200001ec
 8003cdc:	20000d28 	.word	0x20000d28

08003ce0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ce0:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <SystemInit+0x18>)
 8003ce2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003ce6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003cea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003cee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003cf2:	609a      	str	r2, [r3, #8]
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	e000ed00 	.word	0xe000ed00

08003cfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8003cfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	490b      	ldr	r1, [pc, #44]	; (8003d30 <MX_USB_DEVICE_Init+0x34>)
 8003d02:	480c      	ldr	r0, [pc, #48]	; (8003d34 <MX_USB_DEVICE_Init+0x38>)
 8003d04:	f7ff f81b 	bl	8002d3e <USBD_Init>
 8003d08:	b108      	cbz	r0, 8003d0e <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8003d0a:	f7ff fe95 	bl	8003a38 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8003d0e:	490a      	ldr	r1, [pc, #40]	; (8003d38 <MX_USB_DEVICE_Init+0x3c>)
 8003d10:	4808      	ldr	r0, [pc, #32]	; (8003d34 <MX_USB_DEVICE_Init+0x38>)
 8003d12:	f7ff f829 	bl	8002d68 <USBD_RegisterClass>
 8003d16:	b108      	cbz	r0, 8003d1c <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8003d18:	f7ff fe8e 	bl	8003a38 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8003d1c:	4805      	ldr	r0, [pc, #20]	; (8003d34 <MX_USB_DEVICE_Init+0x38>)
 8003d1e:	f7ff f82a 	bl	8002d76 <USBD_Start>
 8003d22:	b118      	cbz	r0, 8003d2c <MX_USB_DEVICE_Init+0x30>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8003d24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003d28:	f7ff be86 	b.w	8003a38 <Error_Handler>
 8003d2c:	bd08      	pop	{r3, pc}
 8003d2e:	bf00      	nop
 8003d30:	20000118 	.word	0x20000118
 8003d34:	20000480 	.word	0x20000480
 8003d38:	20000058 	.word	0x20000058

08003d3c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003d3c:	b530      	push	{r4, r5, lr}
 8003d3e:	4604      	mov	r4, r0
 8003d40:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d42:	2214      	movs	r2, #20
 8003d44:	2100      	movs	r1, #0
 8003d46:	a803      	add	r0, sp, #12
 8003d48:	f000 fa24 	bl	8004194 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d52:	d12e      	bne.n	8003db2 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d54:	4c18      	ldr	r4, [pc, #96]	; (8003db8 <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d56:	4819      	ldr	r0, [pc, #100]	; (8003dbc <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d58:	2500      	movs	r5, #0
 8003d5a:	9501      	str	r5, [sp, #4]
 8003d5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	6323      	str	r3, [r4, #48]	; 0x30
 8003d64:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	9301      	str	r3, [sp, #4]
 8003d6c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003d6e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003d72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d74:	2302      	movs	r3, #2
 8003d76:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d7c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003d7e:	230a      	movs	r3, #10
 8003d80:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d82:	f7fc fdd3 	bl	800092c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003d86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d8c:	6363      	str	r3, [r4, #52]	; 0x34
 8003d8e:	9502      	str	r5, [sp, #8]
 8003d90:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003d92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d96:	6463      	str	r3, [r4, #68]	; 0x44
 8003d98:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d9e:	9302      	str	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003da0:	2043      	movs	r0, #67	; 0x43
 8003da2:	462a      	mov	r2, r5
 8003da4:	4629      	mov	r1, r5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003da6:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003da8:	f7fc fc1a 	bl	80005e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003dac:	2043      	movs	r0, #67	; 0x43
 8003dae:	f7fc fc4b 	bl	8000648 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003db2:	b009      	add	sp, #36	; 0x24
 8003db4:	bd30      	pop	{r4, r5, pc}
 8003db6:	bf00      	nop
 8003db8:	40023800 	.word	0x40023800
 8003dbc:	40020000 	.word	0x40020000

08003dc0 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003dc0:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8003dc4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003dc8:	f7fe bfec 	b.w	8002da4 <USBD_LL_SetupStage>

08003dcc <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003dcc:	231c      	movs	r3, #28
 8003dce:	fb03 0301 	mla	r3, r3, r1, r0
 8003dd2:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003dd6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8003dda:	f7ff b810 	b.w	8002dfe <USBD_LL_DataOutStage>

08003dde <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003dde:	231c      	movs	r3, #28
 8003de0:	fb03 0301 	mla	r3, r3, r1, r0
 8003de4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003de8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dea:	f7ff b842 	b.w	8002e72 <USBD_LL_DataInStage>

08003dee <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003dee:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003df2:	f7ff b8d3 	b.w	8002f9c <USBD_LL_SOF>

08003df6 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8003df6:	68c3      	ldr	r3, [r0, #12]
 8003df8:	2b02      	cmp	r3, #2
{ 
 8003dfa:	b510      	push	{r4, lr}
 8003dfc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8003dfe:	d001      	beq.n	8003e04 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8003e00:	f7ff fe1a 	bl	8003a38 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003e04:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 8003e08:	2101      	movs	r1, #1
 8003e0a:	f7ff f8b5 	bl	8002f78 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003e0e:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 8003e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003e16:	f7ff b888 	b.w	8002f2a <USBD_LL_Reset>
	...

08003e1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003e1c:	b510      	push	{r4, lr}
 8003e1e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003e20:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003e24:	f7ff f8ab 	bl	8002f7e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003e28:	6822      	ldr	r2, [r4, #0]
 8003e2a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8003e2e:	f043 0301 	orr.w	r3, r3, #1
 8003e32:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003e36:	6a23      	ldr	r3, [r4, #32]
 8003e38:	b123      	cbz	r3, 8003e44 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003e3a:	4a03      	ldr	r2, [pc, #12]	; (8003e48 <HAL_PCD_SuspendCallback+0x2c>)
 8003e3c:	6913      	ldr	r3, [r2, #16]
 8003e3e:	f043 0306 	orr.w	r3, r3, #6
 8003e42:	6113      	str	r3, [r2, #16]
 8003e44:	bd10      	pop	{r4, pc}
 8003e46:	bf00      	nop
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003e4c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003e50:	f7ff b89e 	b.w	8002f90 <USBD_LL_Resume>

08003e54 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003e54:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003e58:	f7ff b8ae 	b.w	8002fb8 <USBD_LL_IsoOUTIncomplete>

08003e5c <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003e5c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003e60:	f7ff b8a8 	b.w	8002fb4 <USBD_LL_IsoINIncomplete>

08003e64 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003e64:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003e68:	f7ff b8a8 	b.w	8002fbc <USBD_LL_DevConnected>

08003e6c <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003e6c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8003e70:	f7ff b8a6 	b.w	8002fc0 <USBD_LL_DevDisconnected>

08003e74 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003e74:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8003e76:	7802      	ldrb	r2, [r0, #0]
 8003e78:	bb32      	cbnz	r2, 8003ec8 <USBD_LL_Init+0x54>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8003e7a:	4b14      	ldr	r3, [pc, #80]	; (8003ecc <USBD_LL_Init+0x58>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8003e7c:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 8003e7e:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8003e82:	f8c0 3298 	str.w	r3, [r0, #664]	; 0x298
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8003e86:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003e8a:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003e8e:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003e90:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003e92:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003e94:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003e96:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003e98:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003e9a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003e9c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003ea0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003ea2:	f7fc fec3 	bl	8000c2c <HAL_PCD_Init>
 8003ea6:	b108      	cbz	r0, 8003eac <USBD_LL_Init+0x38>
  {
    Error_Handler( );
 8003ea8:	f7ff fdc6 	bl	8003a38 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8003eac:	2180      	movs	r1, #128	; 0x80
 8003eae:	4807      	ldr	r0, [pc, #28]	; (8003ecc <USBD_LL_Init+0x58>)
 8003eb0:	f7fd fb60 	bl	8001574 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8003eb4:	2240      	movs	r2, #64	; 0x40
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	4804      	ldr	r0, [pc, #16]	; (8003ecc <USBD_LL_Init+0x58>)
 8003eba:	f7fd fb3a 	bl	8001532 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8003ebe:	2280      	movs	r2, #128	; 0x80
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	4802      	ldr	r0, [pc, #8]	; (8003ecc <USBD_LL_Init+0x58>)
 8003ec4:	f7fd fb35 	bl	8001532 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8003ec8:	2000      	movs	r0, #0
 8003eca:	bd08      	pop	{r3, pc}
 8003ecc:	2000071c 	.word	0x2000071c

08003ed0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003ed0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8003ed2:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003ed6:	f7fc ff30 	bl	8000d3a <HAL_PCD_Start>
 8003eda:	2803      	cmp	r0, #3
 8003edc:	bf9a      	itte	ls
 8003ede:	4b02      	ldrls	r3, [pc, #8]	; (8003ee8 <USBD_LL_Start+0x18>)
 8003ee0:	5c18      	ldrbls	r0, [r3, r0]
 8003ee2:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
  
  return usb_status;
}
 8003ee4:	bd08      	pop	{r3, pc}
 8003ee6:	bf00      	nop
 8003ee8:	08004372 	.word	0x08004372

08003eec <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003eec:	b510      	push	{r4, lr}
 8003eee:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003ef0:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	4622      	mov	r2, r4
 8003ef8:	f7fd fa0c 	bl	8001314 <HAL_PCD_EP_Open>
 8003efc:	2803      	cmp	r0, #3
 8003efe:	bf9a      	itte	ls
 8003f00:	4b01      	ldrls	r3, [pc, #4]	; (8003f08 <USBD_LL_OpenEP+0x1c>)
 8003f02:	5c18      	ldrbls	r0, [r3, r0]
 8003f04:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8003f06:	bd10      	pop	{r4, pc}
 8003f08:	08004372 	.word	0x08004372

08003f0c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f0c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003f0e:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003f12:	f7fd fa34 	bl	800137e <HAL_PCD_EP_Close>
 8003f16:	2803      	cmp	r0, #3
 8003f18:	bf9a      	itte	ls
 8003f1a:	4b02      	ldrls	r3, [pc, #8]	; (8003f24 <USBD_LL_CloseEP+0x18>)
 8003f1c:	5c18      	ldrbls	r0, [r3, r0]
 8003f1e:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 
  return usb_status;  
}
 8003f20:	bd08      	pop	{r3, pc}
 8003f22:	bf00      	nop
 8003f24:	08004372 	.word	0x08004372

08003f28 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f28:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003f2a:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003f2e:	f7fd fa94 	bl	800145a <HAL_PCD_EP_SetStall>
 8003f32:	2803      	cmp	r0, #3
 8003f34:	bf9a      	itte	ls
 8003f36:	4b02      	ldrls	r3, [pc, #8]	; (8003f40 <USBD_LL_StallEP+0x18>)
 8003f38:	5c18      	ldrbls	r0, [r3, r0]
 8003f3a:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;  
}
 8003f3c:	bd08      	pop	{r3, pc}
 8003f3e:	bf00      	nop
 8003f40:	08004372 	.word	0x08004372

08003f44 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f44:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8003f46:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003f4a:	f7fd fac0 	bl	80014ce <HAL_PCD_EP_ClrStall>
 8003f4e:	2803      	cmp	r0, #3
 8003f50:	bf9a      	itte	ls
 8003f52:	4b02      	ldrls	r3, [pc, #8]	; (8003f5c <USBD_LL_ClearStallEP+0x18>)
 8003f54:	5c18      	ldrbls	r0, [r3, r0]
 8003f56:	2002      	movhi	r0, #2
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
  
  return usb_status; 
}
 8003f58:	bd08      	pop	{r3, pc}
 8003f5a:	bf00      	nop
 8003f5c:	08004372 	.word	0x08004372

08003f60 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8003f60:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003f64:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8003f68:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8003f6c:	bf1b      	ittet	ne
 8003f6e:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8003f72:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8003f76:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8003f7a:	f891 003e 	ldrbne.w	r0, [r1, #62]	; 0x3e
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8003f7e:	bf08      	it	eq
 8003f80:	f891 01fe 	ldrbeq.w	r0, [r1, #510]	; 0x1fe
  }
}
 8003f84:	4770      	bx	lr
	...

08003f88 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8003f88:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8003f8a:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003f8e:	f7fd f9ad 	bl	80012ec <HAL_PCD_SetAddress>
 8003f92:	2803      	cmp	r0, #3
 8003f94:	bf9a      	itte	ls
 8003f96:	4b02      	ldrls	r3, [pc, #8]	; (8003fa0 <USBD_LL_SetUSBAddress+0x18>)
 8003f98:	5c18      	ldrbls	r0, [r3, r0]
 8003f9a:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;  
}
 8003f9c:	bd08      	pop	{r3, pc}
 8003f9e:	bf00      	nop
 8003fa0:	08004372 	.word	0x08004372

08003fa4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8003fa4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8003fa6:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003faa:	f7fd fa36 	bl	800141a <HAL_PCD_EP_Transmit>
 8003fae:	2803      	cmp	r0, #3
 8003fb0:	bf9a      	itte	ls
 8003fb2:	4b02      	ldrls	r3, [pc, #8]	; (8003fbc <USBD_LL_Transmit+0x18>)
 8003fb4:	5c18      	ldrbls	r0, [r3, r0]
 8003fb6:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
  
  return usb_status;    
}
 8003fb8:	bd08      	pop	{r3, pc}
 8003fba:	bf00      	nop
 8003fbc:	08004372 	.word	0x08004372

08003fc0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8003fc0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8003fc2:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8003fc6:	f7fd fa04 	bl	80013d2 <HAL_PCD_EP_Receive>
 8003fca:	2803      	cmp	r0, #3
 8003fcc:	bf9a      	itte	ls
 8003fce:	4b02      	ldrls	r3, [pc, #8]	; (8003fd8 <USBD_LL_PrepareReceive+0x18>)
 8003fd0:	5c18      	ldrbls	r0, [r3, r0]
 8003fd2:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
  
  return usb_status; 
}
 8003fd4:	bd08      	pop	{r3, pc}
 8003fd6:	bf00      	nop
 8003fd8:	08004372 	.word	0x08004372

08003fdc <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8003fdc:	2312      	movs	r3, #18
 8003fde:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8003fe0:	4800      	ldr	r0, [pc, #0]	; (8003fe4 <USBD_FS_DeviceDescriptor+0x8>)
 8003fe2:	4770      	bx	lr
 8003fe4:	20000134 	.word	0x20000134

08003fe8 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8003fe8:	2304      	movs	r3, #4
 8003fea:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8003fec:	4800      	ldr	r0, [pc, #0]	; (8003ff0 <USBD_FS_LangIDStrDescriptor+0x8>)
 8003fee:	4770      	bx	lr
 8003ff0:	20000148 	.word	0x20000148

08003ff4 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8003ff4:	2300      	movs	r3, #0
{
 8003ff6:	b530      	push	{r4, r5, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8003ff8:	461d      	mov	r5, r3
  for (idx = 0; idx < len; idx++)
 8003ffa:	b2dc      	uxtb	r4, r3
 8003ffc:	42a2      	cmp	r2, r4
 8003ffe:	d800      	bhi.n	8004002 <IntToUnicode+0xe>
  }
}
 8004000:	bd30      	pop	{r4, r5, pc}
    if (((value >> 28)) < 0xA)
 8004002:	0f04      	lsrs	r4, r0, #28
 8004004:	2c09      	cmp	r4, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8004006:	bf94      	ite	ls
 8004008:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800400a:	3437      	addhi	r4, #55	; 0x37
 800400c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8004010:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    value = value << 4;
 8004014:	0100      	lsls	r0, r0, #4
    pbuf[2 * idx + 1] = 0;
 8004016:	7065      	strb	r5, [r4, #1]
 8004018:	3301      	adds	r3, #1
 800401a:	e7ee      	b.n	8003ffa <IntToUnicode+0x6>

0800401c <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800401c:	231a      	movs	r3, #26
{
 800401e:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8004020:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8004022:	4b09      	ldr	r3, [pc, #36]	; (8004048 <USBD_FS_SerialStrDescriptor+0x2c>)
 8004024:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8004026:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8004028:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800402a:	18c0      	adds	r0, r0, r3
 800402c:	d00a      	beq.n	8004044 <USBD_FS_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800402e:	4b07      	ldr	r3, [pc, #28]	; (800404c <USBD_FS_SerialStrDescriptor+0x30>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004030:	4907      	ldr	r1, [pc, #28]	; (8004050 <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004032:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004034:	2208      	movs	r2, #8
 8004036:	f7ff ffdd 	bl	8003ff4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800403a:	2204      	movs	r2, #4
 800403c:	4905      	ldr	r1, [pc, #20]	; (8004054 <USBD_FS_SerialStrDescriptor+0x38>)
 800403e:	4620      	mov	r0, r4
 8004040:	f7ff ffd8 	bl	8003ff4 <IntToUnicode>
}
 8004044:	4804      	ldr	r0, [pc, #16]	; (8004058 <USBD_FS_SerialStrDescriptor+0x3c>)
 8004046:	bd10      	pop	{r4, pc}
 8004048:	1fff7a10 	.word	0x1fff7a10
 800404c:	1fff7a14 	.word	0x1fff7a14
 8004050:	2000014e 	.word	0x2000014e
 8004054:	2000015e 	.word	0x2000015e
 8004058:	2000014c 	.word	0x2000014c

0800405c <USBD_FS_ManufacturerStrDescriptor>:
{
 800405c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800405e:	4c04      	ldr	r4, [pc, #16]	; (8004070 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8004060:	4804      	ldr	r0, [pc, #16]	; (8004074 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8004062:	460a      	mov	r2, r1
 8004064:	4621      	mov	r1, r4
 8004066:	f7ff f9a7 	bl	80033b8 <USBD_GetString>
}
 800406a:	4620      	mov	r0, r4
 800406c:	bd10      	pop	{r4, pc}
 800406e:	bf00      	nop
 8004070:	20000b24 	.word	0x20000b24
 8004074:	0800438f 	.word	0x0800438f

08004078 <USBD_FS_ProductStrDescriptor>:
{
 8004078:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800407a:	4c04      	ldr	r4, [pc, #16]	; (800408c <USBD_FS_ProductStrDescriptor+0x14>)
 800407c:	4804      	ldr	r0, [pc, #16]	; (8004090 <USBD_FS_ProductStrDescriptor+0x18>)
 800407e:	460a      	mov	r2, r1
 8004080:	4621      	mov	r1, r4
 8004082:	f7ff f999 	bl	80033b8 <USBD_GetString>
}
 8004086:	4620      	mov	r0, r4
 8004088:	bd10      	pop	{r4, pc}
 800408a:	bf00      	nop
 800408c:	20000b24 	.word	0x20000b24
 8004090:	080043a2 	.word	0x080043a2

08004094 <USBD_FS_ConfigStrDescriptor>:
{
 8004094:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004096:	4c04      	ldr	r4, [pc, #16]	; (80040a8 <USBD_FS_ConfigStrDescriptor+0x14>)
 8004098:	4804      	ldr	r0, [pc, #16]	; (80040ac <USBD_FS_ConfigStrDescriptor+0x18>)
 800409a:	460a      	mov	r2, r1
 800409c:	4621      	mov	r1, r4
 800409e:	f7ff f98b 	bl	80033b8 <USBD_GetString>
}
 80040a2:	4620      	mov	r0, r4
 80040a4:	bd10      	pop	{r4, pc}
 80040a6:	bf00      	nop
 80040a8:	20000b24 	.word	0x20000b24
 80040ac:	08004376 	.word	0x08004376

080040b0 <USBD_FS_InterfaceStrDescriptor>:
{
 80040b0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80040b2:	4c04      	ldr	r4, [pc, #16]	; (80040c4 <USBD_FS_InterfaceStrDescriptor+0x14>)
 80040b4:	4804      	ldr	r0, [pc, #16]	; (80040c8 <USBD_FS_InterfaceStrDescriptor+0x18>)
 80040b6:	460a      	mov	r2, r1
 80040b8:	4621      	mov	r1, r4
 80040ba:	f7ff f97d 	bl	80033b8 <USBD_GetString>
}
 80040be:	4620      	mov	r0, r4
 80040c0:	bd10      	pop	{r4, pc}
 80040c2:	bf00      	nop
 80040c4:	20000b24 	.word	0x20000b24
 80040c8:	08004381 	.word	0x08004381

080040cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80040cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004104 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80040d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80040d2:	e003      	b.n	80040dc <LoopCopyDataInit>

080040d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80040d4:	4b0c      	ldr	r3, [pc, #48]	; (8004108 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80040d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80040d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80040da:	3104      	adds	r1, #4

080040dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80040dc:	480b      	ldr	r0, [pc, #44]	; (800410c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80040de:	4b0c      	ldr	r3, [pc, #48]	; (8004110 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80040e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80040e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80040e4:	d3f6      	bcc.n	80040d4 <CopyDataInit>
  ldr  r2, =_sbss
 80040e6:	4a0b      	ldr	r2, [pc, #44]	; (8004114 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80040e8:	e002      	b.n	80040f0 <LoopFillZerobss>

080040ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80040ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80040ec:	f842 3b04 	str.w	r3, [r2], #4

080040f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80040f0:	4b09      	ldr	r3, [pc, #36]	; (8004118 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80040f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80040f4:	d3f9      	bcc.n	80040ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80040f6:	f7ff fdf3 	bl	8003ce0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040fa:	f000 f817 	bl	800412c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040fe:	f7ff faeb 	bl	80036d8 <main>
  bx  lr    
 8004102:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004104:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8004108:	080043c8 	.word	0x080043c8
  ldr  r0, =_sdata
 800410c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004110:	200001cc 	.word	0x200001cc
  ldr  r2, =_sbss
 8004114:	200001cc 	.word	0x200001cc
  ldr  r3, = _ebss
 8004118:	20000d28 	.word	0x20000d28

0800411c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800411c:	e7fe      	b.n	800411c <ADC_IRQHandler>
	...

08004120 <__errno>:
 8004120:	4b01      	ldr	r3, [pc, #4]	; (8004128 <__errno+0x8>)
 8004122:	6818      	ldr	r0, [r3, #0]
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	20000168 	.word	0x20000168

0800412c <__libc_init_array>:
 800412c:	b570      	push	{r4, r5, r6, lr}
 800412e:	4e0d      	ldr	r6, [pc, #52]	; (8004164 <__libc_init_array+0x38>)
 8004130:	4c0d      	ldr	r4, [pc, #52]	; (8004168 <__libc_init_array+0x3c>)
 8004132:	1ba4      	subs	r4, r4, r6
 8004134:	10a4      	asrs	r4, r4, #2
 8004136:	2500      	movs	r5, #0
 8004138:	42a5      	cmp	r5, r4
 800413a:	d109      	bne.n	8004150 <__libc_init_array+0x24>
 800413c:	4e0b      	ldr	r6, [pc, #44]	; (800416c <__libc_init_array+0x40>)
 800413e:	4c0c      	ldr	r4, [pc, #48]	; (8004170 <__libc_init_array+0x44>)
 8004140:	f000 f8f6 	bl	8004330 <_init>
 8004144:	1ba4      	subs	r4, r4, r6
 8004146:	10a4      	asrs	r4, r4, #2
 8004148:	2500      	movs	r5, #0
 800414a:	42a5      	cmp	r5, r4
 800414c:	d105      	bne.n	800415a <__libc_init_array+0x2e>
 800414e:	bd70      	pop	{r4, r5, r6, pc}
 8004150:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004154:	4798      	blx	r3
 8004156:	3501      	adds	r5, #1
 8004158:	e7ee      	b.n	8004138 <__libc_init_array+0xc>
 800415a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800415e:	4798      	blx	r3
 8004160:	3501      	adds	r5, #1
 8004162:	e7f2      	b.n	800414a <__libc_init_array+0x1e>
 8004164:	080043c0 	.word	0x080043c0
 8004168:	080043c0 	.word	0x080043c0
 800416c:	080043c0 	.word	0x080043c0
 8004170:	080043c4 	.word	0x080043c4

08004174 <malloc>:
 8004174:	4b02      	ldr	r3, [pc, #8]	; (8004180 <malloc+0xc>)
 8004176:	4601      	mov	r1, r0
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	f000 b861 	b.w	8004240 <_malloc_r>
 800417e:	bf00      	nop
 8004180:	20000168 	.word	0x20000168

08004184 <free>:
 8004184:	4b02      	ldr	r3, [pc, #8]	; (8004190 <free+0xc>)
 8004186:	4601      	mov	r1, r0
 8004188:	6818      	ldr	r0, [r3, #0]
 800418a:	f000 b80b 	b.w	80041a4 <_free_r>
 800418e:	bf00      	nop
 8004190:	20000168 	.word	0x20000168

08004194 <memset>:
 8004194:	4402      	add	r2, r0
 8004196:	4603      	mov	r3, r0
 8004198:	4293      	cmp	r3, r2
 800419a:	d100      	bne.n	800419e <memset+0xa>
 800419c:	4770      	bx	lr
 800419e:	f803 1b01 	strb.w	r1, [r3], #1
 80041a2:	e7f9      	b.n	8004198 <memset+0x4>

080041a4 <_free_r>:
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4605      	mov	r5, r0
 80041a8:	2900      	cmp	r1, #0
 80041aa:	d045      	beq.n	8004238 <_free_r+0x94>
 80041ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041b0:	1f0c      	subs	r4, r1, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	bfb8      	it	lt
 80041b6:	18e4      	addlt	r4, r4, r3
 80041b8:	f000 f8b8 	bl	800432c <__malloc_lock>
 80041bc:	4a1f      	ldr	r2, [pc, #124]	; (800423c <_free_r+0x98>)
 80041be:	6813      	ldr	r3, [r2, #0]
 80041c0:	4610      	mov	r0, r2
 80041c2:	b933      	cbnz	r3, 80041d2 <_free_r+0x2e>
 80041c4:	6063      	str	r3, [r4, #4]
 80041c6:	6014      	str	r4, [r2, #0]
 80041c8:	4628      	mov	r0, r5
 80041ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041ce:	f000 b8ae 	b.w	800432e <__malloc_unlock>
 80041d2:	42a3      	cmp	r3, r4
 80041d4:	d90c      	bls.n	80041f0 <_free_r+0x4c>
 80041d6:	6821      	ldr	r1, [r4, #0]
 80041d8:	1862      	adds	r2, r4, r1
 80041da:	4293      	cmp	r3, r2
 80041dc:	bf04      	itt	eq
 80041de:	681a      	ldreq	r2, [r3, #0]
 80041e0:	685b      	ldreq	r3, [r3, #4]
 80041e2:	6063      	str	r3, [r4, #4]
 80041e4:	bf04      	itt	eq
 80041e6:	1852      	addeq	r2, r2, r1
 80041e8:	6022      	streq	r2, [r4, #0]
 80041ea:	6004      	str	r4, [r0, #0]
 80041ec:	e7ec      	b.n	80041c8 <_free_r+0x24>
 80041ee:	4613      	mov	r3, r2
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	b10a      	cbz	r2, 80041f8 <_free_r+0x54>
 80041f4:	42a2      	cmp	r2, r4
 80041f6:	d9fa      	bls.n	80041ee <_free_r+0x4a>
 80041f8:	6819      	ldr	r1, [r3, #0]
 80041fa:	1858      	adds	r0, r3, r1
 80041fc:	42a0      	cmp	r0, r4
 80041fe:	d10b      	bne.n	8004218 <_free_r+0x74>
 8004200:	6820      	ldr	r0, [r4, #0]
 8004202:	4401      	add	r1, r0
 8004204:	1858      	adds	r0, r3, r1
 8004206:	4282      	cmp	r2, r0
 8004208:	6019      	str	r1, [r3, #0]
 800420a:	d1dd      	bne.n	80041c8 <_free_r+0x24>
 800420c:	6810      	ldr	r0, [r2, #0]
 800420e:	6852      	ldr	r2, [r2, #4]
 8004210:	605a      	str	r2, [r3, #4]
 8004212:	4401      	add	r1, r0
 8004214:	6019      	str	r1, [r3, #0]
 8004216:	e7d7      	b.n	80041c8 <_free_r+0x24>
 8004218:	d902      	bls.n	8004220 <_free_r+0x7c>
 800421a:	230c      	movs	r3, #12
 800421c:	602b      	str	r3, [r5, #0]
 800421e:	e7d3      	b.n	80041c8 <_free_r+0x24>
 8004220:	6820      	ldr	r0, [r4, #0]
 8004222:	1821      	adds	r1, r4, r0
 8004224:	428a      	cmp	r2, r1
 8004226:	bf04      	itt	eq
 8004228:	6811      	ldreq	r1, [r2, #0]
 800422a:	6852      	ldreq	r2, [r2, #4]
 800422c:	6062      	str	r2, [r4, #4]
 800422e:	bf04      	itt	eq
 8004230:	1809      	addeq	r1, r1, r0
 8004232:	6021      	streq	r1, [r4, #0]
 8004234:	605c      	str	r4, [r3, #4]
 8004236:	e7c7      	b.n	80041c8 <_free_r+0x24>
 8004238:	bd38      	pop	{r3, r4, r5, pc}
 800423a:	bf00      	nop
 800423c:	200001f0 	.word	0x200001f0

08004240 <_malloc_r>:
 8004240:	b570      	push	{r4, r5, r6, lr}
 8004242:	1ccd      	adds	r5, r1, #3
 8004244:	f025 0503 	bic.w	r5, r5, #3
 8004248:	3508      	adds	r5, #8
 800424a:	2d0c      	cmp	r5, #12
 800424c:	bf38      	it	cc
 800424e:	250c      	movcc	r5, #12
 8004250:	2d00      	cmp	r5, #0
 8004252:	4606      	mov	r6, r0
 8004254:	db01      	blt.n	800425a <_malloc_r+0x1a>
 8004256:	42a9      	cmp	r1, r5
 8004258:	d903      	bls.n	8004262 <_malloc_r+0x22>
 800425a:	230c      	movs	r3, #12
 800425c:	6033      	str	r3, [r6, #0]
 800425e:	2000      	movs	r0, #0
 8004260:	bd70      	pop	{r4, r5, r6, pc}
 8004262:	f000 f863 	bl	800432c <__malloc_lock>
 8004266:	4a23      	ldr	r2, [pc, #140]	; (80042f4 <_malloc_r+0xb4>)
 8004268:	6814      	ldr	r4, [r2, #0]
 800426a:	4621      	mov	r1, r4
 800426c:	b991      	cbnz	r1, 8004294 <_malloc_r+0x54>
 800426e:	4c22      	ldr	r4, [pc, #136]	; (80042f8 <_malloc_r+0xb8>)
 8004270:	6823      	ldr	r3, [r4, #0]
 8004272:	b91b      	cbnz	r3, 800427c <_malloc_r+0x3c>
 8004274:	4630      	mov	r0, r6
 8004276:	f000 f841 	bl	80042fc <_sbrk_r>
 800427a:	6020      	str	r0, [r4, #0]
 800427c:	4629      	mov	r1, r5
 800427e:	4630      	mov	r0, r6
 8004280:	f000 f83c 	bl	80042fc <_sbrk_r>
 8004284:	1c43      	adds	r3, r0, #1
 8004286:	d126      	bne.n	80042d6 <_malloc_r+0x96>
 8004288:	230c      	movs	r3, #12
 800428a:	6033      	str	r3, [r6, #0]
 800428c:	4630      	mov	r0, r6
 800428e:	f000 f84e 	bl	800432e <__malloc_unlock>
 8004292:	e7e4      	b.n	800425e <_malloc_r+0x1e>
 8004294:	680b      	ldr	r3, [r1, #0]
 8004296:	1b5b      	subs	r3, r3, r5
 8004298:	d41a      	bmi.n	80042d0 <_malloc_r+0x90>
 800429a:	2b0b      	cmp	r3, #11
 800429c:	d90f      	bls.n	80042be <_malloc_r+0x7e>
 800429e:	600b      	str	r3, [r1, #0]
 80042a0:	50cd      	str	r5, [r1, r3]
 80042a2:	18cc      	adds	r4, r1, r3
 80042a4:	4630      	mov	r0, r6
 80042a6:	f000 f842 	bl	800432e <__malloc_unlock>
 80042aa:	f104 000b 	add.w	r0, r4, #11
 80042ae:	1d23      	adds	r3, r4, #4
 80042b0:	f020 0007 	bic.w	r0, r0, #7
 80042b4:	1ac3      	subs	r3, r0, r3
 80042b6:	d01b      	beq.n	80042f0 <_malloc_r+0xb0>
 80042b8:	425a      	negs	r2, r3
 80042ba:	50e2      	str	r2, [r4, r3]
 80042bc:	bd70      	pop	{r4, r5, r6, pc}
 80042be:	428c      	cmp	r4, r1
 80042c0:	bf0d      	iteet	eq
 80042c2:	6863      	ldreq	r3, [r4, #4]
 80042c4:	684b      	ldrne	r3, [r1, #4]
 80042c6:	6063      	strne	r3, [r4, #4]
 80042c8:	6013      	streq	r3, [r2, #0]
 80042ca:	bf18      	it	ne
 80042cc:	460c      	movne	r4, r1
 80042ce:	e7e9      	b.n	80042a4 <_malloc_r+0x64>
 80042d0:	460c      	mov	r4, r1
 80042d2:	6849      	ldr	r1, [r1, #4]
 80042d4:	e7ca      	b.n	800426c <_malloc_r+0x2c>
 80042d6:	1cc4      	adds	r4, r0, #3
 80042d8:	f024 0403 	bic.w	r4, r4, #3
 80042dc:	42a0      	cmp	r0, r4
 80042de:	d005      	beq.n	80042ec <_malloc_r+0xac>
 80042e0:	1a21      	subs	r1, r4, r0
 80042e2:	4630      	mov	r0, r6
 80042e4:	f000 f80a 	bl	80042fc <_sbrk_r>
 80042e8:	3001      	adds	r0, #1
 80042ea:	d0cd      	beq.n	8004288 <_malloc_r+0x48>
 80042ec:	6025      	str	r5, [r4, #0]
 80042ee:	e7d9      	b.n	80042a4 <_malloc_r+0x64>
 80042f0:	bd70      	pop	{r4, r5, r6, pc}
 80042f2:	bf00      	nop
 80042f4:	200001f0 	.word	0x200001f0
 80042f8:	200001f4 	.word	0x200001f4

080042fc <_sbrk_r>:
 80042fc:	b538      	push	{r3, r4, r5, lr}
 80042fe:	4c06      	ldr	r4, [pc, #24]	; (8004318 <_sbrk_r+0x1c>)
 8004300:	2300      	movs	r3, #0
 8004302:	4605      	mov	r5, r0
 8004304:	4608      	mov	r0, r1
 8004306:	6023      	str	r3, [r4, #0]
 8004308:	f7ff fcd0 	bl	8003cac <_sbrk>
 800430c:	1c43      	adds	r3, r0, #1
 800430e:	d102      	bne.n	8004316 <_sbrk_r+0x1a>
 8004310:	6823      	ldr	r3, [r4, #0]
 8004312:	b103      	cbz	r3, 8004316 <_sbrk_r+0x1a>
 8004314:	602b      	str	r3, [r5, #0]
 8004316:	bd38      	pop	{r3, r4, r5, pc}
 8004318:	20000d24 	.word	0x20000d24

0800431c <strcpy>:
 800431c:	4603      	mov	r3, r0
 800431e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004322:	f803 2b01 	strb.w	r2, [r3], #1
 8004326:	2a00      	cmp	r2, #0
 8004328:	d1f9      	bne.n	800431e <strcpy+0x2>
 800432a:	4770      	bx	lr

0800432c <__malloc_lock>:
 800432c:	4770      	bx	lr

0800432e <__malloc_unlock>:
 800432e:	4770      	bx	lr

08004330 <_init>:
 8004330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004332:	bf00      	nop
 8004334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004336:	bc08      	pop	{r3}
 8004338:	469e      	mov	lr, r3
 800433a:	4770      	bx	lr

0800433c <_fini>:
 800433c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800433e:	bf00      	nop
 8004340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004342:	bc08      	pop	{r3}
 8004344:	469e      	mov	lr, r3
 8004346:	4770      	bx	lr
