

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 22 23:53:27 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%x_16_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_16" [src/EucHW_RC.cpp:16]   --->   Operation 16 'read' 'x_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %x_16_read" [src/EucHW_RC.cpp:16]   --->   Operation 17 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%x_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_0" [src/EucHW_RC.cpp:16]   --->   Operation 18 'read' 'x_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %x_0_read" [src/EucHW_RC.cpp:16]   --->   Operation 19 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%sub_ln16 = sub i9 %zext_ln16, i9 %zext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 20 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%x_17_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_17" [src/EucHW_RC.cpp:16]   --->   Operation 21 'read' 'x_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %x_17_read" [src/EucHW_RC.cpp:16]   --->   Operation 22 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%x_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_1" [src/EucHW_RC.cpp:16]   --->   Operation 23 'read' 'x_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %x_1_read" [src/EucHW_RC.cpp:16]   --->   Operation 24 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%sub_ln16_1 = sub i9 %zext_ln16_2, i9 %zext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 25 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%x_18_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_18" [src/EucHW_RC.cpp:16]   --->   Operation 26 'read' 'x_18_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %x_18_read" [src/EucHW_RC.cpp:16]   --->   Operation 27 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%x_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_2" [src/EucHW_RC.cpp:16]   --->   Operation 28 'read' 'x_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %x_2_read" [src/EucHW_RC.cpp:16]   --->   Operation 29 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%sub_ln16_2 = sub i9 %zext_ln16_4, i9 %zext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 30 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i9 %sub_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 31 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 32 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%x_19_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_19" [src/EucHW_RC.cpp:16]   --->   Operation 33 'read' 'x_19_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %x_19_read" [src/EucHW_RC.cpp:16]   --->   Operation 34 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%x_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_3" [src/EucHW_RC.cpp:16]   --->   Operation 35 'read' 'x_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %x_3_read" [src/EucHW_RC.cpp:16]   --->   Operation 36 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln16_3 = sub i9 %zext_ln16_6, i9 %zext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 37 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%x_20_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_20" [src/EucHW_RC.cpp:16]   --->   Operation 38 'read' 'x_20_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %x_20_read" [src/EucHW_RC.cpp:16]   --->   Operation 39 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%x_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_4" [src/EucHW_RC.cpp:16]   --->   Operation 40 'read' 'x_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i8 %x_4_read" [src/EucHW_RC.cpp:16]   --->   Operation 41 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%sub_ln16_4 = sub i9 %zext_ln16_8, i9 %zext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 42 'sub' 'sub_ln16_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i9 %sub_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 43 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 44 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%x_21_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_21" [src/EucHW_RC.cpp:16]   --->   Operation 45 'read' 'x_21_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %x_21_read" [src/EucHW_RC.cpp:16]   --->   Operation 46 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%x_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_5" [src/EucHW_RC.cpp:16]   --->   Operation 47 'read' 'x_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i8 %x_5_read" [src/EucHW_RC.cpp:16]   --->   Operation 48 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "%sub_ln16_5 = sub i9 %zext_ln16_10, i9 %zext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 49 'sub' 'sub_ln16_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%x_22_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_22" [src/EucHW_RC.cpp:16]   --->   Operation 50 'read' 'x_22_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %x_22_read" [src/EucHW_RC.cpp:16]   --->   Operation 51 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%x_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_6" [src/EucHW_RC.cpp:16]   --->   Operation 52 'read' 'x_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i8 %x_6_read" [src/EucHW_RC.cpp:16]   --->   Operation 53 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.91ns)   --->   "%sub_ln16_6 = sub i9 %zext_ln16_12, i9 %zext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 54 'sub' 'sub_ln16_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i9 %sub_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 55 'sext' 'sext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 56 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%x_23_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_23" [src/EucHW_RC.cpp:16]   --->   Operation 57 'read' 'x_23_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %x_23_read" [src/EucHW_RC.cpp:16]   --->   Operation 58 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%x_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_7" [src/EucHW_RC.cpp:16]   --->   Operation 59 'read' 'x_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i8 %x_7_read" [src/EucHW_RC.cpp:16]   --->   Operation 60 'zext' 'zext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.91ns)   --->   "%sub_ln16_7 = sub i9 %zext_ln16_14, i9 %zext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 61 'sub' 'sub_ln16_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln16_7 = sext i9 %sub_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 62 'sext' 'sext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 63 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%x_24_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_24" [src/EucHW_RC.cpp:16]   --->   Operation 64 'read' 'x_24_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %x_24_read" [src/EucHW_RC.cpp:16]   --->   Operation 65 'zext' 'zext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%x_8_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_8" [src/EucHW_RC.cpp:16]   --->   Operation 66 'read' 'x_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln16_17 = zext i8 %x_8_read" [src/EucHW_RC.cpp:16]   --->   Operation 67 'zext' 'zext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.91ns)   --->   "%sub_ln16_8 = sub i9 %zext_ln16_16, i9 %zext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 68 'sub' 'sub_ln16_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%x_25_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_25" [src/EucHW_RC.cpp:16]   --->   Operation 69 'read' 'x_25_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %x_25_read" [src/EucHW_RC.cpp:16]   --->   Operation 70 'zext' 'zext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%x_9_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_9" [src/EucHW_RC.cpp:16]   --->   Operation 71 'read' 'x_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i8 %x_9_read" [src/EucHW_RC.cpp:16]   --->   Operation 72 'zext' 'zext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.91ns)   --->   "%sub_ln16_9 = sub i9 %zext_ln16_18, i9 %zext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 73 'sub' 'sub_ln16_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i9 %sub_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 74 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 75 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%x_26_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_26" [src/EucHW_RC.cpp:16]   --->   Operation 76 'read' 'x_26_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %x_26_read" [src/EucHW_RC.cpp:16]   --->   Operation 77 'zext' 'zext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%x_10_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_10" [src/EucHW_RC.cpp:16]   --->   Operation 78 'read' 'x_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i8 %x_10_read" [src/EucHW_RC.cpp:16]   --->   Operation 79 'zext' 'zext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.91ns)   --->   "%sub_ln16_10 = sub i9 %zext_ln16_20, i9 %zext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 80 'sub' 'sub_ln16_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%x_27_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_27" [src/EucHW_RC.cpp:16]   --->   Operation 81 'read' 'x_27_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %x_27_read" [src/EucHW_RC.cpp:16]   --->   Operation 82 'zext' 'zext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%x_11_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_11" [src/EucHW_RC.cpp:16]   --->   Operation 83 'read' 'x_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln16_23 = zext i8 %x_11_read" [src/EucHW_RC.cpp:16]   --->   Operation 84 'zext' 'zext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.91ns)   --->   "%sub_ln16_11 = sub i9 %zext_ln16_22, i9 %zext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 85 'sub' 'sub_ln16_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i9 %sub_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 86 'sext' 'sext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 87 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%x_28_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_28" [src/EucHW_RC.cpp:16]   --->   Operation 88 'read' 'x_28_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %x_28_read" [src/EucHW_RC.cpp:16]   --->   Operation 89 'zext' 'zext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%x_12_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_12" [src/EucHW_RC.cpp:16]   --->   Operation 90 'read' 'x_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i8 %x_12_read" [src/EucHW_RC.cpp:16]   --->   Operation 91 'zext' 'zext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.91ns)   --->   "%sub_ln16_12 = sub i9 %zext_ln16_24, i9 %zext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 92 'sub' 'sub_ln16_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%x_29_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_29" [src/EucHW_RC.cpp:16]   --->   Operation 93 'read' 'x_29_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i8 %x_29_read" [src/EucHW_RC.cpp:16]   --->   Operation 94 'zext' 'zext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.00ns)   --->   "%x_13_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_13" [src/EucHW_RC.cpp:16]   --->   Operation 95 'read' 'x_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i8 %x_13_read" [src/EucHW_RC.cpp:16]   --->   Operation 96 'zext' 'zext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.91ns)   --->   "%sub_ln16_13 = sub i9 %zext_ln16_26, i9 %zext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 97 'sub' 'sub_ln16_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%x_30_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_30" [src/EucHW_RC.cpp:16]   --->   Operation 98 'read' 'x_30_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i8 %x_30_read" [src/EucHW_RC.cpp:16]   --->   Operation 99 'zext' 'zext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%x_14_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_14" [src/EucHW_RC.cpp:16]   --->   Operation 100 'read' 'x_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i8 %x_14_read" [src/EucHW_RC.cpp:16]   --->   Operation 101 'zext' 'zext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.91ns)   --->   "%sub_ln16_14 = sub i9 %zext_ln16_28, i9 %zext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 102 'sub' 'sub_ln16_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln16_14 = sext i9 %sub_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 103 'sext' 'sext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [3/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 104 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%x_31_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_31" [src/EucHW_RC.cpp:16]   --->   Operation 105 'read' 'x_31_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i8 %x_31_read" [src/EucHW_RC.cpp:16]   --->   Operation 106 'zext' 'zext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%x_15_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_15" [src/EucHW_RC.cpp:16]   --->   Operation 107 'read' 'x_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i8 %x_15_read" [src/EucHW_RC.cpp:16]   --->   Operation 108 'zext' 'zext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.91ns)   --->   "%sub_ln16_15 = sub i9 %zext_ln16_30, i9 %zext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 109 'sub' 'sub_ln16_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln16_15 = sext i9 %sub_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 110 'sext' 'sext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 111 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 112 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 113 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 114 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 115 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 116 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 117 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [2/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 118 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 119 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.45>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i9 %sub_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 120 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (4.35ns)   --->   "%res = mul i18 %sext_ln16, i18 %sext_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 121 'mul' 'res' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i9 %sub_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 122 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (4.35ns)   --->   "%mul_ln16 = mul i18 %sext_ln16_1, i18 %sext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 123 'mul' 'mul_ln16' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 124 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i9 %sub_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 125 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (4.35ns)   --->   "%mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 126 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 127 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln16_5 = sext i9 %sub_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 128 'sext' 'sext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (4.35ns)   --->   "%mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 129 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 130 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 131 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i9 %sub_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 132 'sext' 'sext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (4.35ns)   --->   "%mul_ln16_7 = mul i18 %sext_ln16_8, i18 %sext_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 133 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 134 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i9 %sub_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 135 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (4.35ns)   --->   "%mul_ln16_9 = mul i18 %sext_ln16_10, i18 %sext_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 136 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 137 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln16_12 = sext i9 %sub_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 138 'sext' 'sext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (4.35ns)   --->   "%mul_ln16_11 = mul i18 %sext_ln16_12, i18 %sext_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 139 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln16_13 = sext i9 %sub_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 140 'sext' 'sext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (4.35ns)   --->   "%mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 141 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 142 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 143 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i18 %mul_ln16_12, i18 %mul_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 144 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %mul_ln16_11, i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 145 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i18 %mul_ln16_7, i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 146 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i18 %mul_ln16_9, i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 147 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i18 %mul_ln16, i18 %mul_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 148 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i18 %res, i18 %mul_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 149 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i18 %mul_ln16_2, i18 %mul_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 150 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i18 %mul_ln16_4, i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 151 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 152 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i18 %mul_ln16_12, i18 %mul_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 152 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln16_16 = sext i18 %add_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 153 'sext' 'sext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %mul_ln16_11, i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 154 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln16_17 = sext i18 %add_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 155 'sext' 'sext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.13ns)   --->   "%add_ln16_2 = add i19 %sext_ln16_17, i19 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 156 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln16_18 = sext i19 %add_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 157 'sext' 'sext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i18 %mul_ln16_7, i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 158 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln16_19 = sext i18 %add_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 159 'sext' 'sext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i18 %mul_ln16_9, i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 160 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln16_20 = sext i18 %add_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 161 'sext' 'sext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (2.13ns)   --->   "%add_ln16_5 = add i19 %sext_ln16_20, i19 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 162 'add' 'add_ln16_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln16_21 = sext i19 %add_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 163 'sext' 'sext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (2.16ns)   --->   "%add_ln16_6 = add i20 %sext_ln16_21, i20 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 164 'add' 'add_ln16_6' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i18 %mul_ln16, i18 %mul_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 165 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln16_23 = sext i18 %add_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 166 'sext' 'sext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i18 %res, i18 %mul_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 167 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln16_24 = sext i18 %add_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 168 'sext' 'sext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.13ns)   --->   "%add_ln16_9 = add i19 %sext_ln16_24, i19 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 169 'add' 'add_ln16_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln16_25 = sext i19 %add_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 170 'sext' 'sext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i18 %mul_ln16_2, i18 %mul_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 171 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln16_26 = sext i18 %add_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 172 'sext' 'sext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i18 %mul_ln16_4, i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 173 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln16_27 = sext i18 %add_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 174 'sext' 'sext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.13ns)   --->   "%add_ln16_12 = add i19 %sext_ln16_27, i19 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 175 'add' 'add_ln16_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln16_28 = sext i19 %add_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 176 'sext' 'sext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (2.16ns)   --->   "%add_ln16_13 = add i20 %sext_ln16_28, i20 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 177 'add' 'add_ln16_13' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln16_22 = sext i20 %add_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 178 'sext' 'sext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln16_29 = sext i20 %add_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 179 'sext' 'sext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (2.19ns)   --->   "%res_2 = add i21 %sext_ln16_29, i21 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 180 'add' 'res_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.55>
ST_6 : Operation 181 [9/9] (5.55ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 181 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 182 [8/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 182 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.15>
ST_8 : Operation 183 [7/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 183 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.15>
ST_9 : Operation 184 [6/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 184 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.15>
ST_10 : Operation 185 [5/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 185 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.15>
ST_11 : Operation 186 [4/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 186 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 187 [3/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 187 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.15>
ST_13 : Operation 188 [2/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 188 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.54>
ST_14 : Operation 189 [1/9] (6.54ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i21 %res_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 189 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_34"   --->   Operation 190 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_add"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_add, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_0, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_sqrt"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_sqrt, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_1, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_0"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_2, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_1"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_3, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_2"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_4, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_3"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_5, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_4"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_6, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_5"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_7, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_6"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_8, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_7"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_9, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_8"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_10, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_9"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_11, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_10"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_12, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_11"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_13, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_12"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_14, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_13"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_15, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_14"   --->   Operation 223 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_36, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_15"   --->   Operation 225 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_17, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_16"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_18, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_17"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_19, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_18"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_20, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_19"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_21, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_20"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_22, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_21"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_23, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_22"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_24, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_23"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_25, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_24"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_26, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_25"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_27, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_26"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_28, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_27"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_29, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_28"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_30, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_29"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_31, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_30"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_32, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_31"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_33, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i21 %res_2" [src/EucHW_RC.cpp:11]   --->   Operation 260 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_add, i32 %sext_ln11" [src/EucHW_RC.cpp:18]   --->   Operation 261 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 262 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (1.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_sqrt, i32 %zext_ln840" [src/EucHW_RC.cpp:19]   --->   Operation 263 'write' 'write_ln19' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [src/EucHW_RC.cpp:20]   --->   Operation 264 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.96ns
The critical path consists of the following:
	s_axi read operation ('x_18_read', src/EucHW_RC.cpp:16) on port 'x_18' (src/EucHW_RC.cpp:16) [119]  (1 ns)
	'sub' operation ('sub_ln16_2', src/EucHW_RC.cpp:16) [123]  (1.92 ns)
	'mul' operation of DSP[231] ('mul_ln16_1', src/EucHW_RC.cpp:16) [125]  (1.05 ns)

 <State 2>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[231] ('mul_ln16_1', src/EucHW_RC.cpp:16) [125]  (1.05 ns)

 <State 3>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_12', src/EucHW_RC.cpp:16) [202]  (4.35 ns)
	'add' operation of DSP[217] ('add_ln16', src/EucHW_RC.cpp:16) [217]  (2.1 ns)

 <State 4>: 6.4ns
The critical path consists of the following:
	'add' operation of DSP[217] ('add_ln16', src/EucHW_RC.cpp:16) [217]  (2.1 ns)
	'add' operation ('add_ln16_2', src/EucHW_RC.cpp:16) [221]  (2.14 ns)
	'add' operation ('add_ln16_6', src/EucHW_RC.cpp:16) [229]  (2.17 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'add' operation ('res', src/EucHW_RC.cpp:16) [245]  (2.2 ns)

 <State 6>: 5.56ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (5.56 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 9>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 10>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (7.15 ns)

 <State 14>: 6.54ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [248]  (6.54 ns)

 <State 15>: 1ns
The critical path consists of the following:
	s_axi write operation ('write_ln18', src/EucHW_RC.cpp:18) on port 'y_add' (src/EucHW_RC.cpp:18) [247]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
