OpenROAD v2.0-7328-g3dc4848b3 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     63478
Number of terminals:      264
Number of snets:          2
Number of nets:           19541

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
[INFO DRT-0164] Number of unique instances = 368.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 526811.
[INFO DRT-0033] V1 shape region query size = 987216.
[INFO DRT-0033] M2 shape region query size = 25958.
[INFO DRT-0033] V2 shape region query size = 9585.
[INFO DRT-0033] M3 shape region query size = 19170.
[INFO DRT-0033] V3 shape region query size = 6390.
[INFO DRT-0033] M4 shape region query size = 16084.
[INFO DRT-0033] V4 shape region query size = 6390.
[INFO DRT-0033] M5 shape region query size = 6707.
[INFO DRT-0033] V5 shape region query size = 288.
[INFO DRT-0033] M6 shape region query size = 160.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1258 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 330 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18711 groups.
#scanned instances     = 63478
#unique  instances     = 350
#stdCellGenAp          = 11702
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 9587
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 64155
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:52, elapsed time = 00:00:25, memory = 501.03 (MB), peak = 501.03 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     186867

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 185 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 185 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 56673.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 54475.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 33104.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 4450.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 924.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 41.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 1.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 90702 vertical wires in 4 frboxes and 58966 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 7006 vertical wires in 4 frboxes and 11474 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1226.74 (MB), peak = 1278.16 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.74 (MB), peak = 1278.16 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 2863.10 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 4422.11 (MB).
    Completing 30% with 1520 violations.
    elapsed time = 00:00:25, memory = 5364.61 (MB).
    Completing 40% with 1520 violations.
    elapsed time = 00:00:35, memory = 5371.78 (MB).
    Completing 50% with 1520 violations.
    elapsed time = 00:00:44, memory = 5501.79 (MB).
    Completing 60% with 3141 violations.
    elapsed time = 00:00:57, memory = 5791.99 (MB).
    Completing 70% with 3141 violations.
    elapsed time = 00:01:11, memory = 5977.62 (MB).
    Completing 80% with 5117 violations.
    elapsed time = 00:01:25, memory = 6155.85 (MB).
    Completing 90% with 5117 violations.
    elapsed time = 00:01:40, memory = 6230.03 (MB).
    Completing 100% with 6916 violations.
    elapsed time = 00:01:55, memory = 5822.91 (MB).
[INFO DRT-0199]   Number of violations = 13706.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5
Corner Spacing       1      0      0      0      2      0      0      0      0
Cut Spacing          0      0      0     27      0      0      0      0      0
CutSpcTbl            0      0      0   3687      0     42      0     16      0
EOL                  0      0    282      0     11      0      2      0      2
Metal Spacing      122      0     95      0     94      0     17      0      3
NS Metal            22      0      0      0      1      0      3      0      0
Recheck              0      0   4058      0   2342      0    357      0     33
Rect Only            0      0     18      0     15      0     53      0      0
Short                3      1    259      5     29      2      3     15      8
eolKeepOut           0      0   1963      0     92      0     15      0      6
[INFO DRT-0267] cpu time = 00:27:22, elapsed time = 00:01:56, memory = 6089.54 (MB), peak = 6392.30 (MB)
Total wire length = 116096 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 34759 um.
Total wire length on LAYER M3 = 52460 um.
Total wire length on LAYER M4 = 20219 um.
Total wire length on LAYER M5 = 8054 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 184041.
Up-via summary (total 184041):.

-----------------
 Active         0
     M1     60909
     M2    108577
     M3     12552
     M4      1907
     M5        94
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           184041


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13706 violations.
    elapsed time = 00:00:10, memory = 6785.96 (MB).
    Completing 20% with 13706 violations.
    elapsed time = 00:00:24, memory = 6911.28 (MB).
    Completing 30% with 10655 violations.
    elapsed time = 00:00:35, memory = 7200.44 (MB).
    Completing 40% with 10655 violations.
    elapsed time = 00:00:48, memory = 7247.48 (MB).
    Completing 50% with 10655 violations.
    elapsed time = 00:01:00, memory = 6973.12 (MB).
    Completing 60% with 8123 violations.
    elapsed time = 00:01:13, memory = 7334.31 (MB).
    Completing 70% with 8123 violations.
    elapsed time = 00:01:27, memory = 7398.24 (MB).
    Completing 80% with 5201 violations.
    elapsed time = 00:01:41, memory = 7377.45 (MB).
    Completing 90% with 5201 violations.
    elapsed time = 00:01:54, memory = 7498.45 (MB).
    Completing 100% with 2981 violations.
    elapsed time = 00:02:08, memory = 6929.82 (MB).
[INFO DRT-0199]   Number of violations = 3383.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     M6
Corner Spacing       0      1      0      0      0      0      0      0      0
CutSpcTbl            0      0   2274      0     14      0      6      0      0
EOL                  0     75      0      1      0      0      0      0      0
Metal Spacing       12     29      0     18      0      0      0      0      0
Recheck              0    206      0     22      0    133      0     38      3
Short                1     74      1      7      0      0      0      0      0
eolKeepOut           0    459      0      9      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:31:35, elapsed time = 00:02:09, memory = 7004.64 (MB), peak = 7568.82 (MB)
Total wire length = 115661 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 34568 um.
Total wire length on LAYER M3 = 52176 um.
Total wire length on LAYER M4 = 20248 um.
Total wire length on LAYER M5 = 8066 um.
Total wire length on LAYER M6 = 588 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 181385.
Up-via summary (total 181385):.

-----------------
 Active         0
     M1     60920
     M2    106215
     M3     12245
     M4      1913
     M5        90
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           181385


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3383 violations.
    elapsed time = 00:00:11, memory = 7689.43 (MB).
    Completing 20% with 3383 violations.
    elapsed time = 00:00:25, memory = 7621.73 (MB).
    Completing 30% with 3221 violations.
    elapsed time = 00:00:38, memory = 7694.03 (MB).
    Completing 40% with 3221 violations.
    elapsed time = 00:00:50, memory = 7772.66 (MB).
    Completing 50% with 3221 violations.
    elapsed time = 00:01:01, memory = 7250.79 (MB).
    Completing 60% with 3156 violations.
    elapsed time = 00:01:16, memory = 7899.88 (MB).
    Completing 70% with 3156 violations.
    elapsed time = 00:01:30, memory = 7912.21 (MB).
    Completing 80% with 3077 violations.
    elapsed time = 00:01:43, memory = 8117.10 (MB).
    Completing 90% with 3077 violations.
    elapsed time = 00:01:56, memory = 8195.42 (MB).
    Completing 100% with 2988 violations.
    elapsed time = 00:02:09, memory = 7637.84 (MB).
[INFO DRT-0199]   Number of violations = 3413.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0      0   2190      0     12      0     18      0
EOL                  0     77      0      7      0      1      0      3
Metal Spacing        6     39      0     27      0      1      0      3
Recheck              0    241      0     14      0    134      0     42
Short                0     45      1      3      0      0      0      0
eolKeepOut           0    510      0     27      0      3      0      9
[INFO DRT-0267] cpu time = 00:31:09, elapsed time = 00:02:10, memory = 7706.16 (MB), peak = 8256.26 (MB)
Total wire length = 115469 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 34543 um.
Total wire length on LAYER M3 = 52047 um.
Total wire length on LAYER M4 = 20199 um.
Total wire length on LAYER M5 = 8079 um.
Total wire length on LAYER M6 = 586 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180506.
Up-via summary (total 180506):.

-----------------
 Active         0
     M1     60915
     M2    105373
     M3     12168
     M4      1962
     M5        86
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180506


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3413 violations.
    elapsed time = 00:00:06, memory = 8353.81 (MB).
    Completing 20% with 3413 violations.
    elapsed time = 00:00:14, memory = 8385.47 (MB).
    Completing 30% with 2650 violations.
    elapsed time = 00:00:21, memory = 8484.19 (MB).
    Completing 40% with 2650 violations.
    elapsed time = 00:00:28, memory = 8549.41 (MB).
    Completing 50% with 2650 violations.
    elapsed time = 00:00:34, memory = 8418.94 (MB).
    Completing 60% with 1904 violations.
    elapsed time = 00:00:43, memory = 8562.70 (MB).
    Completing 70% with 1904 violations.
    elapsed time = 00:00:50, memory = 8603.99 (MB).
    Completing 80% with 967 violations.
    elapsed time = 00:01:00, memory = 8609.10 (MB).
    Completing 90% with 967 violations.
    elapsed time = 00:01:07, memory = 8722.80 (MB).
    Completing 100% with 195 violations.
    elapsed time = 00:01:15, memory = 8090.77 (MB).
[INFO DRT-0199]   Number of violations = 199.
Viol/Layer          M1     M2     V2     M3     V3     M4
CutSpcTbl            0      0    130      0      2      0
EOL                  0      1      0      0      0      0
Metal Spacing        1      4      0      1      0      0
Recheck              0      5      0      3      0      1
Short                0     11      0      1      0      0
eolKeepOut           0     39      0      0      0      0
[INFO DRT-0267] cpu time = 00:16:53, elapsed time = 00:01:16, memory = 8120.89 (MB), peak = 8775.13 (MB)
Total wire length = 115372 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 32649 um.
Total wire length on LAYER M3 = 51881 um.
Total wire length on LAYER M4 = 22139 um.
Total wire length on LAYER M5 = 8099 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180453.
Up-via summary (total 180453):.

-----------------
 Active         0
     M1     60917
     M2    102011
     M3     15372
     M4      2055
     M5        96
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180453


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 199 violations.
    elapsed time = 00:00:00, memory = 8120.89 (MB).
    Completing 20% with 199 violations.
    elapsed time = 00:00:03, memory = 8836.52 (MB).
    Completing 30% with 158 violations.
    elapsed time = 00:00:06, memory = 8120.89 (MB).
    Completing 40% with 158 violations.
    elapsed time = 00:00:06, memory = 8120.89 (MB).
    Completing 50% with 158 violations.
    elapsed time = 00:00:09, memory = 8683.39 (MB).
    Completing 60% with 126 violations.
    elapsed time = 00:00:12, memory = 8120.89 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:15, memory = 8822.86 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:19, memory = 8145.14 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:19, memory = 8145.14 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:26, memory = 8145.14 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer          M2     V2     M3     M4
CutSpcTbl            0     19      0      0
Recheck              3      0      5      2
Short                2      1      1      0
eolKeepOut           3      0      0      0
[INFO DRT-0267] cpu time = 00:04:14, elapsed time = 00:00:27, memory = 8147.97 (MB), peak = 8873.38 (MB)
Total wire length = 115364 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 32541 um.
Total wire length on LAYER M3 = 51869 um.
Total wire length on LAYER M4 = 22247 um.
Total wire length on LAYER M5 = 8104 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180344.
Up-via summary (total 180344):.

-----------------
 Active         0
     M1     60917
     M2    101786
     M3     15475
     M4      2070
     M5        94
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180344


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:02, memory = 8147.97 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:02, memory = 8147.97 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:02, memory = 8147.97 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:04, memory = 8147.97 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:04, memory = 8147.97 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:07, memory = 8147.97 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:07, memory = 8147.97 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:09, memory = 8147.97 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M2     V2
CutSpcTbl            0      7
Recheck              1      0
[INFO DRT-0267] cpu time = 00:00:51, elapsed time = 00:00:09, memory = 8147.97 (MB), peak = 8873.38 (MB)
Total wire length = 115360 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 32522 um.
Total wire length on LAYER M3 = 51871 um.
Total wire length on LAYER M4 = 22259 um.
Total wire length on LAYER M5 = 8105 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180362.
Up-via summary (total 180362):.

-----------------
 Active         0
     M1     60917
     M2    101778
     M3     15500
     M4      2071
     M5        94
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180362


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:01, memory = 8147.97 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:01, memory = 8147.97 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:01, memory = 8147.97 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:02, memory = 8147.97 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:02, memory = 8147.97 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:04, memory = 8147.97 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:04, memory = 8147.97 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:05, memory = 8147.97 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer          M2     V2
CutSpcTbl            0      1
Recheck              1      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 8147.97 (MB), peak = 8873.38 (MB)
Total wire length = 115359 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 32518 um.
Total wire length on LAYER M3 = 51867 um.
Total wire length on LAYER M4 = 22262 um.
Total wire length on LAYER M5 = 8108 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180342.
Up-via summary (total 180342):.

-----------------
 Active         0
     M1     60917
     M2    101758
     M3     15497
     M4      2074
     M5        94
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180342


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 8147.97 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 8147.97 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 8147.97 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 8147.97 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 8147.97 (MB), peak = 8873.38 (MB)
Total wire length = 115359 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 32518 um.
Total wire length on LAYER M3 = 51867 um.
Total wire length on LAYER M4 = 22262 um.
Total wire length on LAYER M5 = 8108 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180346.
Up-via summary (total 180346):.

-----------------
 Active         0
     M1     60917
     M2    101762
     M3     15497
     M4      2074
     M5        94
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180346


[INFO DRT-0198] Complete detail routing.
Total wire length = 115359 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 32518 um.
Total wire length on LAYER M3 = 51867 um.
Total wire length on LAYER M4 = 22262 um.
Total wire length on LAYER M5 = 8108 um.
Total wire length on LAYER M6 = 589 um.
Total wire length on LAYER M7 = 12 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 180346.
Up-via summary (total 180346):.

-----------------
 Active         0
     M1     60917
     M2    101762
     M3     15497
     M4      2074
     M5        94
     M6         2
     M7         0
     M8         0
     M9         0
-----------------
           180346


[INFO DRT-0267] cpu time = 01:52:23, elapsed time = 00:08:18, memory = 8147.97 (MB), peak = 8873.38 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 8:50.50[h:]min:sec. CPU time: user 6982.08 sys 127.56 (1340%). Peak memory: 9086344KB.
