# vsim -c proc_hier_bench -lib __work 
# Start time: 14:03:10 on Mar 15,2020
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-88-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.reg16
# Loading __work.dff
# Loading __work.control
# Loading __work.fetch
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.not1
# Loading __work.nand2
# Loading __work.nor2
# Loading __work.nand3
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.decode
# Loading __work.regFile
# Loading __work.dec3to8
# Loading __work.mux8_16
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.memory
# Loading __work.wb
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'C_in'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetchStage/incPC File: fetch.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (16) for port 'writeRegSel'. The port definition is at: regFile.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decodeStage/decodeRegisters File: decode.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'B'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/executeStage/Twos_complementB File: execute.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'C_in'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/executeStage/Twos_complementB File: execute.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'C_in'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/executeStage/InA_minus_InB_Signed File: execute.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'C_in'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/executeStage/InA_minus_InB File: execute.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'C_in'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/executeStage/incPC File: execute.v Line: 75
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 55800 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 14:03:11 on Mar 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
