$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Mon Apr 11 09:44:48 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_clk $end
$var wire 1 . ww_d $end
$var wire 1 / ww_q $end
$var wire 1 0 \q~output_o\ $end
$var wire 1 1 \clk~input_o\ $end
$var wire 1 2 \d~input_o\ $end
$var wire 1 3 \q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
1.
0/
00
01
12
03
$end
#50000
1!
1-
11
13
10
1/
1#
#100000
0!
0-
01
#120000
0"
0.
02
#150000
1!
1-
11
03
00
0/
0#
#200000
0!
0-
01
#240000
1"
1.
12
#250000
1!
1-
11
13
10
1/
1#
#300000
0!
0-
01
#350000
1!
1-
11
#400000
0!
0"
0-
0.
02
01
#450000
1!
1-
11
03
00
0/
0#
#500000
0!
0-
01
#540000
1"
1.
12
#550000
1!
1-
11
13
10
1/
1#
#600000
0!
0-
01
#650000
1!
1-
11
#680000
0"
0.
02
#700000
0!
0-
01
#750000
1!
1-
11
03
00
0/
0#
#800000
0!
0-
01
#850000
1!
1-
11
#900000
0!
0-
01
#950000
1!
1-
11
#1000000
