===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.5862 seconds

  ----Wall Time----  ----Name----
    4.3533 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.5025 (  9.8%)    Parse modules
    0.8247 (  2.3%)    Verify circuit
   18.5357 ( 52.1%)  'firrtl.circuit' Pipeline
    1.5281 (  4.3%)    'firrtl.module' Pipeline
    1.4250 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1031 (  0.3%)      LowerCHIRRTLPass
    0.1072 (  0.3%)    InferWidths
    0.8761 (  2.5%)    InferResets
    0.0473 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0818 (  0.2%)    WireDFT
    0.0891 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7787 (  2.2%)    LowerFIRRTLTypes
    7.6560 ( 21.5%)    'firrtl.module' Pipeline
    0.8647 (  2.4%)      ExpandWhens
    0.0195 (  0.1%)      RemoveInvalid
    6.3343 ( 17.8%)      Canonicalizer
    0.4375 (  1.2%)      InferReadWrite
    0.5713 (  1.6%)    Inliner
    1.1034 (  3.1%)    IMConstProp
    0.0603 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0596 (  0.2%)    BlackBoxReader
    0.0596 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.6827 ( 13.2%)    'firrtl.module' Pipeline
    4.6826 ( 13.2%)      Canonicalizer
    0.4453 (  1.3%)    RemoveUnusedPorts
    0.0608 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4175 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0048 ( 11.3%)  LowerFIRRTLToHW
    0.0619 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.9300 ( 11.0%)  'hw.module' Pipeline
    0.8547 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4653 (  6.9%)    Canonicalizer
    0.6100 (  1.7%)    HWCleanup
    0.8096 (  2.3%)  'hw.module' Pipeline
    0.0787 (  0.2%)    HWLegalizeModules
    0.7309 (  2.1%)    PrettifyVerilog
    3.7538 ( 10.5%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   35.5862 (100.0%)  Total

{
  totalTime: 35.609,
  maxMemory: 697827328
}
