coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   10
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   NONE   25.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   bank   16.375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0   32.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   53.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core1)_glue_logic   29.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   14.75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core2)_glue_logic   29.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   14.75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   77
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   20.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   178.625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   16
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   NONE   25.5625
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_0   210.25
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   1040
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   220.5
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   220
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   113
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   159
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   448
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   2584
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   42
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   74.4375
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   162.625
