/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.12.1.454 */
/* Module Version: 2.8 */
/* C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n rom -lang verilog -synth synplify -bus_exp 7 -bb -arch xo3c00a -type rom -addr_width 5 -num_rows 32 -data_width 16 -outdata UNREGISTERED -memfile c:/users/duncan/git/forthcpu/bootrom/source/bootrom.mem -memformat orca  */
/* Wed Oct 25 17:23:34 2023 */


`timescale 1 ns / 1 ps
module rom (Address, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [4:0] Address;
    output wire [15:0] Q;


    defparam mem_0_15.initval =  32'h0000000C ;
    ROM32X1A mem_0_15 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[15]));

    defparam mem_0_14.initval =  32'h0000000C ;
    ROM32X1A mem_0_14 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[14]));

    defparam mem_0_13.initval =  32'h0000000C ;
    ROM32X1A mem_0_13 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[13]));

    defparam mem_0_12.initval =  32'h000000FF ;
    ROM32X1A mem_0_12 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[12]));

    defparam mem_0_11.initval =  32'h0000000C ;
    ROM32X1A mem_0_11 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[11]));

    defparam mem_0_10.initval =  32'h0000000C ;
    ROM32X1A mem_0_10 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[10]));

    defparam mem_0_9.initval =  32'h0000000C ;
    ROM32X1A mem_0_9 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[9]));

    defparam mem_0_8.initval =  32'h0000000C ;
    ROM32X1A mem_0_8 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[8]));

    defparam mem_0_7.initval =  32'h00000000 ;
    ROM32X1A mem_0_7 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[7]));

    defparam mem_0_6.initval =  32'h00000000 ;
    ROM32X1A mem_0_6 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[6]));

    defparam mem_0_5.initval =  32'h00000000 ;
    ROM32X1A mem_0_5 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[5]));

    defparam mem_0_4.initval =  32'h00000000 ;
    ROM32X1A mem_0_4 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[4]));

    defparam mem_0_3.initval =  32'h00000000 ;
    ROM32X1A mem_0_3 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[3]));

    defparam mem_0_2.initval =  32'h00000000 ;
    ROM32X1A mem_0_2 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[2]));

    defparam mem_0_1.initval =  32'h00000000 ;
    ROM32X1A mem_0_1 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[1]));

    defparam mem_0_0.initval =  32'h00000000 ;
    ROM32X1A mem_0_0 (.AD4(Address[4]), .AD3(Address[3]), .AD2(Address[2]), 
        .AD1(Address[1]), .AD0(Address[0]), .DO0(Q[0]));



    // exemplar begin
    // exemplar end

endmodule
