

================================================================
== Vivado HLS Report for 'mmult_accel'
================================================================
* Date:           Wed Jul 27 20:07:05 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        mmult_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.50|      7.26|        1.06|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  362561|  362561|  362562|  362562|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  362560|  362560|     11330|          -|          -|    32|    no    |
        | + Loop 1.1      |   11328|   11328|       354|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1  |     352|     352|        11|          -|          -|    32|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %in_A) nounwind, !map !0

ST_1: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %in_B) nounwind, !map !6

ST_1: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %out_C) nounwind, !map !10

ST_1: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @str) nounwind

ST_1: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

ST_1: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %in_A, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %in_A, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_22 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %in_B, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_23 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %in_B, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_24 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %out_C, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_25 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %out_C, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_26 [1/1] 1.57ns
:11  br label %.loopexit


 <State 2>: 1.94ns
ST_2: row [1/1] 0.00ns
.loopexit:0  %row = phi i6 [ 0, %0 ], [ %row_1, %.preheader3 ]

ST_2: exitcond2 [1/1] 1.94ns
.loopexit:1  %exitcond2 = icmp eq i6 %row, -32

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: row_1 [1/1] 1.72ns
.loopexit:3  %row_1 = add i6 %row, 1

ST_2: stg_31 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond2, label %3, label %.preheader3.preheader

ST_2: tmp_1 [1/1] 0.00ns
.preheader3.preheader:0  %tmp_1 = trunc i6 %row to i5

ST_2: tmp [1/1] 0.00ns
.preheader3.preheader:1  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1, i5 0)

ST_2: stg_34 [1/1] 1.57ns
.preheader3.preheader:2  br label %.preheader3

ST_2: stg_35 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.51ns
ST_3: col [1/1] 0.00ns
.preheader3:0  %col = phi i6 [ %col_1, %2 ], [ 0, %.preheader3.preheader ]

ST_3: col_cast2 [1/1] 0.00ns
.preheader3:1  %col_cast2 = zext i6 %col to i10

ST_3: exitcond1 [1/1] 1.94ns
.preheader3:2  %exitcond1 = icmp eq i6 %col, -32

ST_3: empty_2 [1/1] 0.00ns
.preheader3:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_3: col_1 [1/1] 1.72ns
.preheader3:4  %col_1 = add i6 %col, 1

ST_3: stg_41 [1/1] 1.57ns
.preheader3:5  br i1 %exitcond1, label %.loopexit, label %.preheader


 <State 4>: 4.23ns
ST_4: result [1/1] 0.00ns
.preheader:0  %result = phi float [ %result_1, %1 ], [ 0.000000e+00, %.preheader3 ]

ST_4: k [1/1] 0.00ns
.preheader:1  %k = phi i6 [ %k_1, %1 ], [ 0, %.preheader3 ]

ST_4: k_cast1 [1/1] 0.00ns
.preheader:2  %k_cast1 = zext i6 %k to i10

ST_4: exitcond [1/1] 1.94ns
.preheader:3  %exitcond = icmp eq i6 %k, -32

ST_4: empty_3 [1/1] 0.00ns
.preheader:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_4: k_1 [1/1] 1.72ns
.preheader:5  %k_1 = add i6 %k, 1

ST_4: stg_48 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %2, label %1

ST_4: tmp_5 [1/1] 1.84ns
:0  %tmp_5 = add i10 %k_cast1, %tmp

ST_4: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i10 %tmp_5 to i64

ST_4: in_A_addr [1/1] 0.00ns
:2  %in_A_addr = getelementptr [1024 x float]* %in_A, i64 0, i64 %tmp_6

ST_4: in_A_load [2/2] 2.39ns
:3  %in_A_load = load float* %in_A_addr, align 4

ST_4: tmp_4 [1/1] 0.00ns
:4  %tmp_4 = trunc i6 %k to i5

ST_4: tmp_7 [1/1] 0.00ns
:5  %tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_4, i5 0)

ST_4: tmp_8 [1/1] 1.84ns
:6  %tmp_8 = add i10 %tmp_7, %col_cast2

ST_4: tmp_9 [1/1] 0.00ns
:7  %tmp_9 = zext i10 %tmp_8 to i64

ST_4: in_B_addr [1/1] 0.00ns
:8  %in_B_addr = getelementptr [1024 x float]* %in_B, i64 0, i64 %tmp_9

ST_4: in_B_load [2/2] 2.39ns
:9  %in_B_load = load float* %in_B_addr, align 4

ST_4: tmp_2 [1/1] 1.84ns
:0  %tmp_2 = add i10 %col_cast2, %tmp

ST_4: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i10 %tmp_2 to i64

ST_4: out_C_addr [1/1] 0.00ns
:2  %out_C_addr = getelementptr [1024 x float]* %out_C, i64 0, i64 %tmp_3

ST_4: stg_62 [1/1] 2.39ns
:3  store float %result, float* %out_C_addr, align 4

ST_4: stg_63 [1/1] 0.00ns
:4  br label %.preheader3


 <State 5>: 2.39ns
ST_5: in_A_load [1/2] 2.39ns
:3  %in_A_load = load float* %in_A_addr, align 4

ST_5: in_B_load [1/2] 2.39ns
:9  %in_B_load = load float* %in_B_addr, align 4


 <State 6>: 5.70ns
ST_6: tmp_s [4/4] 5.70ns
:10  %tmp_s = fmul float %in_A_load, %in_B_load


 <State 7>: 5.70ns
ST_7: tmp_s [3/4] 5.70ns
:10  %tmp_s = fmul float %in_A_load, %in_B_load


 <State 8>: 5.70ns
ST_8: tmp_s [2/4] 5.70ns
:10  %tmp_s = fmul float %in_A_load, %in_B_load


 <State 9>: 5.70ns
ST_9: tmp_s [1/4] 5.70ns
:10  %tmp_s = fmul float %in_A_load, %in_B_load


 <State 10>: 7.26ns
ST_10: result_1 [5/5] 7.26ns
:11  %result_1 = fadd float %result, %tmp_s


 <State 11>: 7.26ns
ST_11: result_1 [4/5] 7.26ns
:11  %result_1 = fadd float %result, %tmp_s


 <State 12>: 7.26ns
ST_12: result_1 [3/5] 7.26ns
:11  %result_1 = fadd float %result, %tmp_s


 <State 13>: 7.26ns
ST_13: result_1 [2/5] 7.26ns
:11  %result_1 = fadd float %result, %tmp_s


 <State 14>: 7.26ns
ST_14: result_1 [1/5] 7.26ns
:11  %result_1 = fadd float %result, %tmp_s

ST_14: stg_75 [1/1] 0.00ns
:12  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4471500; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ in_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x47d8750; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ out_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x446be90; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15     (specbitsmap      ) [ 000000000000000]
stg_16     (specbitsmap      ) [ 000000000000000]
stg_17     (specbitsmap      ) [ 000000000000000]
stg_18     (spectopmodule    ) [ 000000000000000]
stg_19     (speclatency      ) [ 000000000000000]
stg_20     (specinterface    ) [ 000000000000000]
stg_21     (specmemcore      ) [ 000000000000000]
stg_22     (specinterface    ) [ 000000000000000]
stg_23     (specmemcore      ) [ 000000000000000]
stg_24     (specinterface    ) [ 000000000000000]
stg_25     (specmemcore      ) [ 000000000000000]
stg_26     (br               ) [ 011111111111111]
row        (phi              ) [ 001000000000000]
exitcond2  (icmp             ) [ 001111111111111]
empty      (speclooptripcount) [ 000000000000000]
row_1      (add              ) [ 011111111111111]
stg_31     (br               ) [ 000000000000000]
tmp_1      (trunc            ) [ 000000000000000]
tmp        (bitconcatenate   ) [ 000111111111111]
stg_34     (br               ) [ 001111111111111]
stg_35     (ret              ) [ 000000000000000]
col        (phi              ) [ 000100000000000]
col_cast2  (zext             ) [ 000011111111111]
exitcond1  (icmp             ) [ 001111111111111]
empty_2    (speclooptripcount) [ 000000000000000]
col_1      (add              ) [ 001111111111111]
stg_41     (br               ) [ 011111111111111]
result     (phi              ) [ 000011111111111]
k          (phi              ) [ 000010000000000]
k_cast1    (zext             ) [ 000000000000000]
exitcond   (icmp             ) [ 001111111111111]
empty_3    (speclooptripcount) [ 000000000000000]
k_1        (add              ) [ 001111111111111]
stg_48     (br               ) [ 000000000000000]
tmp_5      (add              ) [ 000000000000000]
tmp_6      (zext             ) [ 000000000000000]
in_A_addr  (getelementptr    ) [ 000001000000000]
tmp_4      (trunc            ) [ 000000000000000]
tmp_7      (bitconcatenate   ) [ 000000000000000]
tmp_8      (add              ) [ 000000000000000]
tmp_9      (zext             ) [ 000000000000000]
in_B_addr  (getelementptr    ) [ 000001000000000]
tmp_2      (add              ) [ 000000000000000]
tmp_3      (zext             ) [ 000000000000000]
out_C_addr (getelementptr    ) [ 000000000000000]
stg_62     (store            ) [ 000000000000000]
stg_63     (br               ) [ 001111111111111]
in_A_load  (load             ) [ 000000111100000]
in_B_load  (load             ) [ 000000111100000]
tmp_s      (fmul             ) [ 000000000011111]
result_1   (fadd             ) [ 001111111111111]
stg_75     (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_B"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_C"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="in_A_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_A_addr/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="10" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_A_load/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_B_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="10" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_B_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_B_load/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_C_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_C_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="stg_62_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="row_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="1"/>
<pin id="88" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="row_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="col_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="1"/>
<pin id="99" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="col_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="result_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="result_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="k_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="1"/>
<pin id="123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="k_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="6"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="result_1/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exitcond2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="col_cast2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="col_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_cast1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exitcond_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="2"/>
<pin id="201" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_7_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="1"/>
<pin id="223" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_9_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="0" index="1" bw="10" slack="2"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="row_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="2"/>
<pin id="249" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="253" class="1005" name="col_cast2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col_cast2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="col_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="k_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="in_A_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="1"/>
<pin id="277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_A_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="in_B_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_B_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="in_A_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_A_load "/>
</bind>
</comp>

<comp id="290" class="1005" name="in_B_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_B_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_s_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="300" class="1005" name="result_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="48" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="48" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="120"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="108" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="146"><net_src comp="90" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="90" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="90" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="101" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="101" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="101" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="125" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="125" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="125" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="182" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="211"><net_src comp="125" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="237"><net_src comp="230" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="245"><net_src comp="148" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="250"><net_src comp="158" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="256"><net_src comp="166" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="265"><net_src comp="176" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="273"><net_src comp="192" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="278"><net_src comp="50" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="283"><net_src comp="62" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="288"><net_src comp="57" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="293"><net_src comp="69" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="298"><net_src comp="138" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="303"><net_src comp="133" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		row_1 : 1
		stg_31 : 2
		tmp_1 : 1
		tmp : 2
	State 3
		col_cast2 : 1
		exitcond1 : 1
		col_1 : 1
		stg_41 : 2
	State 4
		k_cast1 : 1
		exitcond : 1
		k_1 : 1
		stg_48 : 2
		tmp_5 : 2
		tmp_6 : 3
		in_A_addr : 4
		in_A_load : 5
		tmp_4 : 1
		tmp_7 : 2
		tmp_8 : 3
		tmp_9 : 4
		in_B_addr : 5
		in_B_load : 6
		tmp_3 : 1
		out_C_addr : 2
		stg_62 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fadd   |    grp_fu_133    |    2    |   205   |   390   |
|----------|------------------|---------|---------|---------|
|   fmul   |    grp_fu_138    |    3    |   143   |   321   |
|----------|------------------|---------|---------|---------|
|          |   row_1_fu_148   |    0    |    0    |    6    |
|          |   col_1_fu_176   |    0    |    0    |    6    |
|    add   |    k_1_fu_192    |    0    |    0    |    6    |
|          |   tmp_5_fu_198   |    0    |    0    |    10   |
|          |   tmp_8_fu_220   |    0    |    0    |    10   |
|          |   tmp_2_fu_230   |    0    |    0    |    10   |
|----------|------------------|---------|---------|---------|
|          | exitcond2_fu_142 |    0    |    0    |    6    |
|   icmp   | exitcond1_fu_170 |    0    |    0    |    6    |
|          |  exitcond_fu_186 |    0    |    0    |    6    |
|----------|------------------|---------|---------|---------|
|   trunc  |   tmp_1_fu_154   |    0    |    0    |    0    |
|          |   tmp_4_fu_208   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|bitconcatenate|    tmp_fu_158    |    0    |    0    |    0    |
|          |   tmp_7_fu_212   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          | col_cast2_fu_166 |    0    |    0    |    0    |
|          |  k_cast1_fu_182  |    0    |    0    |    0    |
|   zext   |   tmp_6_fu_203   |    0    |    0    |    0    |
|          |   tmp_9_fu_225   |    0    |    0    |    0    |
|          |   tmp_3_fu_234   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    5    |   348   |   777   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  col_1_reg_262  |    6   |
|col_cast2_reg_253|   10   |
|    col_reg_97   |    6   |
|in_A_addr_reg_275|   10   |
|in_A_load_reg_285|   32   |
|in_B_addr_reg_280|   10   |
|in_B_load_reg_290|   32   |
|   k_1_reg_270   |    6   |
|    k_reg_121    |    6   |
| result_1_reg_300|   32   |
|  result_reg_108 |   32   |
|  row_1_reg_242  |    6   |
|    row_reg_86   |    6   |
|   tmp_reg_247   |   10   |
|  tmp_s_reg_295  |   32   |
+-----------------+--------+
|      Total      |   236  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    10   |
|  result_reg_108  |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  4.713  ||    52   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   777  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   52   |
|  Register |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   584  |   829  |
+-----------+--------+--------+--------+--------+
