Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Dec 18 22:08:51 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  6579 |       |     23040 | 28.55 |
|   SLR1 -> SLR2                   |  3450 |       |           | 14.97 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  3129 |       |           | 13.58 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  6356 |       |     23040 | 27.59 |
|   SLR0 -> SLR1                   |  3450 |       |           | 14.97 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   355 |    55 |           |       |
|   SLR1 -> SLR0                   |  2906 |       |           | 12.61 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   440 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 12935 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2861 |  268 |
| SLR1      | 3220 |    0 | 2638 |
| SLR0      |  230 | 3220 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  24513 |  19348 | 12316 |  44.60 |  35.83 |  22.81 |
|   CLBL                     |  12858 |   9967 |  6679 |  43.91 |  34.04 |  22.81 |
|   CLBM                     |  11655 |   9381 |  5637 |  45.39 |  37.95 |  22.80 |
| CLB LUTs                   | 102850 |  95467 | 50693 |  23.39 |  22.10 |  11.73 |
|   LUT as Logic             |  81167 |  76801 | 44403 |  18.46 |  17.78 |  10.28 |
|     using O5 output only   |   1835 |    589 |  1259 |   0.42 |   0.14 |   0.29 |
|     using O6 output only   |  53888 |  57517 | 26954 |  12.26 |  13.31 |   6.24 |
|     using O5 and O6        |  25444 |  18695 | 16190 |   5.79 |   4.33 |   3.75 |
|   LUT as Memory            |  21683 |  18666 |  6290 |  10.55 |   9.44 |   3.18 |
|     LUT as Distributed RAM |   7464 |   4865 |  3654 |   3.63 |   2.46 |   1.85 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    608 |    219 |    90 |   0.30 |   0.11 |   0.05 |
|       using O5 and O6      |   6856 |   4646 |  3564 |   3.34 |   2.35 |   1.80 |
|     LUT as Shift Register  |  14219 |  13801 |  2636 |   6.92 |   6.98 |   1.33 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  11791 |  12274 |  2506 |   5.74 |   6.21 |   1.27 |
|       using O5 and O6      |   2428 |   1527 |   130 |   1.18 |   0.77 |   0.07 |
| CLB Registers              | 156211 | 101875 | 85430 |  17.76 |  11.79 |   9.89 |
| CARRY8                     |   2053 |   1238 |   403 |   3.74 |   2.29 |   0.75 |
| F7 Muxes                   |   7064 |   8330 |  1055 |   3.21 |   3.86 |   0.49 |
| F8 Muxes                   |    145 |    142 |    47 |   0.13 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  445.5 |  584.5 |   610 |  66.29 |  86.98 |  90.77 |
|   RAMB36/FIFO              |    439 |    583 |   608 |  65.33 |  86.76 |  90.48 |
|     RAMB36E2 only          |    439 |    583 |   608 |  65.33 |  86.76 |  90.48 |
|   RAMB18                   |     13 |      3 |     4 |   0.97 |   0.22 |   0.30 |
|     RAMB18E2 only          |     13 |      3 |     4 |   0.97 |   0.22 |   0.30 |
| URAM                       |    315 |    315 |   315 |  98.44 |  98.44 |  98.44 |
| DSPs                       |     74 |     64 |     4 |   2.57 |   2.08 |   0.13 |
| Unique Control Sets        |   4329 |   2341 |  3116 |   3.94 |   2.17 |   2.89 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |       140 |   67.31 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       158 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


