// Seed: 84973789
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output reg id_4,
    input id_5,
    output logic id_6
);
  reg id_7;
  assign id_3 = id_0;
  logic id_8;
  assign id_8 = id_2;
  reg id_9, id_10;
  assign id_9 = id_7;
  always @(1 or posedge 1'h0) begin
    id_4 <= id_10;
  end
endmodule
