"use strict";(self.webpackChunkwebsite_new=self.webpackChunkwebsite_new||[]).push([[7477],{3905:(e,t,n)=>{n.d(t,{Zo:()=>p,kt:()=>h});var a=n(7294);function i(e,t,n){return t in e?Object.defineProperty(e,t,{value:n,enumerable:!0,configurable:!0,writable:!0}):e[t]=n,e}function l(e,t){var n=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),n.push.apply(n,a)}return n}function o(e){for(var t=1;t<arguments.length;t++){var n=null!=arguments[t]?arguments[t]:{};t%2?l(Object(n),!0).forEach((function(t){i(e,t,n[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(n)):l(Object(n)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(n,t))}))}return e}function r(e,t){if(null==e)return{};var n,a,i=function(e,t){if(null==e)return{};var n,a,i={},l=Object.keys(e);for(a=0;a<l.length;a++)n=l[a],t.indexOf(n)>=0||(i[n]=e[n]);return i}(e,t);if(Object.getOwnPropertySymbols){var l=Object.getOwnPropertySymbols(e);for(a=0;a<l.length;a++)n=l[a],t.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(e,n)&&(i[n]=e[n])}return i}var s=a.createContext({}),c=function(e){var t=a.useContext(s),n=t;return e&&(n="function"==typeof e?e(t):o(o({},t),e)),n},p=function(e){var t=c(e.components);return a.createElement(s.Provider,{value:t},e.children)},d="mdxType",u={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},m=a.forwardRef((function(e,t){var n=e.components,i=e.mdxType,l=e.originalType,s=e.parentName,p=r(e,["components","mdxType","originalType","parentName"]),d=c(n),m=i,h=d["".concat(s,".").concat(m)]||d[m]||u[m]||l;return n?a.createElement(h,o(o({ref:t},p),{},{components:n})):a.createElement(h,o({ref:t},p))}));function h(e,t){var n=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var l=n.length,o=new Array(l);o[0]=m;var r={};for(var s in t)hasOwnProperty.call(t,s)&&(r[s]=t[s]);r.originalType=e,r[d]="string"==typeof e?e:i,o[1]=r;for(var c=2;c<l;c++)o[c]=n[c];return a.createElement.apply(null,o)}return a.createElement.apply(null,n)}m.displayName="MDXCreateElement"},8512:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>s,contentTitle:()=>o,default:()=>u,frontMatter:()=>l,metadata:()=>r,toc:()=>c});var a=n(7462),i=(n(7294),n(3905));const l={layout:"docs",title:"Chisel Data Types",section:"chisel3"},o="Chisel Data Types",r={unversionedId:"explanations/data-types",id:"explanations/data-types",title:"Chisel Data Types",description:"Chisel datatypes are used to specify the type of values held in state",source:"@site/docs/explanations/data-types.md",sourceDirName:"explanations",slug:"/explanations/data-types",permalink:"/chisel/docs/explanations/data-types",draft:!1,editUrl:"https://github.com/chipsalliance/chisel/tree/main/docs/src/explanations/data-types.md",tags:[],version:"current",frontMatter:{layout:"docs",title:"Chisel Data Types",section:"chisel3"},sidebar:"tutorialSidebar",previous:{title:"Deep Dive into <> and := Connection Operators",permalink:"/chisel/docs/explanations/connection-operators"},next:{title:"DataView",permalink:"/chisel/docs/explanations/dataview"}},s={},c=[{value:"Casting",id:"casting",level:2},{value:"Analog/BlackBox type",id:"analogblackbox-type",level:2}],p={toc:c},d="wrapper";function u(e){let{components:t,...n}=e;return(0,i.kt)(d,(0,a.Z)({},p,n,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"chisel-data-types"},"Chisel Data Types"),(0,i.kt)("p",null,"Chisel datatypes are used to specify the type of values held in state\nelements or flowing on wires.  While hardware designs ultimately\noperate on vectors of binary digits, other more abstract\nrepresentations for values allow clearer specifications and help the\ntools generate more optimal circuits.  In Chisel, a raw collection of\nbits is represented by the ",(0,i.kt)("inlineCode",{parentName:"p"},"Bits")," type.  Signed and unsigned integers\nare considered subsets of fixed-point numbers and are represented by\ntypes ",(0,i.kt)("inlineCode",{parentName:"p"},"SInt")," and ",(0,i.kt)("inlineCode",{parentName:"p"},"UInt")," respectively. Signed fixed-point\nnumbers, including integers, are represented using two's-complement\nformat.  Boolean values are represented as type ",(0,i.kt)("inlineCode",{parentName:"p"},"Bool"),".  Note\nthat these types are distinct from Scala's builtin types such as\n",(0,i.kt)("inlineCode",{parentName:"p"},"Int")," or ",(0,i.kt)("inlineCode",{parentName:"p"},"Boolean"),"."),(0,i.kt)("p",null,"Additionally, Chisel defines ",(0,i.kt)("inlineCode",{parentName:"p"},"Bundles")," for making\ncollections of values with named fields (similar to ",(0,i.kt)("inlineCode",{parentName:"p"},"structs")," in\nother languages), and ",(0,i.kt)("inlineCode",{parentName:"p"},"Vecs")," for indexable collections of\nvalues."),(0,i.kt)("p",null,"Bundles and Vecs will be covered in the next section."),(0,i.kt)("p",null,"Constant or literal values are expressed using Scala integers or\nstrings passed to constructors for the types:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},'1.U       // decimal 1-bit lit from Scala Int.\n"ha".U    // hexadecimal 4-bit lit from string.\n"o12".U   // octal 4-bit lit from string.\n"b1010".U // binary 4-bit lit from string.\n\n5.S    // signed decimal 4-bit lit from Scala Int.\n-8.S   // negative decimal 4-bit lit from Scala Int.\n5.U    // unsigned decimal 3-bit lit from Scala Int.\n\n8.U(4.W) // 4-bit unsigned decimal, value 8.\n-152.S(32.W) // 32-bit signed decimal, value -152.\n\ntrue.B // Bool lits from Scala lits.\nfalse.B\n')),(0,i.kt)("p",null,"Underscores can be used as separators in long string literals to aid\nreadability, but are ignored when creating the value, e.g.:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},'"h_dead_beef".U   // 32-bit lit of type UInt\n')),(0,i.kt)("p",null,"By default, the Chisel compiler will size each constant to the minimum\nnumber of bits required to hold the constant, including a sign bit for\nsigned types. Bit widths can also be specified explicitly on\nliterals, as shown below. Note that (",(0,i.kt)("inlineCode",{parentName:"p"},".W")," is used to cast a Scala Int\nto a Chisel width)"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},'"ha".asUInt(8.W)     // hexadecimal 8-bit lit of type UInt\n"o12".asUInt(6.W)    // octal 6-bit lit of type UInt\n"b1010".asUInt(12.W) // binary 12-bit lit of type UInt\n\n5.asSInt(7.W) // signed decimal 7-bit lit of type SInt\n5.asUInt(8.W) // unsigned decimal 8-bit lit of type UInt\n')),(0,i.kt)("p",null,"For literals of type ",(0,i.kt)("inlineCode",{parentName:"p"},"UInt"),", the value is\nzero-extended to the desired bit width.  For literals of type\n",(0,i.kt)("inlineCode",{parentName:"p"},"SInt"),", the value is sign-extended to fill the desired bit width.\nIf the given bit width is too small to hold the argument value, then a\nChisel error is generated."),(0,i.kt)("blockquote",null,(0,i.kt)("p",{parentName:"blockquote"},"We are working on a more concise literal syntax for Chisel using\nsymbolic prefix operators, but are stymied by the limitations of Scala\noperator overloading and have not yet settled on a syntax that is\nactually more readable than constructors taking strings.")),(0,i.kt)("blockquote",null,(0,i.kt)("p",{parentName:"blockquote"},"We have also considered allowing Scala literals to be automatically\nconverted to Chisel types, but this can cause type ambiguity and\nrequires an additional import.")),(0,i.kt)("blockquote",null,(0,i.kt)("p",{parentName:"blockquote"},"The SInt and UInt types will also later support an optional exponent\nfield to allow Chisel to automatically produce optimized fixed-point\narithmetic circuits.")),(0,i.kt)("h2",{id:"casting"},"Casting"),(0,i.kt)("p",null,"We can also cast types in Chisel:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val sint = 3.S(4.W)             // 4-bit SInt\n\nval uint = sint.asUInt          // cast SInt to UInt\nuint.asSInt                     // cast UInt to SInt\n")),(0,i.kt)("p",null,(0,i.kt)("strong",{parentName:"p"},"NOTE"),": ",(0,i.kt)("inlineCode",{parentName:"p"},"asUInt"),"/",(0,i.kt)("inlineCode",{parentName:"p"},"asSInt")," with an explicit width can ",(0,i.kt)("strong",{parentName:"p"},"not")," be used to cast (convert) between Chisel datatypes.\nNo width parameter is accepted, as Chisel will automatically pad or truncate as required when the objects are connected."),(0,i.kt)("p",null,"We can also perform casts on clocks, though you should be careful about this, since clocking (especially in ASIC) requires special attention:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val bool: Bool = false.B        // always-low wire\nval clock = bool.asClock        // always-low clock\n\nclock.asUInt                    // convert clock to UInt (width 1)\nclock.asUInt.asBool             // convert clock to Bool (Chisel 3.2+)\nclock.asUInt.toBool             // convert clock to Bool (Chisel 3.0 and 3.1 only)\n")),(0,i.kt)("h2",{id:"analogblackbox-type"},"Analog/BlackBox type"),(0,i.kt)("p",null,"(Experimental, Chisel 3.1+)"),(0,i.kt)("p",null,"Chisel supports an ",(0,i.kt)("inlineCode",{parentName:"p"},"Analog")," type (equivalent to Verilog ",(0,i.kt)("inlineCode",{parentName:"p"},"inout"),") that can be used to support arbitrary nets in Chisel. This includes analog wires, tri-state/bi-directional wires, and power nets (with appropriate annotations)."),(0,i.kt)("p",null,(0,i.kt)("inlineCode",{parentName:"p"},"Analog")," is an undirectioned type, and so it is possible to connect multiple ",(0,i.kt)("inlineCode",{parentName:"p"},"Analog")," nets together using the ",(0,i.kt)("inlineCode",{parentName:"p"},"attach")," operator. It is possible to connect an ",(0,i.kt)("inlineCode",{parentName:"p"},"Analog")," ",(0,i.kt)("strong",{parentName:"p"},"once")," using ",(0,i.kt)("inlineCode",{parentName:"p"},"<>")," but illegal to do it more than once."),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-scala"},"val a = IO(Analog(1.W))\nval b = IO(Analog(1.W))\nval c = IO(Analog(1.W))\n\n// Legal\nattach(a, b)\nattach(a, c)\n\n// Legal\na <> b\n\n// Illegal - connects 'a' multiple times\na <> b\na <> c\n")))}u.isMDXComponent=!0}}]);