// Seed: 2639938343
module module_0;
  assign id_1 = 1;
  wor  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  always @(negedge id_3 or posedge id_16) begin
    id_9 = "" + 1;
  end
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    output wor  id_2,
    input  tri1 id_3
);
  assign id_0 = 1;
  module_0();
  assign id_2 = 1 - id_3;
  assign id_0 = id_1;
  id_5(
      .id_0(1'd0),
      .id_1(),
      .id_2(id_3),
      .id_3(1'd0),
      .id_4(1),
      .id_5(id_2 + 1'h0),
      .id_6(id_3),
      .id_7(id_1 && id_1)
  );
  wire id_6;
  wire id_7;
  notif0 (id_0, id_1, id_3);
  wire  id_8;
  uwire id_9 = 1, id_10;
endmodule
