{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713321809625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 21:43:29 2024 " "Processing started: Tue Apr 16 21:43:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713321809626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321809626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321809627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713321810394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713321810394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../proj/src/ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822246 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-structure " "Found design unit 1: Adder-structure" {  } { { "../../proj/src/Adder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/Adder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtractor-Structural " "Found design unit 1: AdderSubtractor-Structural" {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822249 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter-behavior " "Found design unit 1: BarrelShifter-behavior" {  } { { "../../proj/src/BarrelShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822250 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "../../proj/src/BarrelShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/BarrelShifter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteDecoder-Behavioral " "Found design unit 1: ByteDecoder-Behavioral" {  } { { "../../proj/src/ByteDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822251 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteDecoder " "Found entity 1: ByteDecoder" {  } { { "../../proj/src/ByteDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteShifter-behavior " "Found design unit 1: ByteShifter-behavior" {  } { { "../../proj/src/ByteShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822252 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteShifter " "Found entity 1: ByteShifter" {  } { { "../../proj/src/ByteShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlDecoderLogic-sel_when " "Found design unit 1: ControlDecoderLogic-sel_when" {  } { { "../../proj/src/ControlDecoderLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822253 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoderLogic " "Found entity 1: ControlDecoderLogic" {  } { { "../../proj/src/ControlDecoderLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ControlDecoderLogic.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-structure " "Found design unit 1: Controller-structure" {  } { { "../../proj/src/Controller.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../proj/src/Controller.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_pipe-mixed " "Found design unit 1: EX_MEM_pipe-mixed" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822256 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_pipe " "Found entity 1: EX_MEM_pipe" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_pipe-mixed " "Found design unit 1: ID_EX_pipe-mixed" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_pipe " "Found entity 1: ID_EX_pipe" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_pipe-mixed " "Found design unit 1: IF_ID_pipe-mixed" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822258 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_pipe " "Found entity 1: IF_ID_pipe" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_pipe-mixed " "Found design unit 1: MEM_WB_pipe-mixed" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822259 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_pipe " "Found entity 1: MEM_WB_pipe" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesComplementor-Structural " "Found design unit 1: OnesComplementor-Structural" {  } { { "../../proj/src/OnesComplementor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822261 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesComplementor " "Found entity 1: OnesComplementor" {  } { { "../../proj/src/OnesComplementor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/OnesComplementor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RippleCarryAdder-Structural " "Found design unit 1: RippleCarryAdder-Structural" {  } { { "../../proj/src/RippleCarryAdder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822262 ""} { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../../proj/src/RippleCarryAdder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "../../proj/src/Shifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../proj/src/Shifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822266 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822267 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordDecoder-Behavioral " "Found design unit 1: WordDecoder-Behavioral" {  } { { "../../proj/src/WordDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822268 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordDecoder " "Found entity 1: WordDecoder" {  } { { "../../proj/src/WordDecoder.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WordShifter-behavior " "Found design unit 1: WordShifter-behavior" {  } { { "../../proj/src/WordShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822269 ""} { "Info" "ISGN_ENTITY_NAME" "1 WordShifter " "Found entity 1: WordShifter" {  } { { "../../proj/src/WordShifter.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822270 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/andg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg_N-structure " "Found design unit 1: andg_N-structure" {  } { { "../../proj/src/andg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822271 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg_N " "Found entity 1: andg_N" {  } { { "../../proj/src/andg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/andg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5_32-mixed " "Found design unit 1: decoder5_32-mixed" {  } { { "../../proj/src/decoder5_32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822272 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "../../proj/src/decoder5_32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/decoder5_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822273 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-structural " "Found design unit 1: dffg_N-structural" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822274 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/dffg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16t32-dataflow " "Found design unit 1: extender16t32-dataflow" {  } { { "../../proj/src/extender16t32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822275 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16t32 " "Found entity 1: extender16t32" {  } { { "../../proj/src/extender16t32.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/extender16t32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822277 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../proj/src/fetchLogic.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/fetchLogic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822278 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/invg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822279 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/mux2t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822280 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/mux2t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822281 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/mux32t1.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux32t1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4t1_N-Dataflow " "Found design unit 1: mux4t1_N-Dataflow" {  } { { "../../proj/src/mux4t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822282 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4t1_N " "Found entity 1: mux4t1_N" {  } { { "../../proj/src/mux4t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1_N-Dataflow " "Found design unit 1: mux8t1_N-Dataflow" {  } { { "../../proj/src/mux8t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822283 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1_N " "Found entity 1: mux8t1_N" {  } { { "../../proj/src/mux8t1_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux8t1_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 norg_N-structure " "Found design unit 1: norg_N-structure" {  } { { "../../proj/src/norg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822284 ""} { "Info" "ISGN_ENTITY_NAME" "1 norg_N " "Found entity 1: norg_N" {  } { { "../../proj/src/norg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/norg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822285 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/org2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org_N-structure " "Found design unit 1: org_N-structure" {  } { { "../../proj/src/org_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822286 ""} { "Info" "ISGN_ENTITY_NAME" "1 org_N " "Found entity 1: org_N" {  } { { "../../proj/src/org_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/org_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_dffg-mixed " "Found design unit 1: pc_dffg-mixed" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822287 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_dffg " "Found entity 1: pc_dffg" {  } { { "../../proj/src/pc_dffg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/pc_dffg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structural " "Found design unit 1: reg-structural" {  } { { "../../proj/src/reg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822288 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../proj/src/reg.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/tb_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/tb_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-behavior " "Found design unit 1: tb_ALU-behavior" {  } { { "../../proj/src/tb_ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/tb_ALU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822289 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "../../proj/src/tb_ALU.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/tb_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822290 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/xorg2.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg_N-structure " "Found design unit 1: xorg_N-structure" {  } { { "../../proj/src/xorg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822291 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg_N " "Found entity 1: xorg_N" {  } { { "../../proj/src/xorg_N.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/xorg_N.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713321822291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321822291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713321822492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822494 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822494 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add0_carry MIPS_Processor.vhd(335) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(335): object \"s_add0_carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822494 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add0_overflow MIPS_Processor.vhd(336) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(336): object \"s_add0_overflow\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822494 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EX_ALU_Carry MIPS_Processor.vhd(381) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(381): object \"s_EX_ALU_Carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822494 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_EX_ALU_Zero MIPS_Processor.vhd(382) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(382): object \"s_EX_ALU_Zero\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822495 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add1_carry MIPS_Processor.vhd(386) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(386): object \"s_add1_carry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822495 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_add1_overflow MIPS_Processor.vhd(387) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(387): object \"s_add1_overflow\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713321822495 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:mux8 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:mux8\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux8" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_1 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_1\"" {  } { { "../../proj/src/mux2t1.vhd" "not_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and_1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:and_1\"" {  } { { "../../proj/src/mux2t1.vhd" "and_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:or_1 " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:mux8\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:or_1\"" {  } { { "../../proj/src/mux2t1.vhd" "or_1" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder RippleCarryAdder:add0 " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"RippleCarryAdder:add0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "add0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder " "Elaborating entity \"Adder\" for hierarchy \"RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\"" {  } { { "../../proj/src/RippleCarryAdder.vhd" "\\Gen_Adders:0:FullAdder" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/RippleCarryAdder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|xorg2:Xor0 " "Elaborating entity \"xorg2\" for hierarchy \"RippleCarryAdder:add0\|Adder:\\Gen_Adders:0:FullAdder\|xorg2:Xor0\"" {  } { { "../../proj/src/Adder.vhd" "Xor0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Adder.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_dffg pc_dffg:pc_dff " "Elaborating entity \"pc_dffg\" for hierarchy \"pc_dffg:pc_dff\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "pc_dff" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_pipe IF_ID_pipe:IFID_pipe " "Elaborating entity \"IF_ID_pipe\" for hierarchy \"IF_ID_pipe:IFID_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IFID_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ID_PC_P4 IF_ID_pipe.vhd(58) " "VHDL Process Statement warning at IF_ID_pipe.vhd(58): signal \"s_ID_PC_P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321822899 "|MIPS_Processor|IF_ID_pipe:IFID_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ID_instr31t0 IF_ID_pipe.vhd(59) " "VHDL Process Statement warning at IF_ID_pipe.vhd(59): signal \"s_ID_instr31t0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/IF_ID_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/IF_ID_pipe.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321822899 "|MIPS_Processor|IF_ID_pipe:IFID_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control " "Elaborating entity \"Controller\" for hierarchy \"Controller:control\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlDecoderLogic Controller:control\|ControlDecoderLogic:ControllerDecoder_0 " "Elaborating entity \"ControlDecoderLogic\" for hierarchy \"Controller:control\|ControlDecoderLogic:ControllerDecoder_0\"" {  } { { "../../proj/src/Controller.vhd" "ControllerDecoder_0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Controller.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:regist " "Elaborating entity \"reg\" for hierarchy \"reg:regist\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regist" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321822972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 reg:regist\|decoder5_32:decoder " "Elaborating entity \"decoder5_32\" for hierarchy \"reg:regist\|decoder5_32:decoder\"" {  } { { "../../proj/src/reg.vhd" "decoder" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N reg:regist\|dffg_N:dffg_0 " "Elaborating entity \"dffg_N\" for hierarchy \"reg:regist\|dffg_N:dffg_0\"" {  } { { "../../proj/src/reg.vhd" "dffg_0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg:regist\|dffg_N:dffg_0\|dffg:\\Nbit_dffg:0:DFFGG " "Elaborating entity \"dffg\" for hierarchy \"reg:regist\|dffg_N:dffg_0\|dffg:\\Nbit_dffg:0:DFFGG\"" {  } { { "../../proj/src/dffg_N.vhd" "\\Nbit_dffg:0:DFFGG" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/dffg_N.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 reg:regist\|mux32t1:rt_bus " "Elaborating entity \"mux32t1\" for hierarchy \"reg:regist\|mux32t1:rt_bus\"" {  } { { "../../proj/src/reg.vhd" "rt_bus" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/reg.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16t32 extender16t32:ext " "Elaborating entity \"extender16t32\" for hierarchy \"extender16t32:ext\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ext" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_pipe ID_EX_pipe:IDEX_pipe " "Elaborating entity \"ID_EX_pipe\" for hierarchy \"ID_EX_pipe:IDEX_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IDEX_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823678 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_halt ID_EX_pipe.vhd(179) " "VHDL Process Statement warning at ID_EX_pipe.vhd(179): signal \"s_EX_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_STD_Shift ID_EX_pipe.vhd(180) " "VHDL Process Statement warning at ID_EX_pipe.vhd(180): signal \"s_EX_STD_Shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ALU_Src ID_EX_pipe.vhd(181) " "VHDL Process Statement warning at ID_EX_pipe.vhd(181): signal \"s_EX_ALU_Src\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ALU_Control ID_EX_pipe.vhd(182) " "VHDL Process Statement warning at ID_EX_pipe.vhd(182): signal \"s_EX_ALU_Control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_MemToReg ID_EX_pipe.vhd(183) " "VHDL Process Statement warning at ID_EX_pipe.vhd(183): signal \"s_EX_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_MemWrite ID_EX_pipe.vhd(184) " "VHDL Process Statement warning at ID_EX_pipe.vhd(184): signal \"s_EX_MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_RegWrite ID_EX_pipe.vhd(185) " "VHDL Process Statement warning at ID_EX_pipe.vhd(185): signal \"s_EX_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_RegDst ID_EX_pipe.vhd(186) " "VHDL Process Statement warning at ID_EX_pipe.vhd(186): signal \"s_EX_RegDst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_Jump ID_EX_pipe.vhd(187) " "VHDL Process Statement warning at ID_EX_pipe.vhd(187): signal \"s_EX_Jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ext_ctl ID_EX_pipe.vhd(188) " "VHDL Process Statement warning at ID_EX_pipe.vhd(188): signal \"s_EX_ext_ctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_jal ID_EX_pipe.vhd(189) " "VHDL Process Statement warning at ID_EX_pipe.vhd(189): signal \"s_EX_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_jr ID_EX_pipe.vhd(190) " "VHDL Process Statement warning at ID_EX_pipe.vhd(190): signal \"s_EX_jr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_PCP4 ID_EX_pipe.vhd(191) " "VHDL Process Statement warning at ID_EX_pipe.vhd(191): signal \"s_EX_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_instr20t16 ID_EX_pipe.vhd(192) " "VHDL Process Statement warning at ID_EX_pipe.vhd(192): signal \"s_EX_instr20t16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_instr15t11 ID_EX_pipe.vhd(193) " "VHDL Process Statement warning at ID_EX_pipe.vhd(193): signal \"s_EX_instr15t11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_rs_data_o ID_EX_pipe.vhd(194) " "VHDL Process Statement warning at ID_EX_pipe.vhd(194): signal \"s_EX_rs_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823681 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_rt_data_o ID_EX_pipe.vhd(195) " "VHDL Process Statement warning at ID_EX_pipe.vhd(195): signal \"s_EX_rt_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823682 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_ext_o ID_EX_pipe.vhd(196) " "VHDL Process Statement warning at ID_EX_pipe.vhd(196): signal \"s_EX_ext_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823682 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_EX_s120_o ID_EX_pipe.vhd(197) " "VHDL Process Statement warning at ID_EX_pipe.vhd(197): signal \"s_EX_s120_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/ID_EX_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ID_EX_pipe.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321823682 "|MIPS_Processor|ID_EX_pipe:IDEX_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:mux0 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:mux0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor ALU:ALU0\|AdderSubtractor:addsub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"ALU:ALU0\|AdderSubtractor:addsub\"" {  } { { "../../proj/src/ALU.vhd" "addsub" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321823957 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_adder0Overflow AdderSubtractor.vhd(74) " "VHDL Signal Declaration warning at AdderSubtractor.vhd(74): used implicit default value for signal \"w_adder0Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/AdderSubtractor.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713321823958 "|MIPS_Processor|ALU:ALU0|AdderSubtractor:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesComplementor ALU:ALU0\|AdderSubtractor:addsub\|OnesComplementor:Complementor0 " "Elaborating entity \"OnesComplementor\" for hierarchy \"ALU:ALU0\|AdderSubtractor:addsub\|OnesComplementor:Complementor0\"" {  } { { "../../proj/src/AdderSubtractor.vhd" "Complementor0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/AdderSubtractor.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg_N ALU:ALU0\|andg_N:and_32 " "Elaborating entity \"andg_N\" for hierarchy \"ALU:ALU0\|andg_N:and_32\"" {  } { { "../../proj/src/ALU.vhd" "and_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org_N ALU:ALU0\|org_N:or_32 " "Elaborating entity \"org_N\" for hierarchy \"ALU:ALU0\|org_N:or_32\"" {  } { { "../../proj/src/ALU.vhd" "or_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg_N ALU:ALU0\|xorg_N:xor_32 " "Elaborating entity \"xorg_N\" for hierarchy \"ALU:ALU0\|xorg_N:xor_32\"" {  } { { "../../proj/src/ALU.vhd" "xor_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norg_N ALU:ALU0\|norg_N:nor_32 " "Elaborating entity \"norg_N\" for hierarchy \"ALU:ALU0\|norg_N:nor_32\"" {  } { { "../../proj/src/ALU.vhd" "nor_32" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter ALU:ALU0\|Shifter:shift " "Elaborating entity \"Shifter\" for hierarchy \"ALU:ALU0\|Shifter:shift\"" {  } { { "../../proj/src/ALU.vhd" "shift" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter ALU:ALU0\|Shifter:shift\|BarrelShifter:ShiftOperation " "Elaborating entity \"BarrelShifter\" for hierarchy \"ALU:ALU0\|Shifter:shift\|BarrelShifter:ShiftOperation\"" {  } { { "../../proj/src/Shifter.vhd" "ShiftOperation" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/Shifter.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321824565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1_N ALU:ALU0\|mux8t1_N:mux " "Elaborating entity \"mux8t1_N\" for hierarchy \"ALU:ALU0\|mux8t1_N:mux\"" {  } { { "../../proj/src/ALU.vhd" "mux" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ALU.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321825114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_pipe EX_MEM_pipe:EXMEM_pipe " "Elaborating entity \"EX_MEM_pipe\" for hierarchy \"EX_MEM_pipe:EXMEM_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXMEM_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321825127 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_halt EX_MEM_pipe.vhd(158) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(158): signal \"s_MEM_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_MemToReg EX_MEM_pipe.vhd(159) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(159): signal \"s_MEM_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_MemWrite EX_MEM_pipe.vhd(160) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(160): signal \"s_MEM_MemWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_RegWrite EX_MEM_pipe.vhd(161) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(161): signal \"s_MEM_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_Jump EX_MEM_pipe.vhd(162) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(162): signal \"s_MEM_Jump\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_ext_ctl EX_MEM_pipe.vhd(163) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(163): signal \"s_MEM_ext_ctl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_jal EX_MEM_pipe.vhd(164) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(164): signal \"s_MEM_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_jr EX_MEM_pipe.vhd(165) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(165): signal \"s_MEM_jr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_branch EX_MEM_pipe.vhd(166) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(166): signal \"s_MEM_branch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_PCP4 EX_MEM_pipe.vhd(167) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(167): signal \"s_MEM_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_rs_data_o EX_MEM_pipe.vhd(168) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(168): signal \"s_MEM_rs_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_rt_data_o EX_MEM_pipe.vhd(169) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(169): signal \"s_MEM_rt_data_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_pc4_s120_o EX_MEM_pipe.vhd(170) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(170): signal \"s_MEM_pc4_s120_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_RegWrAddr EX_MEM_pipe.vhd(171) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(171): signal \"s_MEM_RegWrAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_Dmem_Addr EX_MEM_pipe.vhd(172) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(172): signal \"s_MEM_Dmem_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_MEM_add1_mux2 EX_MEM_pipe.vhd(173) " "VHDL Process Statement warning at EX_MEM_pipe.vhd(173): signal \"s_MEM_add1_mux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/EX_MEM_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/EX_MEM_pipe.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321825129 "|MIPS_Processor|EX_MEM_pipe:EXMEM_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteShifter ByteShifter:ByteShifter0 " "Elaborating entity \"ByteShifter\" for hierarchy \"ByteShifter:ByteShifter0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ByteShifter0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321825351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteDecoder ByteShifter:ByteShifter0\|ByteDecoder:ByteDecoder_inst " "Elaborating entity \"ByteDecoder\" for hierarchy \"ByteShifter:ByteShifter0\|ByteDecoder:ByteDecoder_inst\"" {  } { { "../../proj/src/ByteShifter.vhd" "ByteDecoder_inst" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/ByteShifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321825361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordShifter WordShifter:WordShifter0 " "Elaborating entity \"WordShifter\" for hierarchy \"WordShifter:WordShifter0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "WordShifter0" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321826684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordDecoder WordShifter:WordShifter0\|WordDecoder:WordDecoder_inst " "Elaborating entity \"WordDecoder\" for hierarchy \"WordShifter:WordShifter0\|WordDecoder:WordDecoder_inst\"" {  } { { "../../proj/src/WordShifter.vhd" "WordDecoder_inst" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/WordShifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321826694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_pipe MEM_WB_pipe:MEMWB_pipe " "Elaborating entity \"MEM_WB_pipe\" for hierarchy \"MEM_WB_pipe:MEMWB_pipe\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEMWB_pipe" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321828127 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_halt MEM_WB_pipe.vhd(116) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(116): signal \"s_WB_halt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_MemToReg MEM_WB_pipe.vhd(117) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(117): signal \"s_WB_MemToReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_RegWrite MEM_WB_pipe.vhd(118) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(118): signal \"s_WB_RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_jal MEM_WB_pipe.vhd(119) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(119): signal \"s_WB_jal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_PCP4 MEM_WB_pipe.vhd(120) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(120): signal \"s_WB_PCP4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_RegWrAddr MEM_WB_pipe.vhd(121) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(121): signal \"s_WB_RegWrAddr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_Addr MEM_WB_pipe.vhd(122) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(122): signal \"s_WB_Dmem_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_out MEM_WB_pipe.vhd(123) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(123): signal \"s_WB_Dmem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_Lb MEM_WB_pipe.vhd(124) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(124): signal \"s_WB_Dmem_Lb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_WB_Dmem_Lh MEM_WB_pipe.vhd(125) " "VHDL Process Statement warning at MEM_WB_pipe.vhd(125): signal \"s_WB_Dmem_Lh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/MEM_WB_pipe.vhd" "" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/MEM_WB_pipe.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713321828130 "|MIPS_Processor|MEM_WB_pipe:MEMWB_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4t1_N mux4t1_N:mux4 " "Elaborating entity \"mux4t1_N\" for hierarchy \"mux4t1_N:mux4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux4" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713321828160 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[31\] mux2t1_N:mux6\|i_D0\[31\] " "Net \"s_RegWrData\[31\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[31\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[31\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[31\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831169 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[31\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[31\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[31\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831169 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[31\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[31\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831169 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[30\] mux2t1_N:mux6\|i_D0\[30\] " "Net \"s_RegWrData\[30\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[30\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[30\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[30\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831169 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[30\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[30\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[30\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831169 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[30\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[30\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831169 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[29\] mux2t1_N:mux6\|i_D0\[29\] " "Net \"s_RegWrData\[29\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[29\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[29\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[29\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831169 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[29\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[29\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[29\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831169 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[29\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[29\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831169 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[28\] mux2t1_N:mux6\|i_D0\[28\] " "Net \"s_RegWrData\[28\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[28\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[28\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[28\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[28\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[28\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[28\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[28\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[28\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[27\] mux2t1_N:mux6\|i_D0\[27\] " "Net \"s_RegWrData\[27\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[27\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[27\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[27\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[27\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[27\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[27\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[27\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[27\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[26\] mux2t1_N:mux6\|i_D0\[26\] " "Net \"s_RegWrData\[26\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[26\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[26\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[26\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[26\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[26\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[26\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[26\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[26\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[25\] mux2t1_N:mux6\|i_D0\[25\] " "Net \"s_RegWrData\[25\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[25\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[25\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[25\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[25\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[25\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[25\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[25\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[25\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[24\] mux2t1_N:mux6\|i_D0\[24\] " "Net \"s_RegWrData\[24\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[24\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[24\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[24\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[24\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[24\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[24\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[24\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[24\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[23\] mux2t1_N:mux6\|i_D0\[23\] " "Net \"s_RegWrData\[23\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[23\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[23\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[23\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[23\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[23\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[23\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[23\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[23\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[22\] mux2t1_N:mux6\|i_D0\[22\] " "Net \"s_RegWrData\[22\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[22\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[22\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[22\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[22\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[22\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[22\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[22\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[22\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[21\] mux2t1_N:mux6\|i_D0\[21\] " "Net \"s_RegWrData\[21\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[21\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[21\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[21\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[21\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[21\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[21\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[21\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[21\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[20\] mux2t1_N:mux6\|i_D0\[20\] " "Net \"s_RegWrData\[20\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[20\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[20\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[20\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[20\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[20\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[20\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[20\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[20\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[19\] mux2t1_N:mux6\|i_D0\[19\] " "Net \"s_RegWrData\[19\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[19\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[19\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[19\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[19\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[19\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[19\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[19\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[19\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[18\] mux2t1_N:mux6\|i_D0\[18\] " "Net \"s_RegWrData\[18\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[18\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[18\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[18\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[18\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[18\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[18\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[18\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[18\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[17\] mux2t1_N:mux6\|i_D0\[17\] " "Net \"s_RegWrData\[17\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[17\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[17\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[17\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[17\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[17\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[17\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831170 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[17\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[17\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831170 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[16\] mux2t1_N:mux6\|i_D0\[16\] " "Net \"s_RegWrData\[16\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[16\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[16\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[16\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[16\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[16\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[16\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[16\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[16\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[15\] mux2t1_N:mux6\|i_D0\[15\] " "Net \"s_RegWrData\[15\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[15\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[15\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[15\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[15\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[15\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[15\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[15\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[15\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[14\] mux2t1_N:mux6\|i_D0\[14\] " "Net \"s_RegWrData\[14\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[14\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[14\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[14\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[14\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[14\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[14\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[14\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[14\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[13\] mux2t1_N:mux6\|i_D0\[13\] " "Net \"s_RegWrData\[13\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[13\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[13\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[13\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[13\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[13\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[13\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[13\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[13\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[12\] mux2t1_N:mux6\|i_D0\[12\] " "Net \"s_RegWrData\[12\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[12\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[12\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[12\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[12\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[12\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[12\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[12\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[12\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[11\] mux2t1_N:mux6\|i_D0\[11\] " "Net \"s_RegWrData\[11\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[11\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[11\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[11\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[11\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[11\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[11\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[11\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[11\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[10\] mux2t1_N:mux6\|i_D0\[10\] " "Net \"s_RegWrData\[10\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[10\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[10\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[10\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[10\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[10\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[10\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[10\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[10\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[9\] mux2t1_N:mux6\|i_D0\[9\] " "Net \"s_RegWrData\[9\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[9\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[9\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[9\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[9\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[9\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[9\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[9\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[9\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[8\] mux2t1_N:mux6\|i_D0\[8\] " "Net \"s_RegWrData\[8\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[8\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[8\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[8\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[8\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[8\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[8\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[8\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[8\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[7\] mux2t1_N:mux6\|i_D0\[7\] " "Net \"s_RegWrData\[7\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[7\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[7\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[7\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[7\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[7\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[7\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[7\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[7\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[6\] mux2t1_N:mux6\|i_D0\[6\] " "Net \"s_RegWrData\[6\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[6\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[6\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[6\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[6\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[6\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[6\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[6\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[6\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[5\] mux2t1_N:mux6\|i_D0\[5\] " "Net \"s_RegWrData\[5\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[5\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[5\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[5\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[5\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[5\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[5\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[5\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[5\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[4\] mux2t1_N:mux6\|i_D0\[4\] " "Net \"s_RegWrData\[4\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[4\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[4\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[4\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[4\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[4\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[4\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[4\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[4\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[3\] mux2t1_N:mux6\|i_D0\[3\] " "Net \"s_RegWrData\[3\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[3\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[3\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[3\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[3\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[3\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[3\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[3\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[3\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[2\] mux2t1_N:mux6\|i_D0\[2\] " "Net \"s_RegWrData\[2\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[2\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[2\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[2\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[2\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[2\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[2\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[2\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[2\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[1\] mux2t1_N:mux6\|i_D0\[1\] " "Net \"s_RegWrData\[1\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[1\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[1\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[1\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[1\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[1\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[1\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[1\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[1\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_RegWrData\[0\] mux2t1_N:mux6\|i_D0\[0\] " "Net \"s_RegWrData\[0\]\", which fans out to \"mux2t1_N:mux6\|i_D0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux4t1_N:mux4\|o_Y\[0\] " "Net is fed by \"mux4t1_N:mux4\|o_Y\[0\]\"" {  } { { "../../proj/src/mux4t1_N.vhd" "o_Y\[0\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux4t1_N.vhd" 20 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux2t1_N:mux6\|o_O\[0\] " "Net is fed by \"mux2t1_N:mux6\|o_O\[0\]\"" {  } { { "../../proj/src/mux2t1_N.vhd" "o_O\[0\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1713321831171 ""}  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "s_RegWrData\[0\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 43 -1 0 } } { "../../proj/src/mux2t1_N.vhd" "i_D0\[0\]" { Text "/home/anorris/CPRE381/ProjectGit/cpre_381/toolflow/proj/src/mux2t1_N.vhd" 24 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1713321831171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 57 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713321832263 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 16 21:43:52 2024 " "Processing ended: Tue Apr 16 21:43:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713321832263 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713321832263 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713321832263 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713321832263 ""}
