# Building-a-RISC-V-CPU-Core
Building a RISC-V CPU Core using TL-Verilog 
