<!-- Filename: 书签工具栏/study/处理器/risc-v/虚拟化/热迁移/lore.kernel.org qemu-riscv - migration - search results (2025-09-23 10：24：30).html
 Page saved with X-Webpage-Conserve 
 url: https://lore.kernel.org/qemu-riscv/?q=migration
 Summary: 
-->
<html><head><title>migration - search results</title><link rel="alternate" title="Atom feed" href="?q=migration&amp;x=A" type="application/atom+xml"><style>pre{white-space:pre-wrap}*{font-size:100%;font-family:monospace}</style><link type="text/css" rel="stylesheet" media="screen,print" href="216light.css?67c636a2"><link type="text/css" rel="stylesheet" href="216dark.css?67c636a2" media="screen and (prefers-color-scheme:dark)"><style data-id="immersive-translate-input-injected-css">.immersive-translate-input {
  position: absolute;
  top: 0;
  right: 0;
  left: 0;
  bottom: 0;
  z-index: 2147483647;
  display: flex;
  justify-content: center;
  align-items: center;
}
.immersive-translate-attach-loading::after {
  content: " ";

  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;

  position: absolute;
  top: 50%;
  left: 50%;
  transform: translate(-2000%, -50%);
  z-index: 100;
}

.immersive-translate-loading-spinner {
  vertical-align: middle !important;
  width: 10px !important;
  height: 10px !important;
  display: inline-block !important;
  margin: 0 4px !important;
  border: 2px rgba(221, 244, 255, 0.6) solid !important;
  border-top: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-left: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-radius: 50% !important;
  padding: 0 !important;
  -webkit-animation: immersive-translate-loading-animation 0.6s infinite linear !important;
  animation: immersive-translate-loading-animation 0.6s infinite linear !important;
}

@-webkit-keyframes immersive-translate-loading-animation {
  from {
    -webkit-transform: rotate(0deg);
  }

  to {
    -webkit-transform: rotate(359deg);
  }
}

@keyframes immersive-translate-loading-animation {
  from {
    transform: rotate(0deg);
  }

  to {
    transform: rotate(359deg);
  }
}

.immersive-translate-input-loading {
  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;
}

@keyframes immersiveTranslateShadowRolling {
  0% {
    box-shadow: 0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  12% {
    box-shadow: 100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  25% {
    box-shadow: 110px 0 var(--loading-color), 100px 0 var(--loading-color),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  36% {
    box-shadow: 120px 0 var(--loading-color), 110px 0 var(--loading-color),
      100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0);
  }

  50% {
    box-shadow: 130px 0 var(--loading-color), 120px 0 var(--loading-color),
      110px 0 var(--loading-color), 100px 0 var(--loading-color);
  }

  62% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color),
      120px 0 var(--loading-color), 110px 0 var(--loading-color);
  }

  75% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      130px 0 var(--loading-color), 120px 0 var(--loading-color);
  }

  87% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color);
  }

  100% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0);
  }
}

.immersive-translate-toast {
  display: flex;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  right: 0;
  top: 1%;
  width: fit-content;
  padding: 12px 20px;
  margin: auto;
  overflow: auto;
  background: #fef6f9;
  box-shadow: 0px 4px 10px 0px rgba(0, 10, 30, 0.06);
  font-size: 15px;
  border-radius: 8px;
  color: #333;
}

.immersive-translate-toast-content {
  display: flex;
  flex-direction: row;
  align-items: center;
}

.immersive-translate-toast-hidden {
  margin: 0 20px 0 72px;
  text-decoration: underline;
  cursor: pointer;
}

.immersive-translate-toast-close {
  color: #666666;
  font-size: 20px;
  font-weight: bold;
  padding: 0 10px;
  cursor: pointer;
}

@media screen and (max-width: 768px) {
  .immersive-translate-toast {
    top: 0;
    padding: 12px 0px 0 10px;
  }
  .immersive-translate-toast-content {
    flex-direction: column;
    text-align: center;
  }
  .immersive-translate-toast-hidden {
    margin: 10px auto;
  }
}

.immersive-translate-dialog {
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  display: flex;
  width: 300px;
  flex-direction: column;
  align-items: center;
  font-size: 15px;
  left: 0;
  right: 0;
  top: 0;
  bottom: 0;
  margin: auto;
  height: fit-content;
  border-radius: 20px;
  background-color: #fff;
}

.immersive-translate-modal {
  display: none;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  width: 100%;
  height: 100%;
  overflow: auto;
  background-color: rgb(0, 0, 0);
  background-color: rgba(0, 0, 0, 0.4);
  font-size: 15px;
}

.immersive-translate-modal-content {
  background-color: #fefefe;
  margin: 10% auto;
  padding: 40px 24px 24px;
  border-radius: 12px;
  width: 350px;
  font-family: system-ui, -apple-system, "Segoe UI", "Roboto", "Ubuntu",
    "Cantarell", "Noto Sans", sans-serif, "Apple Color Emoji", "Segoe UI Emoji",
    "Segoe UI Symbol", "Noto Color Emoji";
  position: relative;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-content {
    margin: 25% auto !important;
  }
}

@media screen and (max-width: 480px) {
  .immersive-translate-modal-content {
    width: 80vw !important;
    margin: 20vh auto !important;
    padding: 20px 12px 12px !important;
  }

  .immersive-translate-modal-title {
    font-size: 14px !important;
  }

  .immersive-translate-modal-body {
    font-size: 13px !important;
    max-height: 60vh !important;
  }

  .immersive-translate-btn {
    font-size: 13px !important;
    padding: 8px 16px !important;
    margin: 0 4px !important;
  }

  .immersive-translate-modal-footer {
    gap: 6px !important;
    margin-top: 16px !important;
  }
}

.immersive-translate-modal .immersive-translate-modal-content-in-input {
  max-width: 500px;
}
.immersive-translate-modal-content-in-input .immersive-translate-modal-body {
  text-align: left;
  max-height: unset;
}

.immersive-translate-modal-title {
  text-align: center;
  font-size: 16px;
  font-weight: 700;
  color: #333333;
}

.immersive-translate-modal-body {
  text-align: center;
  font-size: 14px;
  font-weight: 400;
  color: #333333;
  margin-top: 24px;
  word-break: break-all;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-body {
    max-height: 250px;
    overflow-y: auto;
  }
}

.immersive-translate-close {
  color: #666666;
  position: absolute;
  right: 16px;
  top: 16px;
  font-size: 20px;
  font-weight: bold;
}

.immersive-translate-close:hover,
.immersive-translate-close:focus {
  text-decoration: none;
  cursor: pointer;
}

.immersive-translate-modal-footer {
  display: flex;
  justify-content: center;
  flex-wrap: wrap;
  margin-top: 24px;
}

.immersive-translate-btn {
  width: fit-content;
  color: #fff;
  background-color: #ea4c89;
  border: none;
  font-size: 14px;
  margin: 0 8px;
  padding: 9px 30px;
  border-radius: 5px;
  display: flex;
  align-items: center;
  justify-content: center;
  cursor: pointer;
  transition: background-color 0.3s ease;
}

.immersive-translate-btn-container {
  display: flex;
  flex-direction: column;
  align-items: center;
  justify-content: center;
  gap: 8px;
}

.immersive-translate-btn:hover {
  background-color: #f082ac;
}
.immersive-translate-btn:disabled {
  opacity: 0.6;
  cursor: not-allowed;
}
.immersive-translate-btn:disabled:hover {
  background-color: #ea4c89;
}

.immersive-translate-link-btn {
  background-color: transparent;
  color: #ea4c89;
  border: none;
  cursor: pointer;
  height: 30px;
  line-height: 30px;
}

.immersive-translate-cancel-btn {
  /* gray color */
  background-color: rgb(89, 107, 120);
}

.immersive-translate-cancel-btn:hover {
  background-color: hsl(205, 20%, 32%);
}

.immersive-translate-action-btn {
  background-color: transparent;
  color: #ea4c89;
  border: 1px solid #ea4c89;
}

.immersive-translate-btn svg {
  margin-right: 5px;
}

.immersive-translate-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-primary-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-modal input[type="radio"] {
  margin: 0 6px;
  cursor: pointer;
}

.immersive-translate-modal label {
  cursor: pointer;
}

.immersive-translate-close-action {
  position: absolute;
  top: 2px;
  right: 0px;
  cursor: pointer;
}

.imt-image-status {
  background-color: rgba(0, 0, 0, 0.5) !important;
  display: flex !important;
  flex-direction: column !important;
  align-items: center !important;
  justify-content: center !important;
  border-radius: 16px !important;
}
.imt-image-status img,
.imt-image-status svg,
.imt-img-loading {
  width: 28px !important;
  height: 28px !important;
  margin: 0 0 8px 0 !important;
  min-height: 28px !important;
  min-width: 28px !important;
  position: relative !important;
}
.imt-img-loading {
  background-image: url("data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADgAAAA4CAMAAACfWMssAAAAtFBMVEUAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////oK74hAAAAPHRSTlMABBMIDyQXHwyBfFdDMSw+OjXCb+5RG51IvV/k0rOqlGRM6KKMhdvNyZBz9MaupmxpWyj437iYd/yJVNZeuUC7AAACt0lEQVRIx53T2XKiUBCA4QYOiyCbiAsuuGBcYtxiYtT3f6/pbqoYHVFO5r+iivpo6DpAWYpqeoFfr9f90DsYAuRSWkFnPO50OgR9PwiCUFcl2GEcx+N/YBh6pvKaefHlUgZd1zVe0NbYcQjGBfzrPE8Xz8aF+71D8gG6DHFPpc4a7xFiCDuhaWgKgGIJQ3d5IMGDrpS4S5KgpIm+en9f6PlAhKby4JwEIxlYJV9h5k5nee9GoxHJ2IDSNB0dwdad1NAxDJ/uXDHYmebdk4PdbkS58CIVHdYSUHTYYRWOJblWSyu2lmy3KNFVJNBhxcuGW4YBVCbYGRZwIooipHsNqjM4FbgOQqQqSKQQU9V8xmi1QlgHqQQ6DDBvRUVCDirs+EzGDGOQTCATgtYTnbCVLgsVgRE0T1QE0qHCFAht2z6dLvJQs3Lo2FQoDxWNUiBhaP4eRgwNkI+dAjVOA/kUrIDwf3CG8NfNOE0eiFotSuo+rBiq8tD9oY4Qzc6YJw99hl1wzpQvD7ef2M8QgnOGJfJw+EltQc+oX2yn907QB22WZcvlUpd143dqQu+8pCJZuGE4xCuPXJqqcs5sNpsI93Rmzym1k4Npk+oD1SH3/a3LOK/JpUBpWfqNySxWzCfNCUITuDG5dtuphrUJ1myeIE9bIsPiKrfqTai5WZxbhtNphYx6GEIHihyGFTI69lje/rxajdh0s0msZ0zYxyPLhYCb1CyHm9Qsd2H37Y3lugVwL9kNh8Ot8cha6fUNQ8nuXi5z9/ExsAO4zQrb/ev1yrCB7lGyQzgYDGuxq1toDN/JGvN+HyWNHKB7zEoK+PX11e12G431erGYzwmytAWU56fkMHY5JJnDRR2eZji3AwtIcrEV8Cojat/BdQ7XOwGV1e1hDjGGjXbdArm8uJZtCH5MbcctVX8A1WpqumJHwckAAAAASUVORK5CYII=");
  background-size: 28px 28px;
  animation: image-loading-rotate 1s linear infinite !important;
}

.imt-image-status span {
  color: var(--bg-2, #fff) !important;
  font-size: 14px !important;
  line-height: 14px !important;
  font-weight: 500 !important;
  font-family: "PingFang SC", Arial, sans-serif !important;
}

.imt-primary-button {
  display: flex;
  padding: 12px 80px;
  justify-content: center;
  align-items: center;
  gap: 8px;
  border-radius: 8px;
  background: #ea4c89;
  color: #fff;
  font-size: 16px;
  font-style: normal;
  font-weight: 700;
  line-height: 24px;
  border: none;
  cursor: pointer;
}

.imt-retry-text {
  color: #999;
  text-align: center;
  font-size: 14px;
  font-style: normal;
  font-weight: 400;
  line-height: 21px;
  cursor: pointer;
}

.imt-action-container {
  display: flex;
  flex-direction: column;
  gap: 12px;
}

.imt-modal-content-text {
  text-align: left;
  color: #333;
  font-size: 16px;
  font-weight: 400;
  line-height: 24px;
}

@keyframes image-loading-rotate {
  from {
    transform: rotate(360deg);
  }
  to {
    transform: rotate(0deg);
  }
}

.imt-linear-gradient-text {
  background: linear-gradient(90deg, #00a6ff 0%, #c369ff 52.4%, #ff4590 100%);
  background-clip: text;
  -webkit-background-clip: text;
  -webkit-text-fill-color: transparent;
}

.imt-flex-center {
  display: flex;
  align-items: center;
  justify-content: center;
}

.imt-linear-black-btn {
  border-radius: 50px;
  background: linear-gradient(66deg, #222 19%, #696969 94.25%);
  height: 48px;
  width: 100%;
  color: #fff;
  font-size: 16px;
  font-weight: 700;
  display: flex;
  align-items: center;
  cursor: pointer;
  justify-content: center;
}
</style><style>pre { white-space: pre-wrap; }* { font-size: 100%; font-family: monospace; }</style><style>* { font-size: 100%; font-family: monospace; background: rgb(255, 255, 255); color: rgb(0, 0, 51); }pre { white-space: pre-wrap; }a:link { color: rgb(0, 0, 255); text-decoration: none; }a:visited { color: rgb(136, 0, 136); }.q { color: rgb(0, 0, 102); }.add { color: rgb(0, 102, 0); }.del { color: rgb(153, 0, 0); }.head { color: rgb(0, 0, 0); }.hunk { color: rgb(153, 102, 0); }.hl.num { color: rgb(255, 51, 0); }.hl.esc { color: rgb(255, 0, 255); }.hl.str { color: rgb(255, 51, 0); }.hl.ppc { color: rgb(204, 51, 204); }.hl.pps { color: rgb(255, 51, 0); }.hl.slc { color: rgb(0, 153, 153); }.hl.com { color: rgb(0, 153, 153); }.hl.kwa { color: rgb(255, 153, 0); }.hl.kwb { color: rgb(0, 102, 0); }.hl.kwc { color: rgb(255, 153, 0); }</style><style>* { font-size: 100%; font-family: monospace; background: rgb(0, 0, 0); color: rgb(204, 204, 204); }pre { white-space: pre-wrap; }a:link { color: rgb(102, 153, 255); text-decoration: none; }a:visited { color: rgb(153, 102, 255); }.q { color: rgb(0, 153, 255); }.add { color: rgb(0, 255, 255); }.del { color: rgb(255, 0, 255); }.head { color: rgb(255, 255, 255); }.hunk { color: rgb(204, 153, 51); }.hl.num { color: rgb(255, 51, 0); }.hl.esc { color: rgb(255, 0, 255); }.hl.str { color: rgb(255, 51, 0); }.hl.ppc { color: rgb(255, 0, 255); }.hl.pps { color: rgb(255, 51, 0); }.hl.slc { color: rgb(0, 153, 255); }.hl.com { color: rgb(0, 153, 255); }.hl.kwa { color: rgb(255, 255, 0); }.hl.kwb { color: rgb(0, 255, 0); }.hl.kwc { color: rgb(255, 255, 0); }</style></head><body><form action="./"><pre><a href="?t=20250916114326"><b>qemu-riscv.nongnu.org archive mirror</b></a>
<input name="q" type="text" value="migration"><input type="submit" value="search"> <a href="_/text/help/">help</a> / <a href="_/text/color/">color</a> / <a id="mirror" href="_/text/mirror/">mirror</a> / <a href="?q=migration&amp;x=A">Atom feed</a></pre></form><form id="d" action="?q=migration&amp;x=m" method="post"><pre>Search results ordered by [<b>date</b>|<a href="?q=migration&amp;r">relevance</a>]  view[<b>summary</b>|<a href="?q=migration&amp;x=t">nested</a>|<a href="?q=migration&amp;x=A">Atom feed</a>]
			download mbox.gz: <input type="submit" name="z" value="results only">|<input type="submit" name="x" value="full threads"></pre></form><pre>   1. <b><a href="5716dba7-eba3-4e25-8479-3b7218c66ea5@lanxincomputing.com/">Re: [PATCH] target/riscv/kvm: Sync vCPU mp_state for migration</a></b>
      - by BillXiang @ 2025-09-16 11:42 UTC [4%]

   2. <b><a href="20250916104843.1953-1-xiangwencheng@lanxincomputing.com/">[PATCH] target/riscv/kvm: Sync vCPU mp_state for migration</a></b>
      - by BillXiang @ 2025-09-16 10:48 UTC [7%]

   3. <b><a href="DCU2H0SG4WG0.10TIXQISFI07A@ventanamicro.com/">Re: [PATCH v9 2/2] Fix VM resume after QEMU+KVM migration</a></b>
      - by Radim Krčmář @ 2025-09-16  8:03 UTC [4%]

   4. <b><a href="20250915-da26ba5c012a2d49fb07f4fa@orel/">Re: [PATCH v9 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Andrew Jones @ 2025-09-15 15:31 UTC [4%]

   5. <b><a href="7145327a-7d87-41e3-a879-5e6ae9b5abb5@tls.msk.ru/">Re: [PATCH v8 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Michael Tokarev @ 2025-09-15  7:15 UTC [4%]

   6. <b><a href="20250915070811.3422578-1-xb@ultrarisc.com/">[PATCH v9 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Xie Bo @ 2025-09-15  7:08 UTC [8%]

   7. <b><a href="20250915070811.3422578-3-xb@ultrarisc.com/">[PATCH v9 2/2] Fix VM resume after QEMU+KVM migration</a></b>
      - by Xie Bo @ 2025-09-15  7:08 UTC [8%]

   8. <b><a href="CAKmqyKN80GDakc6MzBcPur2BtLJCMFMg39fLTgKBh1W8GfZ-AA@mail.gmail.com/">Re: [PATCH v8 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Alistair Francis @ 2025-09-15  5:06 UTC [4%]

   9. <b><a href="CAKmqyKM2Pm-_pci0uany7cNmwCUf8UXNA6K24UYRDta29fDv=g@mail.gmail.com/">Re: [PATCH v3 0/4] Fix RISC-V timer migration issues</a></b>
      - by Alistair Francis @ 2025-09-15  4:25 UTC [4%]

  10. <b><a href="CAKmqyKPFJMAy4YJNxsH=qaE9po65w=yeiT-ah6yNu77K3NCYcA@mail.gmail.com/">Re: [PATCH v3 4/4] target/riscv: Save stimer and vstimer in CPU vmstate</a></b>
      - by Alistair Francis @ 2025-09-15  4:21 UTC [0%]

  11. <b><a href="CAKmqyKOOoefb+bVs-OwGmor5+qL6HdthUvJbCjBHbubud1iAdQ@mail.gmail.com/">Re: [PATCH v3 3/4] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by Alistair Francis @ 2025-09-15  4:20 UTC [0%]

  12. <b><a href="CAKmqyKNSzwrvB-DnLZrMvA-he00CqNPkqKg_e4-U2Vcp52XVYg@mail.gmail.com/">Re: [PATCH v3 1/4] hw/intc: Save time_delta in RISC-V mtimer VMState</a></b>
      - by Alistair Francis @ 2025-09-15  4:15 UTC [0%]

  13. <b><a href="CAKmqyKO8XdUO8uVn7RNeBxQc8yak+js1_ewTtO8R1T0ycGp=Lw@mail.gmail.com/">Re: [PATCH v3 2/4] migration: Add support for a variable-length array of UINT32 pointers</a></b>
      - by Alistair Francis @ 2025-09-15  4:16 UTC [4%]

  14. <b><a href="20250912085535.1649347-1-xb@ultrarisc.com/">[PATCH v8 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration </a></b>
      - by Xie Bo @ 2025-09-12  8:55 UTC [9%]

  15. <b><a href="20250912085535.1649347-3-xb@ultrarisc.com/">[PATCH v8 for v10.0.0 2/2] Fix VM resume after QEMU+KVM migration</a></b>
      - by Xie Bo @ 2025-09-12  8:55 UTC [8%]

  16. <b><a href="20250911-d0793572c80e87bd6614afe0@orel/">Re: [PATCH v7 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Andrew Jones @ 2025-09-11 12:44 UTC [4%]

  17. <b><a href="20250911-timers-v3-3-60508f640050@linux.alibaba.com/">[PATCH v3 3/4] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by TANG Tiancheng @ 2025-09-11  9:56 UTC [5%]

  18. <b><a href="20250911-timers-v3-1-60508f640050@linux.alibaba.com/">[PATCH v3 1/4] hw/intc: Save time_delta in RISC-V mtimer VMState</a></b>
      - by TANG Tiancheng @ 2025-09-11  9:56 UTC [3%]

  19. <b><a href="20250911-timers-v3-2-60508f640050@linux.alibaba.com/">[PATCH v3 2/4] migration: Add support for a variable-length array of UINT32 pointers</a></b>
      - by TANG Tiancheng @ 2025-09-11  9:56 UTC [15%]

  20. <b><a href="20250911-timers-v3-0-60508f640050@linux.alibaba.com/">[PATCH v3 0/4] Fix RISC-V timer migration issues</a></b>
      - by TANG Tiancheng @ 2025-09-11  9:56 UTC [10%]

  21. <b><a href="20250911-timers-v3-4-60508f640050@linux.alibaba.com/">[PATCH v3 4/4] target/riscv: Save stimer and vstimer in CPU vmstate</a></b>
      - by TANG Tiancheng @ 2025-09-11  9:56 UTC [4%]

  22. <b><a href="20250911083617.1173094-3-xb@ultrarisc.com/">[PATCH v7 for v10.0.0 2/2] Fix VM resume after QEMU+KVM migration</a></b>
      - by Xie Bo @ 2025-09-11  8:36 UTC [8%]

  23. <b><a href="20250911083617.1173094-1-xb@ultrarisc.com/">[PATCH v7 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration </a></b>
      - by Xie Bo @ 2025-09-11  8:36 UTC [9%]

  24. <b><a href="49f382e6.10fb.19937e45190.Coremail.xb@ultrarisc.com/">Re: Re: [PATCH v6 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by 谢波 @ 2025-09-11  8:28 UTC [4%]

  25. <b><a href="20250910-f405263ec7a71e1384c39da4@orel/">Re: [PATCH v6 2/2] Fix VM resume after QEMU+KVM migration</a></b>
      - by Andrew Jones @ 2025-09-10 16:41 UTC [4%]

  26. <b><a href="aMGbJusVNgQ-N7y3@x1.local/">Re: [PATCH v2 2/4] include/migration: Add support for a variable-length array of UINT32 pointers</a></b>
      - by Peter Xu @ 2025-09-10 15:37 UTC [8%]

  27. <b><a href="20250910-timers-v2-1-31359f1f6ee8@linux.alibaba.com/">[PATCH v2 1/4] hw/intc: Save time_delta in RISC-V mtimer VMState</a></b>
      - by TANG Tiancheng @ 2025-09-10 15:04 UTC [3%]

  28. <b><a href="20250910-timers-v2-2-31359f1f6ee8@linux.alibaba.com/">[PATCH v2 2/4] include/migration: Add support for a variable-length array of UINT32 pointers</a></b>
      - by TANG Tiancheng @ 2025-09-10 15:04 UTC [15%]

  29. <b><a href="20250910-timers-v2-3-31359f1f6ee8@linux.alibaba.com/">[PATCH v2 3/4] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by TANG Tiancheng @ 2025-09-10 15:04 UTC [5%]

  30. <b><a href="20250910-timers-v2-4-31359f1f6ee8@linux.alibaba.com/">[PATCH v2 4/4] target/riscv: Save stimer and vstimer in CPU vmstate</a></b>
      - by TANG Tiancheng @ 2025-09-10 15:04 UTC [4%]

  31. <b><a href="20250910-timers-v2-0-31359f1f6ee8@linux.alibaba.com/">[PATCH v2 0/4] Fix RISC-V timer migration issues</a></b>
      - by TANG Tiancheng @ 2025-09-10 15:04 UTC [10%]

  32. <b><a href="9e0c71fe-55fb-4ca9-aac4-40d38a77e07a@tls.msk.ru/">Re: [PATCH v6 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Michael Tokarev @ 2025-09-10  9:53 UTC [4%]

  33. <b><a href="20250910093529.614305-1-xb@ultrarisc.com/">[PATCH v6 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Xie Bo @ 2025-09-10  9:35 UTC [9%]

  34. <b><a href="20250910093529.614305-3-xb@ultrarisc.com/">[PATCH v6 2/2] Fix VM resume after QEMU+KVM migration</a></b>
      - by Xie Bo @ 2025-09-10  9:35 UTC [8%]

  35. <b><a href="6c0e3183-78dd-4c64-8083-f4a8433b7a00@linux.alibaba.com/">Re: [PATCH 2/3] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by LIU Zhiwei @ 2025-09-10  1:33 UTC [3%]

  36. <b><a href="aMCdYUZyQWQ4Qc4v@x1.local/">Re: [PATCH 2/3] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by Peter Xu @ 2025-09-09 21:34 UTC [0%]

  37. <b><a href="20250909-db5eefe496963c6716754ed3@orel/">Re: [PATCH v5 for v10.0.0 2/2] target/riscv/kvm：Fixed the issue of resume after QEMU+KVM migration</a></b>
      - by Andrew Jones @ 2025-09-09 17:01 UTC [4%]

  38. <b><a href="20250909-timers-v1-0-7ee18a9d8f4b@linux.alibaba.com/">[PATCH 0/3] Fix RISC-V timer migration issues</a></b>
      - by TANG Tiancheng @ 2025-09-09  9:46 UTC [10%]

  39. <b><a href="20250909-timers-v1-3-7ee18a9d8f4b@linux.alibaba.com/">[PATCH 3/3] target/riscv: Save stimer and vstimer in CPU vmstate</a></b>
      - by TANG Tiancheng @ 2025-09-09  9:46 UTC [4%]

  40. <b><a href="20250909-timers-v1-1-7ee18a9d8f4b@linux.alibaba.com/">[PATCH 1/3] hw/intc: Save time_delta in RISC-V mtimer VMState</a></b>
      - by TANG Tiancheng @ 2025-09-09  9:46 UTC [3%]

  41. <b><a href="20250909-timers-v1-2-7ee18a9d8f4b@linux.alibaba.com/">[PATCH 2/3] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by TANG Tiancheng @ 2025-09-09  9:46 UTC [10%]

  42. <b><a href="5db78a12-2c66-4620-9a25-ea7ede0c3c2e@ventanamicro.com/">Re: [PATCH 3/3] target/riscv: Save stimer and vstimer in CPU vmstate</a></b>
      - by Daniel Henrique Barboza @ 2025-09-09 12:49 UTC [0%]

  43. <b><a href="aa5ea2e9-8d01-4d45-99fc-efa5e6061c8b@ventanamicro.com/">Re: [PATCH 2/3] hw/intc: Save timers array in RISC-V mtimer VMState</a></b>
      - by Daniel Henrique Barboza @ 2025-09-09 12:45 UTC [3%]

  44. <b><a href="7f8a9622-cc0d-43f5-92d2-7e6d925e7546@ventanamicro.com/">Re: [PATCH 1/3] hw/intc: Save time_delta in RISC-V mtimer VMState</a></b>
      - by Daniel Henrique Barboza @ 2025-09-09 12:36 UTC [0%]

  45. <b><a href="20250909090917.21301-3-xb@ultrarisc.com/">[PATCH v5 for v10.0.0 2/2] target/riscv/kvm：Fixed the issue of resume after QEMU+KVM migration</a></b>
      - by Xie Bo @ 2025-09-09  9:09 UTC [8%]

  46. <b><a href="20250909090917.21301-1-xb@ultrarisc.com/">[PATCH v5 for v10.0.0 0/2] target/riscv：Fix riscv64 kvm migration</a></b>
      - by Xie Bo @ 2025-09-09  9:09 UTC [10%]

  47. <b><a href="1b224de2-a412-4f24-971f-b43582d4b8fd@linaro.org/">Re: [PATCH 00/11] accel/tcg: Improve tb_flush usage</a></b>
      - by Richard Henderson @ 2025-09-06  5:22 UTC [3%]

  48. <b><a href="20250904140844.5b670290@fedora/">Re: [PATCH v2 001/281] target/i386: Add support for save/load of exception error code</a></b>
      - by Igor Mammedov @ 2025-09-04 12:08 UTC [4%]

  49. <b><a href="20250904081128.1942269-35-alex.bennee@linaro.org/">[PATCH v2 034/281] tests/functional: Move x86_64 tests into target-specific folder</a></b>
      - by Alex Bennée @ 2025-09-04  8:07 UTC [4%]

  50. <b><a href="20250904081128.1942269-19-alex.bennee@linaro.org/">[PATCH v2 018/281] tests/functional: Move alpha tests into architecture specific folder</a></b>
      - by Alex Bennée @ 2025-09-04  8:06 UTC [3%]

  51. <b><a href="20250904081128.1942269-9-alex.bennee@linaro.org/">[PATCH v2 008/281] hw: add compat machines for 10.2</a></b>
      - by Alex Bennée @ 2025-09-04  8:06 UTC [3%]

  52. <b><a href="20250904081128.1942269-1-alex.bennee@linaro.org/">[PATCH v2 000/281] arm_load_dtb cleanups</a></b>
      - by Alex Bennée @ 2025-09-04  8:06 UTC [2%]

  53. <b><a href="20250901102850.1172983-15-djordje.todorovic@htecgroup.com/">[PATCH v7 14/14] test/functional: Add test for boston-aia board</a></b>
      - by Djordje Todorovic @ 2025-09-01 10:29 UTC [4%]

  54. <b><a href="20250901102850.1172983-10-djordje.todorovic@htecgroup.com/">[PATCH v7 09/14] hw/misc: Add RISC-V CPC device implementation</a></b>
      - by Djordje Todorovic @ 2025-09-01 10:29 UTC [3%]

  55. <b><a href="20250901102850.1172983-9-djordje.todorovic@htecgroup.com/">[PATCH v7 08/14] hw/misc: Add RISC-V CMGCR device implementation</a></b>
      - by Djordje Todorovic @ 2025-09-01 10:29 UTC [3%]

  56. <b><a href="20250822092410.25833-10-cjchen@igel.co.jp/">[PATCH RFC v2 9/9] tests/qtest: add test for memory region access</a></b>
      - by CJ Chen @ 2025-08-22  9:24 UTC [2%]

  57. <b><a href="20250818-e7e56e26bbf62a23417c2567@orel/">Re: [PATCH v4 for v10.0.0] target/riscv/kvm/kvm-cpu: Fixed the issue of resume after QEMU+KVM migration</a></b>
      - by Andrew Jones @ 2025-08-18 20:21 UTC [4%]

  58. <b><a href="5b85433f-d5a1-4865-81ec-d2686ff11432@linaro.org/">Re: [PATCH v6 09/14] hw/misc: Add RISC-V CPC device implementation</a></b>
      - by Philippe Mathieu-Daudé @ 2025-08-08 16:21 UTC [0%]

  59. <b><a href="20250804133406.17456-11-philmd@linaro.org/">[PATCH-for-10.1 v2 10/11] hw/sd/sdcard: Remove SDState::mode field</a></b>
      - by Philippe Mathieu-Daudé @ 2025-08-04 13:34 UTC [3%]

  60. <b><a href="5cbf1f79.ad3.198650bfbea.Coremail.xb@ultrarisc.com/">[PATCH v4 for v10.0.0] target/riscv/kvm/kvm-cpu: Fixed the issue of resume after QEMU+KVM migration</a></b>
      - by 谢波 @ 2025-08-01  9:52 UTC [14%]

  61. <b><a href="20250731212807.2706-11-philmd@linaro.org/">[PATCH-for-10.1 10/11] hw/sd/sdcard: Remove SDState::mode field</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-31 21:28 UTC [2%]

  62. <b><a href="20250717093833.402237-15-djordje.todorovic@htecgroup.com/">[PATCH v6 14/14] test/functional: Add test for boston-aia board</a></b>
      - by Djordje Todorovic @ 2025-07-17  9:38 UTC [4%]

  63. <b><a href="20250717093833.402237-9-djordje.todorovic@htecgroup.com/">[PATCH v6 08/14] hw/misc: Add RISC-V CMGCR device implementation</a></b>
      - by Djordje Todorovic @ 2025-07-17  9:38 UTC [3%]

  64. <b><a href="20250717093833.402237-10-djordje.todorovic@htecgroup.com/">[PATCH v6 09/14] hw/misc: Add RISC-V CPC device implementation</a></b>
      - by Djordje Todorovic @ 2025-07-17  9:38 UTC [3%]

  65. <b><a href="77b4a6c5-f941-4cfc-b3f6-8e81094bfcb9@htecgroup.com/">Re: [PATCH v5 08/11] hw/misc: Add RISC-V CMGCR and CPC device implementations</a></b>
      - by Djordje Todorovic @ 2025-07-17  8:40 UTC [0%]

  66. <b><a href="38cc241c40a8ef2775e304d366bcd07df733ecf0.1fff9297.8409.4217.8009.bf7245c8eed9@feishu.cn/">Re: [PATCH] target/riscv/kvm: Introduce simple handler for VS-file allocation failure</a></b>
      - by Bill Xiang @ 2025-07-17  8:38 UTC [0%]

  67. <b><a href="20250717-f8c5ad3a56fbd7cf24224853@orel/">Re: [PATCH] target/riscv/kvm: Introduce simple handler for VS-file allocation failure</a></b>
      - by Andrew Jones @ 2025-07-17  8:02 UTC [4%]

  68. <b><a href="00073d46-0a87-4e47-90c3-7c498a57539e@linaro.org/">Re: [PATCH v5 08/11] hw/misc: Add RISC-V CMGCR and CPC device implementations</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-15 10:04 UTC [0%]

  69. <b><a href="ff8ae8ed2c8c1018a632d8c528d01a89214bd10c.1752534227.git.mst@redhat.com/">[PULL 45/97] qemu: Declare all load/store helper in 'qemu/bswap.h'</a></b>
      - by Michael S. Tsirkin @ 2025-07-14 23:08 UTC [9%]

  70. <b><a href="643f1db1-4a7a-4bc0-a187-9ff1561f8a3d@linaro.org/">Re: [RFC PATCH] tests/functional: Move tests into architecture specific folders</a></b>
      - by Pierrick Bouvier @ 2025-07-10 15:51 UTC [0%]

  71. <b><a href="2f45bae7-cee8-40f0-9627-bd47621c69b2@redhat.com/">Re: [RFC PATCH] tests/functional: Move tests into architecture specific folders</a></b>
      - by Thomas Huth @ 2025-07-10 12:18 UTC [0%]

  72. <b><a href="CAAjaMXaZEWBtQ6kV2zZEj=uzvnPnOMYPV7HgW4n0yBF=TLsRJA@mail.gmail.com/">Re: [RFC PATCH] tests/functional: Move tests into architecture specific folders</a></b>
      - by Manos Pitsidianakis @ 2025-07-10  9:59 UTC [0%]

  73. <b><a href="20250710094251.139514-1-thuth@redhat.com/">[RFC PATCH] tests/functional: Move tests into architecture specific folders</a></b>
      - by Thomas Huth @ 2025-07-10  9:42 UTC [10%]

  74. <b><a href="20250708215320.70426-8-philmd@linaro.org/">[PATCH-for-10.1 RESEND v8 7/8] qemu: Declare all load/store helper in 'qemu/bswap.h'</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-08 21:53 UTC [9%]

  75. <b><a href="20250708214918.70076-1-philmd@linaro.org/">[PATCH-for-10.1 v8 0/8] target-info: Add more API for VirtIO cleanups</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-08 21:49 UTC [3%]

  76. <b><a href="20250708215320.70426-1-philmd@linaro.org/">[PATCH-for-10.1 RESEND v8 0/8] target-info: Add more API for VirtIO cleanups</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-08 21:53 UTC [3%]

  77. <b><a href="c7af688f-6400-464a-b6ee-f5ae99d827a1@linaro.org/">Re: [PATCH-for-10.1 v7 7/8] qemu: Declare all load/store helper in 'qemu/bswap.h'</a></b>
      - by Pierrick Bouvier @ 2025-07-08 17:35 UTC [0%]

  78. <b><a href="20250708171949.62500-8-philmd@linaro.org/">[PATCH-for-10.1 v7 7/8] qemu: Declare all load/store helper in 'qemu/bswap.h'</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-08 17:19 UTC [9%]

  79. <b><a href="87frf7ugyh.fsf@draig.linaro.org/">Re: [RFC PATCH-for-10.1 v6 00/14] target-info: Add more API for VirtIO cleanups &amp; introduce ARM macros</a></b>
      - by Alex Bennée @ 2025-07-08 10:15 UTC [3%]

  80. <b><a href="20250708171949.62500-1-philmd@linaro.org/">[PATCH-for-10.1 v7 0/8] target-info: Add more API for VirtIO cleanups</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-08 17:19 UTC [3%]

  81. <b><a href="ad9997da-1372-1edf-0aa9-5fc4d1e82c41@eik.bme.hu/">Re: [RFC PATCH-for-10.1 v6 00/14] target-info: Add more API for VirtIO cleanups &amp; introduce ARM macros</a></b>
      - by BALATON Zoltan @ 2025-07-07 19:28 UTC [0%]

  82. <b><a href="20250707135403-mutt-send-email-mst@kernel.org/">Re: [RFC PATCH-for-10.1 v6 00/14] target-info: Add more API for VirtIO cleanups &amp; introduce ARM macros</a></b>
      - by Michael S. Tsirkin @ 2025-07-07 17:55 UTC [0%]

  83. <b><a href="20250707172009.3884-9-philmd@linaro.org/">[RFC PATCH-for-10.1 v6 08/14] qemu: Declare all load/store helpert in 'qemu/bswap.h'</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-07 17:20 UTC [9%]

  84. <b><a href="20250707172009.3884-15-philmd@linaro.org/">[RFC PATCH-for-10.1 v6 14/14] hw/arm: Add DEFINE_MACHINE_[ARM_]AARCH64() macros</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-07 17:20 UTC [6%]

  85. <b><a href="028f0166-32ea-4a9e-ae4c-1221aeb4c6d5@linaro.org/">Re: [RFC PATCH-for-10.1 v6 08/14] qemu: Declare all load/store helpert in 'qemu/bswap.h'</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-07 17:22 UTC [0%]

  86. <b><a href="20250707172009.3884-1-philmd@linaro.org/">[RFC PATCH-for-10.1 v6 00/14] target-info: Add more API for VirtIO cleanups &amp; introduce ARM macros</a></b>
      - by Philippe Mathieu-Daudé @ 2025-07-07 17:19 UTC [3%]

  87. <b><a href="CAKmqyKPZTp3HGU3xAwQRv5KDFpoYALqgWwEr8Ut2h4ShmKKnsw@mail.gmail.com/">Re: [PATCH v3 RESEND] migration: Fix migration failure when aia is configured as aplic-imsic</a></b>
      - by Alistair Francis @ 2025-07-03 23:37 UTC [5%]

  88. <b><a href="09d9cb9b-ee96-40f2-8aeb-b2a87d51c060@ventanamicro.com/">Re: [PATCH v5 08/11] hw/misc: Add RISC-V CMGCR and CPC device implementations</a></b>
      - by Daniel Henrique Barboza @ 2025-07-03 12:58 UTC [0%]

  89. <b><a href="20250703104925.112688-9-djordje.todorovic@htecgroup.com/">[PATCH v5 08/11] hw/misc: Add RISC-V CMGCR and CPC device implementations</a></b>
      - by Djordje Todorovic @ 2025-07-03 10:49 UTC [4%]

  90. <b><a href="CAKmqyKP-edaygvvoW+=j4mRBT3YNs8Q++EHH0nDNY=qmhqJq5g@mail.gmail.com/">Re: [PATCH v3 RESEND] migration: Fix migration failure when aia is configured as aplic-imsic</a></b>
      - by Alistair Francis @ 2025-06-30 23:23 UTC [5%]

  91. <b><a href="63174cf9-dbaf-4cea-9ad7-ee27333aa3ca@ventanamicro.com/">Re: [PATCH v4 08/11] hw/misc: Add support for MIPS Boston-aia board model</a></b>
      - by Daniel Henrique Barboza @ 2025-06-30 12:02 UTC [0%]

  92. <b><a href="20250625141732.59084-9-djordje.todorovic@htecgroup.com/">[PATCH v4 08/11] hw/misc: Add support for MIPS Boston-aia board model</a></b>
      - by Djordje Todorovic @ 2025-06-25 14:18 UTC [4%]

  93. <b><a href="f47d1ee7-2cef-4c80-834a-1da272002c84@htecgroup.com/">Re: [PATCH v3 08/10] configs/devices: Add MIPS Boston-aia board model to RISC-V</a></b>
      - by Djordje Todorovic @ 2025-06-25 14:09 UTC [0%]

  94. <b><a href="9c4ab473-efbe-46d2-ba1a-74b37a0bf4db@ventanamicro.com/">Re: [PATCH v3 08/10] configs/devices: Add MIPS Boston-aia board model to RISC-V</a></b>
      - by Daniel Henrique Barboza @ 2025-06-18 18:16 UTC [0%]

  95. <b><a href="20250618122715.1929966-9-djordje.todorovic@htecgroup.com/">[PATCH v3 08/10] configs/devices: Add MIPS Boston-aia board model to RISC-V</a></b>
      - by Djordje Todorovic @ 2025-06-18 12:27 UTC [2%]

  96. <b><a href="ffdab955-0255-4781-8bcf-909dcc195a01@rsg.ci.i.u-tokyo.ac.jp/">Re: [PATCH v2 00/12] Python: Fix 'make check-dev' and modernize to 3.9+</a></b>
      - by Akihiko Odaki @ 2025-06-16  8:53 UTC [0%]

  97. <b><a href="20250616150034827wuHs_ffe3Qm8cqFXT7HeW@zte.com.cn/">[PATCH v3 RESEND] migration: Fix migration failure when aia is configured as aplic-imsic</a></b>
      - by liu.xuemei1 @ 2025-06-16  7:00 UTC [10%]

  98. <b><a href="20250612205451.1177751-7-jsnow@redhat.com/">[PATCH v2 06/12] python: upgrade to python3.9+ syntax</a></b>
      - by John Snow @ 2025-06-12 20:54 UTC [7%]

  99. <b><a href="20250612205451.1177751-1-jsnow@redhat.com/">[PATCH v2 00/12] Python: Fix 'make check-dev' and modernize to 3.9+</a></b>
      - by John Snow @ 2025-06-12 20:54 UTC [5%]

 100. <b><a href="20250602131226.1137281-9-djordje.todorovic@htecgroup.com/">[PATCH v2 8/9] configs/devices: Add MIPS Boston-aia board model to RISC-V</a></b>
      - by Djordje Todorovic @ 2025-06-02 13:12 UTC [2%]

 101. <b><a href="aDmfuVLXmfvJB0tX@angien.pipo.sk/">Re: [PATCH v4 00/27] hw/i386/pc: Remove deprecated 2.6 and 2.7 PC machines</a></b>
      - by Peter Krempa @ 2025-05-30 12:08 UTC [4%]

 102. <b><a href="20250529190927602l5laXr0T8mBWNeGuGixJp@zte.com.cn/">[PATCH v3] migration: Fix migration failure when aia is configured as   aplic-imsic</a></b>
      - by liu.xuemei1 @ 2025-05-29 11:09 UTC [10%]

 103. <b><a href="cover.1747744132.git.ktokunaga.mail@gmail.com/">[PATCH 00/33] tcg: Add WebAssembly backend</a></b>
      - by Kohei Tokunaga @ 2025-05-20 12:51 UTC [2%]

 104. <b><a href="20250520-9e464f5ce4b78fca34247804@orel/">Re: [PATCH RFC] target: riscv: Fix satp mode initialization based on profile</a></b>
      - by Andrew Jones @ 2025-05-20 11:05 UTC [0%]

 105. <b><a href="39ce5a78-8789-4d32-9fff-aa82b7505529@ventanamicro.com/">Re: [PATCH RFC] target: riscv: Fix satp mode initialization based on profile</a></b>
      - by Daniel Henrique Barboza @ 2025-05-20 10:50 UTC [0%]

 106. <b><a href="20250520-c62c9918435e564c09f1042a@orel/">Re: [PATCH RFC] target: riscv: Fix satp mode initialization based on profile</a></b>
      - by Andrew Jones @ 2025-05-20  7:50 UTC [3%]

 107. <b><a href="20250520102846487AZp2SpKCxfkccLnZuZ9NF@zte.com.cn/">Re: [PATCH v2] migration: Fix migration failure when aia is configured as 'aplic-imsic'</a></b>
      - by liu.xuemei1 @ 2025-05-20  2:28 UTC [11%]

 108. <b><a href="c1368421-4441-4058-b78c-317d1d21d580@ventanamicro.com/">Re: [PATCH RFC] target: riscv: Fix satp mode initialization based on profile</a></b>
      - by Daniel Henrique Barboza @ 2025-05-19 17:15 UTC [5%]

 109. <b><a href="CAKmqyKNX1bnO9ptoj5AHY+XwWcrwAD+nwV5pJPArBURf1PCmSA@mail.gmail.com/">Re: [PATCH v2] migration: Fix migration failure when aia is configured as 'aplic-imsic'</a></b>
      - by Alistair Francis @ 2025-05-19  0:32 UTC [5%]

 110. <b><a href="87v7q4epvs.fsf@pond.sub.org/">Re: How to mark internal properties</a></b>
      - by Markus Armbruster @ 2025-05-13 11:01 UTC [3%]

 111. <b><a href="60cd3ba8-2ab1-74ac-54ea-5e3b309788a1@eik.bme.hu/">Re: How to mark internal properties</a></b>
      - by BALATON Zoltan @ 2025-05-13  9:26 UTC [3%]

 112. <b><a href="20250513110227.04d709b2@imammedo.users.ipa.redhat.com/">Re: [PATCH v4 21/27] hw/audio/pcspk: Remove PCSpkState::migrate field</a></b>
      - by Igor Mammedov @ 2025-05-13  9:02 UTC [4%]

 113. <b><a href="20250513103405.6c502bbc@imammedo.users.ipa.redhat.com/">Re: [PATCH v4 14/27] hw/intc/apic: Remove APICCommonState::legacy_instance_id field</a></b>
      - by Igor Mammedov @ 2025-05-13  8:34 UTC [3%]

 114. <b><a href="202505122007170451_WeaVnOMOCnJghLHZ5zH@zte.com.cn/">[PATCH v2] migration: Fix migration failure when aia is configured as  'aplic-imsic'</a></b>
      - by liu.xuemei1 @ 2025-05-12 12:07 UTC [10%]

 115. <b><a href="20250512172435.6ad4cbbc@imammedo.users.ipa.redhat.com/">Re: [PATCH v4 13/27] target/i386/cpu: Remove CPUX86State::fill_mtrr_mask field</a></b>
      - by Igor Mammedov @ 2025-05-12 15:24 UTC [0%]

 116. <b><a href="aB3NEtdeP7mysAgJ@intel.com/">Re: [PATCH v4 21/27] hw/audio/pcspk: Remove PCSpkState::migrate field</a></b>
      - by Zhao Liu @ 2025-05-09  9:38 UTC [4%]

 117. <b><a href="20250508133550.81391-22-philmd@linaro.org/">[PATCH v4 21/27] hw/audio/pcspk: Remove PCSpkState::migrate field</a></b>
      - by Philippe Mathieu-Daudé @ 2025-05-08 13:35 UTC [17%]

 118. <b><a href="20250508133550.81391-19-philmd@linaro.org/">[PATCH v4 18/27] hw/i386/pc: Remove pc_compat_2_7[] array</a></b>
      - by Philippe Mathieu-Daudé @ 2025-05-08 13:35 UTC [5%]

 119. <b><a href="20250508133550.81391-14-philmd@linaro.org/">[PATCH v4 13/27] target/i386/cpu: Remove CPUX86State::fill_mtrr_mask field</a></b>
      - by Philippe Mathieu-Daudé @ 2025-05-08 13:35 UTC [4%]

 120. <b><a href="20250508133550.81391-1-philmd@linaro.org/">[PATCH v4 00/27] hw/i386/pc: Remove deprecated 2.6 and 2.7 PC machines</a></b>
      - by Philippe Mathieu-Daudé @ 2025-05-08 13:35 UTC [2%]

 121. <b><a href="20250425213037.8137-11-dongli.zhang@oracle.com/">[PATCH v5 10/10] target/i386/kvm: don't stop Intel PMU counters</a></b>
      - by Dongli Zhang @ 2025-04-25 21:30 UTC [3%]

 122. <b><a href="71bf433d-1980-40cf-9b6c-5a01c31213d8@ventanamicro.com/">Re: [PATCH v2 8/9] target/riscv: widen (m|s)counteren to target_ulong</a></b>
      - by Daniel Henrique Barboza @ 2025-04-25 13:10 UTC [5%]

 123. <b><a href="20250416215306.32426-12-dongli.zhang@oracle.com/">[PATCH v4 11/11] target/i386/kvm: don't stop Intel PMU counters</a></b>
      - by Dongli Zhang @ 2025-04-16 21:52 UTC [3%]

 124. <b><a href="9f128df9-a670-4314-8d44-427b3fcc1f92@oracle.com/">Re: [PATCH v3 10/10] target/i386/kvm: don't stop Intel PMU counters</a></b>
      - by Dongli Zhang @ 2025-04-10 22:25 UTC [0%]

 125. <b><a href="2c15a62f-760b-4c52-8bda-9c516bd3c6a4@oracle.com/">Re: [PATCH v3 08/10] target/i386/kvm: reset AMD PMU registers during VM reset</a></b>
      - by Dongli Zhang @ 2025-04-10 21:17 UTC [0%]

 126. <b><a href="Z%2FeTRVSveNMwZBaa@intel.com/">Re: [PATCH v3 10/10] target/i386/kvm: don't stop Intel PMU counters</a></b>
      - by Zhao Liu @ 2025-04-10  9:45 UTC [0%]

 127. <b><a href="Z%2Fd2ucu6Y5xlNh6S@intel.com/">Re: [PATCH v3 08/10] target/i386/kvm: reset AMD PMU registers during VM reset</a></b>
      - by Zhao Liu @ 2025-04-10  7:43 UTC [3%]

 128. <b><a href="20250331013307.11937-11-dongli.zhang@oracle.com/">[PATCH v3 10/10] target/i386/kvm: don't stop Intel PMU counters</a></b>
      - by Dongli Zhang @ 2025-03-31  1:32 UTC [3%]

 129. <b><a href="20250321123604.2126923-2-kraxel@redhat.com/">[PULL 1/6] hw/uefi: flush variable store to disk in post load</a></b>
      - by Gerd Hoffmann @ 2025-03-21 12:35 UTC [4%]

 130. <b><a href="20250319141159.1461621-2-kraxel@redhat.com/">[PATCH v3 1/6] hw/uefi: flush variable store to disk in post load</a></b>
      - by Gerd Hoffmann @ 2025-03-19 14:11 UTC [4%]

 131. <b><a href="CAKmqyKMph0Yjo0U4SOWMzN3N84zCzxxTPZJRU+GqVU9_zk45JA@mail.gmail.com/">Re: [PATCH] goldfish_rtc: Fix tick_offset migration</a></b>
      - by Alistair Francis @ 2025-03-06  7:46 UTC [4%]

 132. <b><a href="f741f6da-46b6-499d-9432-11277b9dded6@tls.msk.ru/">Re: [PATCH] goldfish_rtc: Fix tick_offset migration</a></b>
      - by Michael Tokarev @ 2025-03-06  6:42 UTC [8%]

 133. <b><a href="558cbfb7-fdd4-40b1-84ee-27c1c6aba4b2@tls.msk.ru/">Re: [PATCH] goldfish_rtc: Fix tick_offset migration</a></b>
      - by Michael Tokarev @ 2025-03-06  6:35 UTC [4%]

 134. <b><a href="CAKmqyKOKUZ4Ct0K1X3DrK3VqVEKCStdig076ys59Y1UMnA_qmw@mail.gmail.com/">Re: [PATCH] hw/riscv/riscv-iommu: Get target page info using runtime helpers</a></b>
      - by Alistair Francis @ 2025-03-06  4:02 UTC [0%]

 135. <b><a href="CAKmqyKMmsgBMW1iQX9ZPrGTpywu5y+DFnes+Cx0GJQr_NTFNVA@mail.gmail.com/">Re: [PATCH] hw/riscv/riscv-iommu: Get target page info using runtime helpers</a></b>
      - by Alistair Francis @ 2025-03-06  3:49 UTC [0%]

 136. <b><a href="543809b8-3d4d-4229-91df-a9a1ad83c62f@linaro.org/">Re: [PATCH] hw/riscv/riscv-iommu: Get target page info using runtime helpers</a></b>
      - by Pierrick Bouvier @ 2025-03-05  2:17 UTC [0%]

 137. <b><a href="20250304231956.34396-1-philmd@linaro.org/">[PATCH] hw/riscv/riscv-iommu: Get target page info using runtime helpers</a></b>
      - by Philippe Mathieu-Daudé @ 2025-03-04 23:19 UTC [5%]

 138. <b><a href="20250221-b980af795e562471da881f9d@orel/">Re: [PATCH 2/3] target/riscv/cpu.c: create flag for ziccrse</a></b>
      - by Andrew Jones @ 2025-02-21 12:38 UTC [3%]

 139. <b><a href="CAECbVCsmMgpwwk8mPqszGnBZwHmoWNbovdCGpmyEDzDKPJh5JA@mail.gmail.com/">Re: [PATCH v7] target/riscv: Add support to access ctrsource, ctrtarget, ctrdata regs.</a></b>
      - by Rajnesh Kanwal @ 2025-02-17 12:06 UTC [0%]

 140. <b><a href="CAKmqyKP82mMut92UMPTgsOZMFbKmND2+yK6ABVhTjTXZnD1rig@mail.gmail.com/">Re: [PATCH v7] target/riscv: Add support to access ctrsource, ctrtarget, ctrdata regs.</a></b>
      - by Alistair Francis @ 2025-02-17  5:24 UTC [0%]

 141. <b><a href="20250213122217.62654-7-philmd@linaro.org/">[PATCH v8 6/6] hw/ssi/xilinx_spi: Make device endianness configurable</a></b>
      - by Philippe Mathieu-Daudé @ 2025-02-13 12:22 UTC [4%]

 142. <b><a href="CAECbVCs==KyUB0LUyeqPSoy2d9rj1dH_Dw+XpVqpNjTL1mjEuA@mail.gmail.com/">Re: [PATCH v6 0/7] target/riscv: Add support for Control Transfer Records Ext.</a></b>
      - by Rajnesh Kanwal @ 2025-02-12 16:46 UTC [0%]

 143. <b><a href="20250212123659.52764-7-philmd@linaro.org/">[PATCH v7 06/10] hw/ssi/xilinx_spi: Make device endianness configurable</a></b>
      - by Philippe Mathieu-Daudé @ 2025-02-12 12:36 UTC [4%]

 144. <b><a href="20250212112413.37553-7-philmd@linaro.org/">[PATCH v6 06/11] hw/ssi/xilinx_spi: Make device endianness configurable</a></b>
      - by Philippe Mathieu-Daudé @ 2025-02-12 11:24 UTC [4%]

 145. <b><a href="20250212-b4-ctr_upstream_v6-v7-1-4e8159ea33bf@rivosinc.com/">[PATCH v7] target/riscv: Add support to access ctrsource, ctrtarget, ctrdata regs.</a></b>
      - by Rajnesh Kanwal @ 2025-02-12 10:18 UTC [1%]

 146. <b><a href="CAKmqyKNaxUn_99=+3EsCiE48Qx+64Lu=ybR1asGscP_UiPxnxw@mail.gmail.com/">Re: [PATCH v6 0/7] target/riscv: Add support for Control Transfer Records Ext.</a></b>
      - by Alistair Francis @ 2025-02-10  4:11 UTC [0%]

 147. <b><a href="20250207153112.3939799-10-alex.bennee@linaro.org/">[PATCH v2 09/17] tests/qtest/migration: Pick smoke tests</a></b>
      - by Alex Bennée @ 2025-02-07 15:31 UTC [42%]

 148. <b><a href="20250207153112.3939799-9-alex.bennee@linaro.org/">[PATCH v2 08/17] tests/qtest/migration: Add --full option</a></b>
      - by Alex Bennée @ 2025-02-07 15:31 UTC [29%]

 149. <b><a href="20250207153112.3939799-1-alex.bennee@linaro.org/">[PATCH v2 00/17] maintainer updates for feb25 (qtest, gdbstub, plugins) pre-PR</a></b>
      - by Alex Bennée @ 2025-02-07 15:30 UTC [6%]

 150. <b><a href="20250206181827.41557-6-philmd@linaro.org/">[PATCH 5/7] hw/riscv/iommu: Reduce needs for target-specific code</a></b>
      - by Philippe Mathieu-Daudé @ 2025-02-06 18:18 UTC [4%]

 151. <b><a href="CAECbVCubhhy4y8oJPGiW5r322Uv02oOyKY4e+qWSMFNfbgx8yQ@mail.gmail.com/">Re: [PATCH v6 0/7] target/riscv: Add support for Control Transfer Records Ext.</a></b>
      - by Rajnesh Kanwal @ 2025-02-06 11:45 UTC [0%]

 152. <b><a href="CAKmqyKMhV8Nj2oUmD_vWCnZBjJgYcw=8CQ86P2jihy0S09TXTQ@mail.gmail.com/">Re: [PATCH v6 0/7] target/riscv: Add support for Control Transfer Records Ext.</a></b>
      - by Alistair Francis @ 2025-02-06  5:38 UTC [0%]

 153. <b><a href="20250205-b4-ctr_upstream_v6-v6-0-439d8e06c8ef@rivosinc.com/">[PATCH v6 0/7] target/riscv: Add support for Control Transfer Records Ext.</a></b>
      - by Rajnesh Kanwal @ 2025-02-05 11:18 UTC [2%]

 154. <b><a href="20250205-b4-ctr_upstream_v6-v6-6-439d8e06c8ef@rivosinc.com/">[PATCH v6 6/7] target/riscv: machine: Add Control Transfer Record state description</a></b>
      - by Rajnesh Kanwal @ 2025-02-05 11:18 UTC [3%]

 155. <b><a href="e6d14f33-94ec-47ba-9fec-64ce94da2ad0@linaro.org/">Re: [PATCH] smbios: make memory device size configurable per Machine</a></b>
      - by Philippe Mathieu-Daudé @ 2025-02-04 21:46 UTC [0%]

 156. <b><a href="20250203144048.2131117-1-alex.bennee@linaro.org/">[PATCH 00/18] maintainer updates for feb25 (qtest, gdbstub, plugins)</a></b>
      - by Alex Bennée @ 2025-02-03 14:40 UTC [6%]

 157. <b><a href="20250203144048.2131117-9-alex.bennee@linaro.org/">[PATCH 08/18] tests/qtest/migration: Add --full option</a></b>
      - by Alex Bennée @ 2025-02-03 14:40 UTC [29%]

 158. <b><a href="20250203144048.2131117-10-alex.bennee@linaro.org/">[PATCH 09/18] tests/qtest/migration: Pick smoke tests</a></b>
      - by Alex Bennée @ 2025-02-03 14:40 UTC [42%]

 159. <b><a href="CAKmqyKNaGE1d2EO+2uWtrPydcMC4k+96cuxjRUVcYKE4N9AExw@mail.gmail.com/">Re: [PATCH v5 7/7] target/riscv: machine: Add Control Transfer Record state description</a></b>
      - by Alistair Francis @ 2025-02-03  2:58 UTC [0%]

 160. <b><a href="CAKmqyKOZwd_SqKu9fUfhLtWCUoDZ3=XzkS8VTk3xAcvf_is5_Q@mail.gmail.com/">Re: [PATCH] goldfish_rtc: Fix tick_offset migration</a></b>
      - by Alistair Francis @ 2025-01-31  1:32 UTC [4%]

 161. <b><a href="CAKmqyKM+Nb=dRJ7+=3JK7+LXz0KTXEGLZqbKJGh1+wtgY5eJHw@mail.gmail.com/">Re: [PATCH] goldfish_rtc: Fix tick_offset migration</a></b>
      - by Alistair Francis @ 2025-01-31  0:54 UTC [4%]

 162. <b><a href="4de30644-618d-4914-a1c6-008992c7edff@linaro.org/">Re: [PATCH 19/20] cpus: Register VMState per user / system emulation</a></b>
      - by Richard Henderson @ 2025-01-26 21:35 UTC [0%]

 163. <b><a href="20250123234415.59850-20-philmd@linaro.org/">[PATCH 19/20] cpus: Register VMState per user / system emulation</a></b>
      - by Philippe Mathieu-Daudé @ 2025-01-23 23:44 UTC [9%]

 164. <b><a href="20250123234415.59850-19-philmd@linaro.org/">[PATCH 18/20] cpus: Have cpu_exec_initfn() per user / system emulation</a></b>
      - by Philippe Mathieu-Daudé @ 2025-01-23 23:44 UTC [4%]

 165. <b><a href="20250123234415.59850-18-philmd@linaro.org/">[PATCH 17/20] cpus: Have cpu_class_init_props() per user / system emulation</a></b>
      - by Philippe Mathieu-Daudé @ 2025-01-23 23:44 UTC [3%]

 166. <b><a href="20250123234415.59850-15-philmd@linaro.org/">[PATCH 14/20] accel/tcg: Move cpu_memory_rw_debug() user implementation to user-exec.c</a></b>
      - by Philippe Mathieu-Daudé @ 2025-01-23 23:44 UTC [3%]

 167. <b><a href="20250114212150.228241-1-r@drigo.nl/">[PATCH] goldfish_rtc: Fix tick_offset migration</a></b>
      - by Rodrigo Dias Correa @ 2025-01-14 21:21 UTC [22%]

 168. <b><a href="20250108082246-mutt-send-email-mst@kernel.org/">Re: [PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Michael S. Tsirkin @ 2025-01-08 13:23 UTC [0%]

 169. <b><a href="20250108121054.1126164-16-alex.bennee@linaro.org/">[PATCH v4 15/32] tests/functional/aarch64: add tests for FEAT_RME</a></b>
      - by Alex Bennée @ 2025-01-08 12:10 UTC [2%]

 170. <b><a href="20250107165208.743958-16-alex.bennee@linaro.org/">[PATCH v3 15/29] tests/functional/aarch64: add tests for FEAT_RME</a></b>
      - by Alex Bennée @ 2025-01-07 16:51 UTC [2%]

 171. <b><a href="CAAibmn12xCO3q8LKk4RiHYsPyJJJ5e-PyFE9=mdm0YGTt9fWDA@mail.gmail.com/">Re: [PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-30 20:15 UTC [0%]

 172. <b><a href="4f6553bb-43e2-4db2-8c9f-cccbb9c817eb@linaro.org/">Re: [PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Philippe Mathieu-Daudé @ 2024-12-30 19:03 UTC [3%]

 173. <b><a href="5aeaca68-50c0-41f4-8cd2-81a931377954@linaro.org/">Re: [PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Philippe Mathieu-Daudé @ 2024-12-30 18:55 UTC [0%]

 174. <b><a href="CAAibmn3PGD5oN9nAeUaqYkAxsH1CWhAQrkqGEaFUd7Ohr-uRfg@mail.gmail.com/">Re: [PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-27 12:19 UTC [0%]

 175. <b><a href="8554330d-fd9b-4fa5-b37c-161f70b71f7d@linaro.org/">Re: [PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Philippe Mathieu-Daudé @ 2024-12-23 22:58 UTC [0%]

 176. <b><a href="20241223221645.29911-10-phil@philjordan.eu/">[PATCH v16 09/14] hw/vmapple/aes: Introduce aes engine</a></b>
      - by Phil Dennis-Jordan @ 2024-12-23 22:16 UTC [2%]

 177. <b><a href="20241223221645.29911-9-phil@philjordan.eu/">[PATCH v16 08/14] gpex: Allow more than 4 legacy IRQs</a></b>
      - by Phil Dennis-Jordan @ 2024-12-23 22:16 UTC [2%]

 178. <b><a href="20241223221645.29911-1-phil@philjordan.eu/">[PATCH v16 00/14] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-23 22:16 UTC [1%]

 179. <b><a href="20241223221645.29911-3-phil@philjordan.eu/">[PATCH v16 02/14] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support</a></b>
      - by Phil Dennis-Jordan @ 2024-12-23 22:16 UTC [3%]

 180. <b><a href="20241218202036.80064-10-phil@philjordan.eu/">[PATCH v15 09/15] gpex: Allow more than 4 legacy IRQs</a></b>
      - by Phil Dennis-Jordan @ 2024-12-18 20:20 UTC [2%]

 181. <b><a href="20241218202036.80064-3-phil@philjordan.eu/">[PATCH v15 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support</a></b>
      - by Phil Dennis-Jordan @ 2024-12-18 20:20 UTC [3%]

 182. <b><a href="20241218202036.80064-11-phil@philjordan.eu/">[PATCH v15 10/15] hw/vmapple/aes: Introduce aes engine</a></b>
      - by Phil Dennis-Jordan @ 2024-12-18 20:20 UTC [2%]

 183. <b><a href="20241218202036.80064-1-phil@philjordan.eu/">[PATCH v15 00/15] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-18 20:20 UTC [1%]

 184. <b><a href="ecdd4d44-8dd3-4de4-acc4-8fe9a713a261@ventanamicro.com/">Re: [PATCH 32/71] hw/intc: Constify all Property</a></b>
      - by Daniel Henrique Barboza @ 2024-12-13 20:41 UTC [0%]

 185. <b><a href="20241213190750.2513964-37-richard.henderson@linaro.org/">[PATCH 32/71] hw/intc: Constify all Property</a></b>
      - by Richard Henderson @ 2024-12-13 19:07 UTC [3%]

 186. <b><a href="CAGCz3vs+Df-zAaH-hOWrFvp0r4s8Ran=LLcvT5B9C8rUMX7QkQ@mail.gmail.com/">Re: [PATCH v14 00/15] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 19:22 UTC [0%]

 187. <b><a href="20241213190750.2513964-57-richard.henderson@linaro.org/">[PATCH 52/71] hw/rtc: Constify all Property</a></b>
      - by Richard Henderson @ 2024-12-13 19:07 UTC [6%]

 188. <b><a href="20241213190750.2513964-25-richard.henderson@linaro.org/">[PATCH 20/71] hw/char: Constify all Property</a></b>
      - by Richard Henderson @ 2024-12-13 19:06 UTC [2%]

 189. <b><a href="20241213151821.65748-19-phil@philjordan.eu/">[PATCH v14 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:18 UTC [3%]

 190. <b><a href="20241213151821.65748-10-phil@philjordan.eu/">[PATCH v13 09/15] gpex: Allow more than 4 legacy IRQs</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:17 UTC [2%]

 191. <b><a href="20241213151821.65748-11-phil@philjordan.eu/">[PATCH v13 10/15] hw/vmapple/aes: Introduce aes engine</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:18 UTC [2%]

 192. <b><a href="20241213151821.65748-1-phil@philjordan.eu/">[PATCH v13 00/15] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:17 UTC [1%]

 193. <b><a href="20241213151821.65748-26-phil@philjordan.eu/">[PATCH v14 09/15] gpex: Allow more than 4 legacy IRQs</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:18 UTC [2%]

 194. <b><a href="20241213151821.65748-27-phil@philjordan.eu/">[PATCH v14 10/15] hw/vmapple/aes: Introduce aes engine</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:18 UTC [2%]

 195. <b><a href="20241213151821.65748-17-phil@philjordan.eu/">[PATCH v14 00/15] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:18 UTC [1%]

 196. <b><a href="20241213151821.65748-3-phil@philjordan.eu/">[PATCH v13 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support</a></b>
      - by Phil Dennis-Jordan @ 2024-12-13 15:17 UTC [3%]

 197. <b><a href="3fb7853c-a04e-46ba-9b69-f36012f25e26@oss.qualcomm.com/">Re: [PATCH 15/20] target: Implement CPUClass::datapath_is_big_endian (big-endian)</a></b>
      - by Brian Cain @ 2024-12-09 20:21 UTC [0%]

 198. <b><a href="20241208202238.68873-1-phil@philjordan.eu/">[PATCH v13 00/15] macOS PV Graphics and new vmapple machine type</a></b>
      - by Phil Dennis-Jordan @ 2024-12-08 20:22 UTC [1%]

 199. <b><a href="20241208202238.68873-11-phil@philjordan.eu/">[PATCH v13 10/15] hw/vmapple/aes: Introduce aes engine</a></b>
      - by Phil Dennis-Jordan @ 2024-12-08 20:22 UTC [2%]

 200. <b><a href="20241208202238.68873-3-phil@philjordan.eu/">[PATCH v13 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support</a></b>
      - by Phil Dennis-Jordan @ 2024-12-08 20:22 UTC [3%]

</pre><hr><pre id="t">Results 1-200 of ~2000  <a href="?q=migration&amp;o=200" rel="next">next (older)</a> | <a href="?q=migration&amp;o=-1">reverse</a> | options <a href="#d">above</a></pre><hr><pre>This is a public inbox, see <a href="_/text/mirror/">mirroring instructions</a>
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).</pre></body><div style="all: initial;"><div style="all: initial;" id="__hcfy__"></div></div><div id="immersive-translate-popup" style="all: initial"></div></html>