NAME,DISPLAY_NAME,ALLOWED_RANGES,DEFAULT_VALUE,DESCRIPTION
"rcfg_debug","rcfg_debug","0 1","0",""
"rcfg_enable","Enable dynamic reconfiguration","{0 1}","0","Enables the dynamic reconfiguration interface."
"rcfg_jtag_enable","Enable Native PHY Debug Master Endpoint","{0 1}","0","When enabled, the PLL IP includes an embedded Native PHY Debug Master Endpoint that connects internally Avalon-MM slave interface. The Native PHY Debug Master Endpoint can access the reconfiguration space of the transceiver. It can perform certain test and debug functions via JTAG using the System Console. This option requires you to enable the "Share reconfiguration interface" option for configurations using more than 1 channel and may also require that a jtag_debug link be included in the system."
"rcfg_separate_avmm_busy","Separate reconfig_waitrequest from the status of AVMM arbitration with PreSICE","{0 1}","0","When enabled, the reconfig_waitrequest will not indicate the status of AVMM arbitration with PreSICE.  The AVMM arbitration status will be reflected in a soft status register bit.  This feature requires that the "Enable control and status registers" feature under "Optional Reconfiguration Logic" be enabled.  For more information, please refer to the User Guide."
"rcfg_enable_avmm_busy_port","Enable avmm_busy port","{0 1}","0","Enable the port for avmm_busy"
"set_capability_reg_enable","Enable capability registers","{0 1}","0","Enables capability registers, which provide high level information about the transceiver PLL's configuration"
"set_user_identifier","Set user-defined IP identifier","0:255","0","Sets a user-defined numeric identifier that can be read from the user_identifer offset when the capability registers are enabled"
"set_csr_soft_logic_enable","Enable control and status registers","{0 1}","0","Enables soft registers for reading status signals and writing control signals on the phy interface through the embedded debug. Available signals include pll_cal_busy, pll_locked and pll_powerdown.  For more details, please refer to the User Guide."
"rcfg_file_prefix","Configuration file prefix","","altera_xcvr_fpll_s10","Specifies the file prefix to use for generated configuration files when enabled. Each variant of the IP should use a unique prefix for configuration files."
"rcfg_files_as_common_package","Declare SystemVerilog package file as common package file","{0 1}","0","Declares the SystemVerilog reconfig file as common package."
"rcfg_sv_file_enable","Generate SystemVerilog package file","{0 1}","0","When enabled, The IP will generate a SystemVerilog package file named "(Configuration file prefix)_reconfig_parameters.sv" containing parameters defined with the attribute values needed for reconfiguration."
"rcfg_h_file_enable","Generate C header file","{0 1}","0","When enabled, The IP will generate a C header file named "(Configuration file prefix)_reconfig_parameters.h" containing macros defined with the attribute values needed for reconfiguration."
"rcfg_txt_file_enable","Generate text file","{0 1}","0","When enabled, The IP will generate a text file named "(Configuration file prefix)_reconfig_parameters.txt" containing the attribute values needed for reconfiguration."
"rcfg_mif_file_enable","Generate MIF (Memory Initialize File)","{0 1}","0","When enabled The IP will generate an Altera MIF (Memory Initialization File) named "(Configuration file prefix)_reconfig_parameters.mif". The MIF file contains the attribute values needed for reconfiguration in a data format."
"rcfg_multi_enable","Enable multiple reconfiguration profiles","{0 1}","0","When enabled, you can use the GUI to store multiple configurations. The IP will generate reconfiguration files for all of the stored profiles. The IP will also check your multiple reconfiguration profiles for consistency to ensure you can reconfigure between them."
"set_rcfg_emb_strm_enable","Enable embedded reconfiguration streamer","{0 1}","0","Enables the embedded reconfiguration streamer, which automates the dynamic reconfiguration process between multiple predefined configuration profiles."
"rcfg_reduced_files_enable","Generate reduced reconfiguration files","{0 1}","0","When enabled, The Native PHY generates reconfiguration report files containing only the attributes or RAM data that are different between the multiple configured profiles."
"rcfg_profile_cnt","Number of reconfiguration profiles","1 2 3 4 5 6 7 8","2","Specifies the number of reconfiguration profiles to support when multiple reconfiguration profiles are enabled."
"rcfg_profile_select","Store current configuration to profile:","0 1","1","Selects which reconfiguration profile to store when clicking the "Store profile" button."
"rcfg_profile_data0","rcfg_profile_data0","","","Dynamic reconfiguration parameter data for Profile 0"
"rcfg_profile_data1","rcfg_profile_data1","","","Dynamic reconfiguration parameter data for Profile 1"
"rcfg_profile_data2","rcfg_profile_data2","","","Dynamic reconfiguration parameter data for Profile 2"
"rcfg_profile_data3","rcfg_profile_data3","","","Dynamic reconfiguration parameter data for Profile 3"
"rcfg_profile_data4","rcfg_profile_data4","","","Dynamic reconfiguration parameter data for Profile 4"
"rcfg_profile_data5","rcfg_profile_data5","","","Dynamic reconfiguration parameter data for Profile 5"
"rcfg_profile_data6","rcfg_profile_data6","","","Dynamic reconfiguration parameter data for Profile 6"
"rcfg_profile_data7","rcfg_profile_data7","","","Dynamic reconfiguration parameter data for Profile 7"
"rcfg_sdc_derived_profile_data0","rcfg_sdc_derived_profile_data0","","",""
"rcfg_sdc_derived_profile_data1","rcfg_sdc_derived_profile_data1","","",""
"rcfg_sdc_derived_profile_data2","rcfg_sdc_derived_profile_data2","","",""
"rcfg_sdc_derived_profile_data3","rcfg_sdc_derived_profile_data3","","",""
"rcfg_sdc_derived_profile_data4","rcfg_sdc_derived_profile_data4","","",""
"rcfg_sdc_derived_profile_data5","rcfg_sdc_derived_profile_data5","","",""
"rcfg_sdc_derived_profile_data6","rcfg_sdc_derived_profile_data6","","",""
"rcfg_sdc_derived_profile_data7","rcfg_sdc_derived_profile_data7","","",""
"enable_manual_configuration","enable_manual_configuration","0 1","1",""
"generate_docs","Generate parameter documentation file","{0 1}","1","When enabled, generation will produce a .CSV file with descriptions of the IP parameters."
"generate_add_hdl_instance_example","Generate '_hw.tcl' 'add_hdl_instance' example file","{0 1}","0","When enabled, generation will produce a file containing an example of how to use the '_hw.tcl' 'add_hdl_instance' API. The example will be correct for the current configuration of the IP."
"device_family","device_family","","Stratix 10",""
"device","device","","Unknown",""
"base_device","base_device","","Unknown",""
"device_die_types","device_die_types","","Unknown",""
"device_die_revisions","device_die_revisions","","Unknown",""
"set_x1_core_clock","Enable /1 output clock","","true","The divide by 1 clock output is always enabled in core mode. No phase relations to refclk"
"set_x2_core_clock","Enable /2 output clock","","false","Enable the divide by 2 clock in core mode. Phase aligned to divide by 1 clock."
"set_x4_core_clock","Enable /4 output clock","","false","Enable the divide by 4 clock in core mode. Phase aligned to divide by 1 clock"
"set_primary_use","FPLL Mode","0:Core {1:Cascade Source} 2:Transceiver","2","Selects the primary operation mode of the FPLL (Core/Transceiver/Cascade source."
"test_mode","Enable Test Mode","false true","false","Selects the test mode option to bypass VCO primarily."
"enable_pld_fpll_cal_busy_port","enable_pld_fpll_cal_busy_port","0 1","1",""
"usr_enable_vco_bypass","Enable FPLL VCO Bypass","","false","Selects the support mode (user or engineering). Engineering mode options are not officially supported by Intel or Quartus Prime."
"enable_debug_ports_parameters","Enable debug ports && parameters","{0 1}","0",""
"support_mode","Support mode","user_mode engineering_mode","user_mode","Selects the support mode (user or engineering). Engineering mode options are not officially supported by Intel or Quartus Prime."
"message_level","Message level for rule violations","error warning","error","Specifies the messaging level to use for parameter rule violations. Selecting "error" will cause all rule violations to prevent IP generation. Selecting "warning" will display all rule violations as warnings and will allow IP generation in spite of violations."
"powerdown_mode","powerdown_mode","","powerup",""
"set_prot_mode","Protocol mode","0:Basic {1:PCIe G1} {2:PCIe G2} {3:PCIe G3} 4:SDI_cascade 5:OTN_cascade {6:SATA GEN3} 7:HDMI","0","The parameter is used to govern the rules for internal settings of the VCO. This parameter is not a "preset". You must still correctly set all other parameters for your protocol and application."
"set_bw_sel","Bandwidth","low medium high","medium","Specifies the VCO bandwidth."
"set_refclk_cnt","Number of PLL reference clocks","1 2 3 4 5","1","Specifies the number of input reference clocks for the FPLL."
"set_refclk_index","Selected reference clock source","0","0","Specifies the initially selected reference clock input to the FPLL."
"silicon_rev","Silicon revision ES","","false",""
"set_enable_hclk_out","Enable PCIe clock output port","{0 1}","0","This is the 1 GHz fixed PCIe clock output port and is intended for PIPE mode. The port should be connected to "pipe hclk input port"."
"enable_hip_cal_done_port","Enable calibration status ports for HIP","{0 1}","0","Enables calibration status port from PLL and Master CGB(if enabled) for HIP"
"enable_mcgb_hip_cal_done_port","Enable MCGB calibration status ports for HIP","{0 1}","0","Enables calibration status port from PLL and Master CGB(if enabled) for HIP"
"set_hip_cal_en","Enable PCIe hard IP calibration","{0 1}","0","INTERNAL USE ONLY. Enabling this parameter prioritizes the calibration for PCIe hard IP channels."
"set_output_clock_frequency","PLL output frequency","","2500.0","Specifies the target output frequency for the PLL."
"set_manual_output_clock_frequency","PLL output frequency","","2500.0","Specifies the target output frequency for the PLL in manual mode."
"set_enable_fractional","Enable fractional mode","{0 1}","0","Enables the fractional frequency synthesis mode. This enables the PLL to output frequencies which are not integral multiples of the input reference clock."
"set_auto_reference_clock_frequency","PLL integer mode reference clock frequency","50.0 50.403226 50.813008 51.229508 51.652893 52.083333 52.521008 52.966102 53.418803 53.87931 54.347826 54.824561 55.309735 55.803571 56.306306 56.818182 57.33945 57.87037 58.411215 58.962264 59.52381 60.096154 60.679612 61.27451 61.881188 62.5 63.131313 63.77551 64.43299 65.104167 65.789474 66.489362 67.204301 67.934783 68.681319 69.444444 70.224719 71.022727 71.83908 72.674419 73.529412 74.404762 75.301205 76.219512 77.160494 78.125 79.113924 80.128205 81.168831 82.236842 83.333333 84.459459 85.616438 86.805556 88.028169 89.285714 90.57971 91.911765 93.283582 94.69697 96.153846 97.65625 99.206349 100.0 100.806452 101.626016 102.459016 103.305785 104.166667 105.042017 105.932203 106.837607 107.758621 108.695652 109.649123 110.619469 111.607143 112.612613 113.636364 114.678899 115.740741 116.82243 117.924528 119.047619 120.192308 121.359223 122.54902 123.762376 125.0 126.262626 127.55102 128.865979 130.208333 131.578947 132.978723 134.408602 135.869565 137.362637 138.888889 140.449438 142.045455 143.678161 145.348837 147.058824 148.809524 150.0 150.60241 151.209677 152.439024 153.688525 154.320988 154.958678 156.25 157.563025 158.227848 158.898305 160.25641 161.637931 162.337662 163.043478 164.473684 165.929204 166.666667 167.410714 168.918919 170.454545 171.232877 172.018349 173.611111 175.233645 176.056338 176.886792 178.571429 180.288462 181.15942 182.038835 183.823529 185.643564 186.567164 187.5 189.393939 191.326531 192.307692 193.298969 195.3125 197.368421 198.412698 199.468085 200.0 201.612903 203.252033 203.804348 204.918033 206.043956 206.61157 208.333333 210.084034 210.674157 211.864407 213.068182 213.675214 215.517241 217.391304 218.023256 219.298246 220.588235 221.238938 223.214286 225.225225 225.903614 227.272727 228.658537 229.357798 231.481481 233.64486 234.375 235.849057 237.341772 238.095238 240.384615 242.718447 243.506494 245.098039 246.710526 247.524752 250.0 252.016129 252.525253 253.378378 254.065041 255.102041 256.147541 256.849315 257.731959 258.264463 260.416667 262.605042 263.157895 264.084507 264.830508 265.957447 267.094017 267.857143 268.817204 269.396552 271.73913 274.122807 274.725275 275.735294 276.548673 277.777778 279.017857 279.850746 280.898876 281.531532 284.090909 286.697248 287.356322 288.461538 289.351852 290.697674 292.056075 292.96875 294.117647 294.811321 297.619048 300.0 300.480769 301.204819 302.419355 303.398058 304.878049 306.372549 307.377049 308.641975 309.405941 309.917355 312.5 315.12605 315.656566 316.455696 317.79661 318.877551 320.512821 322.164948 323.275862 324.675325 325.520833 326.086957 328.947368 331.858407 332.446809 333.333333 334.821429 336.021505 337.837838 339.673913 340.909091 342.465753 343.406593 344.036697 347.222222 350.0 350.46729 351.123596 352.112676 352.822581 353.773585 355.113636 355.691057 357.142857 358.606557 359.195402 360.576923 361.570248 362.318841 363.372093 364.07767 364.583333 367.647059 370.762712 371.287129 372.02381 373.134328 373.931624 375.0 376.506024 377.155172 378.787879 380.434783 381.097561 382.653061 383.77193 384.615385 385.802469 386.597938 387.168142 390.625 394.144144 394.736842 395.56962 396.825397 397.727273 398.93617 400.0 400.641026 401.376147 403.225806 405.092593 405.844156 406.504065 407.608696 408.878505 409.836066 411.184211 412.087912 412.735849 413.22314 416.666667 420.168067 420.673077 421.348315 422.297297 423.728814 424.757282 426.136364 427.350427 428.082192 428.921569 431.034483 433.168317 434.027778 434.782609 436.046512 437.5 438.596491 440.140845 441.176471 441.919192 442.477876 446.428571 450.0 450.45045 451.030928 451.807229 452.898551 453.629032 454.545455 455.729167 457.317073 458.715596 459.558824 460.526316 461.065574 462.962963 464.876033 465.425532 466.41791 467.28972 468.75 470.430108 471.698113 472.689076 473.484848 474.683544 475.543478 476.190476 476.694915 480.769231 484.913793 485.436893 486.111111 487.012987 488.28125 489.130435 490.196078 491.573034 493.421053 495.049505 496.031746 497.159091 497.787611 500.0 502.232143 502.873563 504.032258 505.050505 506.756757 508.130081 508.72093 510.204082 511.363636 512.295082 513.69863 514.705882 515.463918 516.055046 516.528926 520.833333 525.210084 525.700935 526.315789 527.108434 528.169014 529.661017 530.660377 531.914894 533.536585 534.188034 535.714286 537.634409 538.793103 540.123457 540.865385 543.478261 546.116505 546.875 548.245614 549.450549 550.0 551.470588 553.097345 553.797468 554.435484 555.555556 556.930693 558.035714 558.943089 559.701493 560.897436 561.797753 562.5 563.063063 563.52459 568.181818 572.916667 573.394495 573.979592 574.712644 575.657895 576.923077 577.731092 578.703704 579.896907 581.395349 582.627119 583.333333 584.11215 585.9375 587.606838 588.235294 589.622642 591.216216 592.105263 592.672414 595.238095 597.826087 598.404255 599.315068 600.0 600.961538 602.409639 603.070175 604.83871 606.796117 607.638889 608.40708 609.756098 611.413043 612.745098 613.839286 614.754098 616.197183 617.283951 618.131868 618.811881 619.369369 619.834711 625.0 630.252101 630.733945 631.313131 632.022472 632.911392 634.057971 635.59322 636.574074 637.755102 639.204545 641.025641 642.523364 643.382353 644.329897 646.551724 648.584906 649.350649 650.0 651.041667 652.173913 652.985075 654.069767 654.761905 655.241935 657.894737 660.569106 661.057692 661.764706 662.878788 663.716814 664.893617 665.983607 666.666667 667.475728 669.642857 671.487603 672.043011 673.076923 674.019608 675.675676 677.083333 677.710843 679.347826 680.693069 681.818182 682.773109 683.59375 684.931507 685.97561 686.813187 687.5 688.073394 688.559322 694.444444 700.0 700.431034 700.934579 701.530612 702.247191 703.125 704.225352 705.645161 706.521739 707.54717 708.762887 710.227273 711.382114 712.025316 712.719298 714.285714 716.145833 717.213115 718.390805 719.026549 721.153846 723.140496 723.684211 724.637681 725.446429 726.744186 728.15534 729.166667 730.519481 731.382979 731.981982 735.294118 738.636364 739.247312 740.131579 741.525424 742.574257 744.047619 745.412844 746.268657 747.282609 747.863248 750.0 752.314815 753.012048 754.310345 755.494505 756.048387 757.575758 759.345794 760.135135 760.869565 762.195122 763.888889 765.306122 766.509434 767.54386 768.442623 769.230769 770.547945 771.604938 772.47191 773.195876 773.809524 774.336283 774.793388 781.25 787.815126 788.288288 788.834951 789.473684 790.229885 791.139241 792.253521 793.650794 794.491525 795.454545 796.568627 797.87234 799.418605 800.0","100.0","Selects the input reference clock frequency for the PLL."
"set_manual_reference_clock_frequency","PLL reference clock frequency","","100.0","Specify the PLL reference clock frequency."
"set_fref_clock_frequency","PLL fractional mode reference clock frequency","","100.0","Selects the fractional reference clock frequency for the PLL."
"set_initial_phase_shift_units","PLL phase shift units","ps degrees","degrees","Specifies the initial phase shift units."
"set_initial_phase_shift","PLL initial phase shift","","0.0","Specifies the initial phase shift w.r.t the output clock frequency."
"set_enable_dps","Enable dynamic phase shift","{0 1}","0","Enables dynamic phase shift via core ports."
"select_manual_config","Configure counters manually","","false","Enables manual control of PLL counters."
"set_manual_m_counter","Multiply factor (M-Counter)","0::altera_xcvr_fpll_s10::parameters::update_manual_config","50","M counter value in manual mode"
"set_manual_ref_clk_div","Divide factor (N-Counter)","0::altera_xcvr_fpll_s10::parameters::update_manual_config","1","N counter value in manual mode"
"set_manual_l_counter","Divide factor (L-Counter)","0::altera_xcvr_fpll_s10::parameters::update_manual_config","2","L counter value in manual mode"
"set_manual_c_counter","Divide factor (C-Counter)","0::altera_xcvr_fpll_s10::parameters::update_manual_config","4","C counter value in manual mode"
"set_manual_k_counter","Fractional multiply factor (K)","","1","K counter value in manual mode"
"set_altera_xcvr_fpll_s10_calibration_en","Enable calibration","{0 1}","1","Enable transceiver calibration algorithms."
"outclk_en","outclk_en","","false",""
"enable_pcie_hip_connectivity","enable_pcie_hip_connectivity","0 1","0",""
"set_power_mode","VCCR_GXB and VCCT_GXB supply voltage for the Transceiver:","1_1V 1_0V","1_0V","Sets the voltage compatibility with the associated Native Phy IP"
"enable_analog_resets","Enable pll_powerdown and mcgb_rst ports","","false","Enable pll_powerdown port"
"enable_mcgb","Include Master Clock Generation Block","{0 1}","0","When enabled Master CGB will be included as part of the IP. PLL output will feed the Master CGB input."
"mcgb_div","Clock division factor","1 2 4 8","1","Divides the Master CGB clock input before generating bonding clocks."
"enable_hfreq_clk","Enable x24 non-bonded high-speed clock output port","{0 1}","0","This output port can be used to access x6/xN clock lines for non-bonded designs"
"enable_mcgb_pcie_clksw","Enable PCIe clock switch interface","{0 1}","0","Enables the control signals for PCIe clock switch circuitry"
"enable_mcgb_reset","Enable mcgb_rst and mcgb_rst_stat ports","{0 1}","0","Enables the mcgb_rst and mcgb_rst_stat ports. Use these ports to control the reset of master CGB for PCIE Gen 3 x2/x4/x8/x16 configuration. Refer to Stratix 10 user guide for the reset sequence of PCIE Gen3 multi-lane configurations."
"mcgb_aux_clkin_cnt","Number of auxiliary MCGB clock input ports.","0 1","0","Auxiliary input is intended for PCIe Gen3, hence not available in FPLL"
"enable_bonding_clks","Enable bonding clock output ports","{0 1}","0","Should be enable for bonded designs"
"enable_fb_comp_bonding","Enable feedback compensation bonding","{0 1}","0",""
"pma_width","PMA interface width","8 10 16 20 32 40 64","64","PMA-PCS Interface width. Proper value must be selected for bonding clocks to be generated properly for Native PHY IP."
"enable_pld_mcgb_cal_busy_port","enable_pld_mcgb_cal_busy_port","0 1","0",""
