#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f943f400670 .scope module, "CPU_tf" "CPU_tf" 2 2;
 .timescale -9 -12;
P_0x7f943f4007d0 .param/l "tck" 0 2 3, +C4<00000000000000000000000000001010>;
v0x7f943f7531a0_0 .net "ALUM2Reg", 0 0, L_0x7f943f756990;  1 drivers
v0x7f943f753240_0 .net "ALUOp", 2 0, L_0x7f943f757e80;  1 drivers
v0x7f943f7532e0_0 .net "ALUSelectorOut", 31 0, L_0x7f943f758920;  1 drivers
v0x7f943f753370_0 .net "ALUSrcB", 0 0, L_0x7f943f756880;  1 drivers
v0x7f943f753400_0 .var "CLK", 0 0;
v0x7f943f7534d0_0 .net "DataMenRW", 0 0, L_0x7f943f757260;  1 drivers
v0x7f943f753560_0 .net "ExtSel", 0 0, L_0x7f943f7574b0;  1 drivers
L_0x105599320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f943f7535f0_0 .net "InsMenRW", 0 0, L_0x105599320;  1 drivers
v0x7f943f753680_0 .net "PCSrc", 0 0, L_0x7f943f757350;  1 drivers
v0x7f943f753790_0 .net "PCValue", 31 0, L_0x7f943f754760;  1 drivers
v0x7f943f753840_0 .net "PCWre", 0 0, L_0x7f943f757900;  1 drivers
v0x7f943f7538d0_0 .net "PCin", 31 0, L_0x7f943f754d40;  1 drivers
v0x7f943f753960_0 .net "PCout", 31 0, v0x7f943f74fed0_0;  1 drivers
v0x7f943f753a70_0 .net "RFSelectorOut", 4 0, L_0x7f943f756220;  1 drivers
v0x7f943f753b00_0 .net "RegOut", 0 0, L_0x7f943f757a10;  1 drivers
v0x7f943f753b90_0 .net "RegWre", 0 0, L_0x7f943f757150;  1 drivers
v0x7f943f753c20_0 .var "Reset", 0 0;
v0x7f943f753db0_0 .net "dataOut", 31 0, v0x7f943f74df80_0;  1 drivers
v0x7f943f753e40_0 .net "extendOut", 31 0, L_0x7f943f7584e0;  1 drivers
v0x7f943f753ed0_0 .net "immediate", 15 0, L_0x7f943f756180;  1 drivers
v0x7f943f753f60_0 .net "instruction", 31 0, L_0x7f943f755a40;  1 drivers
v0x7f943f753ff0_0 .var/i "num_iter", 31 0;
v0x7f943f754090_0 .net "op", 5 0, L_0x7f943f755c80;  1 drivers
v0x7f943f754130_0 .net "rd", 4 0, L_0x7f943f755f60;  1 drivers
v0x7f943f7541d0_0 .net "readData1", 31 0, L_0x7f943f756500;  1 drivers
v0x7f943f754270_0 .net "readData2", 31 0, L_0x7f943f756730;  1 drivers
v0x7f943f754390_0 .net "result", 31 0, v0x7f943f7496a0_0;  1 drivers
v0x7f943f7544a0_0 .net "rs", 4 0, L_0x7f943f755da0;  1 drivers
v0x7f943f754530_0 .net "rt", 4 0, L_0x7f943f755ec0;  1 drivers
v0x7f943f754640_0 .net "writeData", 31 0, L_0x7f943f758a40;  1 drivers
v0x7f943f7546d0_0 .net "zero", 0 0, v0x7f943f749760_0;  1 drivers
S_0x7f943f4008d0 .scope module, "uut" "CPU" 2 39, 3 15 0, S_0x7f943f400670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "PCout"
    .port_info 3 /OUTPUT 32 "PCin"
    .port_info 4 /OUTPUT 32 "instruction"
    .port_info 5 /OUTPUT 6 "op"
    .port_info 6 /OUTPUT 5 "rs"
    .port_info 7 /OUTPUT 5 "rt"
    .port_info 8 /OUTPUT 5 "rd"
    .port_info 9 /OUTPUT 5 "RFSelectorOut"
    .port_info 10 /OUTPUT 16 "immediate"
    .port_info 11 /OUTPUT 1 "zero"
    .port_info 12 /OUTPUT 1 "RegOut"
    .port_info 13 /OUTPUT 1 "InsMenRW"
    .port_info 14 /OUTPUT 1 "ExtSel"
    .port_info 15 /OUTPUT 1 "DataMenRW"
    .port_info 16 /OUTPUT 1 "ALUM2Reg"
    .port_info 17 /OUTPUT 1 "ALUSrcB"
    .port_info 18 /OUTPUT 1 "PCSrc"
    .port_info 19 /OUTPUT 1 "RegWre"
    .port_info 20 /OUTPUT 1 "PCWre"
    .port_info 21 /OUTPUT 32 "result"
    .port_info 22 /OUTPUT 32 "writeData"
    .port_info 23 /OUTPUT 32 "dataOut"
    .port_info 24 /OUTPUT 32 "readData1"
    .port_info 25 /OUTPUT 32 "readData2"
    .port_info 26 /OUTPUT 32 "extendOut"
    .port_info 27 /OUTPUT 32 "PCValue"
    .port_info 28 /OUTPUT 32 "ALUSelectorOut"
    .port_info 29 /OUTPUT 3 "ALUOp"
L_0x7f943f754760 .functor BUFZ 32, v0x7f943f74fed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f943f751900_0 .net "ALUM2Reg", 0 0, L_0x7f943f756990;  alias, 1 drivers
v0x7f943f7519d0_0 .net "ALUOp", 2 0, L_0x7f943f757e80;  alias, 1 drivers
v0x7f943f751aa0_0 .net "ALUSelectorOut", 31 0, L_0x7f943f758920;  alias, 1 drivers
v0x7f943f751b70_0 .net "ALUSrcB", 0 0, L_0x7f943f756880;  alias, 1 drivers
v0x7f943f751c40_0 .net "CLK", 0 0, v0x7f943f753400_0;  1 drivers
v0x7f943f751d50_0 .net "DataMenRW", 0 0, L_0x7f943f757260;  alias, 1 drivers
v0x7f943f751e20_0 .net "ExtSel", 0 0, L_0x7f943f7574b0;  alias, 1 drivers
v0x7f943f751ef0_0 .net "InsMenRW", 0 0, L_0x105599320;  alias, 1 drivers
v0x7f943f751fc0_0 .net "PCSrc", 0 0, L_0x7f943f757350;  alias, 1 drivers
v0x7f943f7520d0_0 .net "PCValue", 31 0, L_0x7f943f754760;  alias, 1 drivers
v0x7f943f752160_0 .net "PCWre", 0 0, L_0x7f943f757900;  alias, 1 drivers
v0x7f943f752230_0 .net "PCin", 31 0, L_0x7f943f754d40;  alias, 1 drivers
v0x7f943f752300_0 .net "PCout", 31 0, v0x7f943f74fed0_0;  alias, 1 drivers
v0x7f943f752390_0 .net "RFSelectorOut", 4 0, L_0x7f943f756220;  alias, 1 drivers
v0x7f943f752460_0 .net "RegOut", 0 0, L_0x7f943f757a10;  alias, 1 drivers
v0x7f943f752530_0 .net "RegWre", 0 0, L_0x7f943f757150;  alias, 1 drivers
v0x7f943f752600_0 .net "Reset", 0 0, v0x7f943f753c20_0;  1 drivers
v0x7f943f752790_0 .net "dataOut", 31 0, v0x7f943f74df80_0;  alias, 1 drivers
v0x7f943f752820_0 .net "extendOut", 31 0, L_0x7f943f7584e0;  alias, 1 drivers
v0x7f943f7528b0_0 .net "immediate", 15 0, L_0x7f943f756180;  alias, 1 drivers
v0x7f943f752940_0 .net "instruction", 31 0, L_0x7f943f755a40;  alias, 1 drivers
v0x7f943f752a10_0 .net "op", 5 0, L_0x7f943f755c80;  alias, 1 drivers
v0x7f943f752ae0_0 .net "rd", 4 0, L_0x7f943f755f60;  alias, 1 drivers
v0x7f943f752bb0_0 .net "readData1", 31 0, L_0x7f943f756500;  alias, 1 drivers
v0x7f943f752c80_0 .net "readData2", 31 0, L_0x7f943f756730;  alias, 1 drivers
v0x7f943f752d10_0 .net "result", 31 0, v0x7f943f7496a0_0;  alias, 1 drivers
v0x7f943f752da0_0 .net "rs", 4 0, L_0x7f943f755da0;  alias, 1 drivers
v0x7f943f752e70_0 .net "rt", 4 0, L_0x7f943f755ec0;  alias, 1 drivers
v0x7f943f752f00_0 .net "writeData", 31 0, L_0x7f943f758a40;  alias, 1 drivers
v0x7f943f752fd0_0 .net "zero", 0 0, v0x7f943f749760_0;  alias, 1 drivers
S_0x7f943f400df0 .scope module, "Alu" "ALU" 3 57, 4 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "ALUC"
    .port_info 3 /OUTPUT 32 "Out"
    .port_info 4 /OUTPUT 1 "Zero"
v0x7f943f401080_0 .net "ALUC", 2 0, L_0x7f943f757e80;  alias, 1 drivers
v0x7f943f7496a0_0 .var "Out", 31 0;
v0x7f943f749760_0 .var "Zero", 0 0;
v0x7f943f749810_0 .net "in1", 31 0, L_0x7f943f756500;  alias, 1 drivers
v0x7f943f7498a0_0 .net "in2", 31 0, L_0x7f943f758920;  alias, 1 drivers
E_0x7f943f401050 .event edge, v0x7f943f401080_0, v0x7f943f7498a0_0, v0x7f943f749810_0;
S_0x7f943f7499d0 .scope module, "AluSelector" "ALUSelector" 3 55, 5 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUSrcB"
    .port_info 1 /INPUT 32 "out2"
    .port_info 2 /INPUT 32 "extendOut"
    .port_info 3 /OUTPUT 32 "ALUSelectorOut"
v0x7f943f749bf0_0 .net "ALUSelectorOut", 31 0, L_0x7f943f758920;  alias, 1 drivers
v0x7f943f749cc0_0 .net "ALUSrcB", 0 0, L_0x7f943f756880;  alias, 1 drivers
v0x7f943f749d50_0 .net "extendOut", 31 0, L_0x7f943f7584e0;  alias, 1 drivers
v0x7f943f749e10_0 .net "out2", 31 0, L_0x7f943f756730;  alias, 1 drivers
L_0x7f943f758920 .functor MUXZ 32, L_0x7f943f756730, L_0x7f943f7584e0, L_0x7f943f756880, C4<>;
S_0x7f943f749f20 .scope module, "PcCalculator" "PCCalculator" 3 41, 6 3 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PCSrc"
    .port_info 1 /INPUT 32 "prePC"
    .port_info 2 /INPUT 32 "extendOut"
    .port_info 3 /OUTPUT 32 "postPC"
v0x7f943f74a150_0 .net "PCSrc", 0 0, L_0x7f943f757350;  alias, 1 drivers
L_0x105599008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f943f74a1f0_0 .net/2u *"_s0", 31 0, L_0x105599008;  1 drivers
v0x7f943f74a2a0_0 .net *"_s10", 31 0, L_0x7f943f754ad0;  1 drivers
L_0x105599098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f943f74a360_0 .net/2u *"_s12", 31 0, L_0x105599098;  1 drivers
v0x7f943f74a410_0 .net *"_s14", 31 0, L_0x7f943f754c10;  1 drivers
v0x7f943f74a500_0 .net *"_s2", 31 0, L_0x7f943f7547d0;  1 drivers
v0x7f943f74a5b0_0 .net *"_s4", 31 0, L_0x7f943f754970;  1 drivers
v0x7f943f74a660_0 .net *"_s6", 29 0, L_0x7f943f7548d0;  1 drivers
L_0x105599050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f943f74a710_0 .net *"_s8", 1 0, L_0x105599050;  1 drivers
v0x7f943f74a820_0 .net "extendOut", 31 0, L_0x7f943f7584e0;  alias, 1 drivers
v0x7f943f74a8e0_0 .net "postPC", 31 0, L_0x7f943f754d40;  alias, 1 drivers
v0x7f943f74a970_0 .net "prePC", 31 0, v0x7f943f74fed0_0;  alias, 1 drivers
L_0x7f943f7547d0 .arith/sum 32, v0x7f943f74fed0_0, L_0x105599008;
L_0x7f943f7548d0 .part L_0x7f943f7584e0, 0, 30;
L_0x7f943f754970 .concat [ 2 30 0 0], L_0x105599050, L_0x7f943f7548d0;
L_0x7f943f754ad0 .arith/sum 32, L_0x7f943f7547d0, L_0x7f943f754970;
L_0x7f943f754c10 .arith/sum 32, v0x7f943f74fed0_0, L_0x105599098;
L_0x7f943f754d40 .functor MUXZ 32, L_0x7f943f754c10, L_0x7f943f754ad0, L_0x7f943f757350, C4<>;
S_0x7f943f74aa50 .scope module, "RfSelector" "RFSelector" 3 47, 7 5 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegOut"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "RfSelectorOut"
v0x7f943f74ac60_0 .net "RegOut", 0 0, L_0x7f943f757a10;  alias, 1 drivers
v0x7f943f74ad10_0 .net "RfSelectorOut", 4 0, L_0x7f943f756220;  alias, 1 drivers
v0x7f943f74adc0_0 .net "rd", 4 0, L_0x7f943f755f60;  alias, 1 drivers
v0x7f943f74ae80_0 .net "rt", 4 0, L_0x7f943f755ec0;  alias, 1 drivers
L_0x7f943f756220 .functor MUXZ 5, L_0x7f943f755ec0, L_0x7f943f755f60, L_0x7f943f757a10, C4<>;
S_0x7f943f74af90 .scope module, "WdSelector" "WDSelector" 3 61, 8 4 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUM2Reg"
    .port_info 1 /INPUT 32 "result"
    .port_info 2 /INPUT 32 "DataOut"
    .port_info 3 /OUTPUT 32 "writeData"
v0x7f943f74b1e0_0 .net "ALUM2Reg", 0 0, L_0x7f943f756990;  alias, 1 drivers
v0x7f943f74b270_0 .net "DataOut", 31 0, v0x7f943f74df80_0;  alias, 1 drivers
v0x7f943f74b320_0 .net "result", 31 0, v0x7f943f7496a0_0;  alias, 1 drivers
v0x7f943f74b3f0_0 .net "writeData", 31 0, L_0x7f943f758a40;  alias, 1 drivers
L_0x7f943f758a40 .functor MUXZ 32, v0x7f943f7496a0_0, v0x7f943f74df80_0, L_0x7f943f756990, C4<>;
S_0x7f943f74b4f0 .scope module, "controlUnit" "CU" 3 51, 9 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "RegOut"
    .port_info 3 /OUTPUT 1 "InsMenRW"
    .port_info 4 /OUTPUT 1 "ExtSel"
    .port_info 5 /OUTPUT 1 "DataMenRW"
    .port_info 6 /OUTPUT 1 "ALUM2Reg"
    .port_info 7 /OUTPUT 1 "ALUSrcB"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "RegWre"
    .port_info 10 /OUTPUT 1 "PCWre"
    .port_info 11 /OUTPUT 3 "ALUOp"
L_0x7f943f7567a0 .functor OR 1, v0x7f943f74d610_0, v0x7f943f74d890_0, C4<0>, C4<0>;
L_0x7f943f756810 .functor OR 1, L_0x7f943f7567a0, v0x7f943f74d430_0, C4<0>, C4<0>;
L_0x7f943f756880 .functor OR 1, L_0x7f943f756810, v0x7f943f74d750_0, C4<0>, C4<0>;
L_0x7f943f756990 .functor BUFZ 1, v0x7f943f74d430_0, C4<0>, C4<0>, C4<0>;
L_0x7f943f756a80 .functor OR 1, v0x7f943f74d1e0_0, v0x7f943f74d7f0_0, C4<0>, C4<0>;
L_0x7f943f756b80 .functor OR 1, L_0x7f943f756a80, v0x7f943f74d610_0, C4<0>, C4<0>;
L_0x7f943f756c70 .functor OR 1, L_0x7f943f756b80, v0x7f943f74d270_0, C4<0>, C4<0>;
L_0x7f943f756d60 .functor OR 1, L_0x7f943f756c70, v0x7f943f74d570_0, C4<0>, C4<0>;
L_0x7f943f756e50 .functor OR 1, L_0x7f943f756d60, v0x7f943f74d4d0_0, C4<0>, C4<0>;
L_0x7f943f756f70 .functor OR 1, L_0x7f943f756e50, v0x7f943f74d430_0, C4<0>, C4<0>;
L_0x7f943f757020 .functor OR 1, L_0x7f943f756f70, v0x7f943f74d6b0_0, C4<0>, C4<0>;
L_0x7f943f757150 .functor OR 1, L_0x7f943f757020, v0x7f943f74d750_0, C4<0>, C4<0>;
L_0x7f943f757260 .functor BUFZ 1, v0x7f943f74d890_0, C4<0>, C4<0>, C4<0>;
L_0x7f943f7573c0 .functor OR 1, v0x7f943f74d890_0, v0x7f943f74d430_0, C4<0>, C4<0>;
L_0x7f943f7574b0 .functor OR 1, L_0x7f943f7573c0, v0x7f943f74d300_0, C4<0>, C4<0>;
L_0x7f943f757350 .functor AND 1, v0x7f943f74d300_0, v0x7f943f749760_0, C4<1>, C4<1>;
L_0x7f943f7576a0 .functor OR 1, v0x7f943f74d1e0_0, v0x7f943f74d7f0_0, C4<0>, C4<0>;
L_0x7f943f7577a0 .functor OR 1, L_0x7f943f7576a0, v0x7f943f74d270_0, C4<0>, C4<0>;
L_0x7f943f757810 .functor OR 1, L_0x7f943f7577a0, v0x7f943f74d570_0, C4<0>, C4<0>;
L_0x7f943f7579a0 .functor OR 1, L_0x7f943f757810, v0x7f943f74d4d0_0, C4<0>, C4<0>;
L_0x7f943f757a10 .functor OR 1, L_0x7f943f7579a0, v0x7f943f74d6b0_0, C4<0>, C4<0>;
L_0x7f943f757c30 .functor OR 1, v0x7f943f74d270_0, v0x7f943f74d750_0, C4<0>, C4<0>;
L_0x7f943f757ca0 .functor OR 1, v0x7f943f74d610_0, v0x7f943f74d570_0, C4<0>, C4<0>;
L_0x7f943f757dd0 .functor OR 1, L_0x7f943f757ca0, v0x7f943f74d6b0_0, C4<0>, C4<0>;
L_0x7f943f757fa0 .functor OR 1, v0x7f943f74d7f0_0, v0x7f943f74d610_0, C4<0>, C4<0>;
L_0x7f943f758160 .functor OR 1, L_0x7f943f757fa0, v0x7f943f74d570_0, C4<0>, C4<0>;
L_0x7f943f7581d0 .functor OR 1, L_0x7f943f758160, v0x7f943f74d300_0, C4<0>, C4<0>;
L_0x7f943f758340 .functor OR 1, L_0x7f943f7581d0, v0x7f943f74d750_0, C4<0>, C4<0>;
v0x7f943f74b870_0 .var "ADD", 5 0;
v0x7f943f74b930_0 .net "ALUM2Reg", 0 0, L_0x7f943f756990;  alias, 1 drivers
v0x7f943f74b9d0_0 .net "ALUOp", 2 0, L_0x7f943f757e80;  alias, 1 drivers
v0x7f943f74baa0_0 .net "ALUSrcB", 0 0, L_0x7f943f756880;  alias, 1 drivers
v0x7f943f74bb50_0 .var "AND", 5 0;
v0x7f943f74bc20_0 .net "DataMenRW", 0 0, L_0x7f943f757260;  alias, 1 drivers
v0x7f943f74bcb0_0 .net "ExtSel", 0 0, L_0x7f943f7574b0;  alias, 1 drivers
v0x7f943f74bd40_0 .var "HALT", 5 0;
v0x7f943f74bdf0_0 .net "InsMenRW", 0 0, L_0x105599320;  alias, 1 drivers
v0x7f943f74bf00_0 .net "PCSrc", 0 0, L_0x7f943f757350;  alias, 1 drivers
v0x7f943f74bfb0_0 .net "PCWre", 0 0, L_0x7f943f757900;  alias, 1 drivers
v0x7f943f74c040_0 .net "RegOut", 0 0, L_0x7f943f757a10;  alias, 1 drivers
v0x7f943f74c0d0_0 .net "RegWre", 0 0, L_0x7f943f757150;  alias, 1 drivers
v0x7f943f74c160_0 .var "SLT", 5 0;
v0x7f943f74c1f0_0 .var "SLTI", 5 0;
v0x7f943f74c290_0 .net *"_s0", 0 0, L_0x7f943f7567a0;  1 drivers
v0x7f943f74c330_0 .net *"_s10", 0 0, L_0x7f943f756b80;  1 drivers
v0x7f943f74c4d0_0 .net *"_s12", 0 0, L_0x7f943f756c70;  1 drivers
v0x7f943f74c570_0 .net *"_s14", 0 0, L_0x7f943f756d60;  1 drivers
v0x7f943f74c610_0 .net *"_s16", 0 0, L_0x7f943f756e50;  1 drivers
v0x7f943f74c6b0_0 .net *"_s18", 0 0, L_0x7f943f756f70;  1 drivers
v0x7f943f74c750_0 .net *"_s2", 0 0, L_0x7f943f756810;  1 drivers
v0x7f943f74c7f0_0 .net *"_s20", 0 0, L_0x7f943f757020;  1 drivers
v0x7f943f74c890_0 .net *"_s26", 0 0, L_0x7f943f7573c0;  1 drivers
v0x7f943f74c930_0 .net *"_s32", 0 0, L_0x7f943f7576a0;  1 drivers
v0x7f943f74c9d0_0 .net *"_s34", 0 0, L_0x7f943f7577a0;  1 drivers
v0x7f943f74ca70_0 .net *"_s36", 0 0, L_0x7f943f757810;  1 drivers
v0x7f943f74cb10_0 .net *"_s38", 0 0, L_0x7f943f7579a0;  1 drivers
v0x7f943f74cbb0_0 .net *"_s46", 0 0, L_0x7f943f757c30;  1 drivers
v0x7f943f74cc50_0 .net *"_s50", 0 0, L_0x7f943f757ca0;  1 drivers
v0x7f943f74ccf0_0 .net *"_s52", 0 0, L_0x7f943f757dd0;  1 drivers
v0x7f943f74cd90_0 .net *"_s57", 0 0, L_0x7f943f757fa0;  1 drivers
v0x7f943f74ce30_0 .net *"_s59", 0 0, L_0x7f943f758160;  1 drivers
v0x7f943f74c3d0_0 .net *"_s61", 0 0, L_0x7f943f7581d0;  1 drivers
v0x7f943f74d0c0_0 .net *"_s63", 0 0, L_0x7f943f758340;  1 drivers
v0x7f943f74d150_0 .net *"_s8", 0 0, L_0x7f943f756a80;  1 drivers
v0x7f943f74d1e0_0 .var "i_add", 0 0;
v0x7f943f74d270_0 .var "i_and", 0 0;
v0x7f943f74d300_0 .var "i_beq", 0 0;
v0x7f943f74d390_0 .var "i_halt", 0 0;
v0x7f943f74d430_0 .var "i_lw", 0 0;
v0x7f943f74d4d0_0 .var "i_move", 0 0;
v0x7f943f74d570_0 .var "i_or", 0 0;
v0x7f943f74d610_0 .var "i_ori", 0 0;
v0x7f943f74d6b0_0 .var "i_slt", 0 0;
v0x7f943f74d750_0 .var "i_slti", 0 0;
v0x7f943f74d7f0_0 .var "i_sub", 0 0;
v0x7f943f74d890_0 .var "i_sw", 0 0;
v0x7f943f74d930_0 .net "op", 5 0, L_0x7f943f755c80;  alias, 1 drivers
v0x7f943f74d9e0_0 .net "zero", 0 0, v0x7f943f749760_0;  alias, 1 drivers
E_0x7f943f74b820 .event edge, v0x7f943f749760_0, v0x7f943f74d930_0;
L_0x7f943f757900 .reduce/nor v0x7f943f74d390_0;
L_0x7f943f757e80 .concat8 [ 1 1 1 0], L_0x7f943f758340, L_0x7f943f757dd0, L_0x7f943f757c30;
S_0x7f943f74db20 .scope module, "dataMemory" "DataMemory" 3 59, 10 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RW"
    .port_info 1 /INPUT 32 "DAddr"
    .port_info 2 /INPUT 32 "DataIn"
    .port_info 3 /OUTPUT 32 "DataOut"
v0x7f943f74dd40_0 .net "DAddr", 31 0, v0x7f943f7496a0_0;  alias, 1 drivers
v0x7f943f74de30_0 .net "DataIn", 31 0, L_0x7f943f756730;  alias, 1 drivers
v0x7f943f74ded0 .array "DataMem", 0 511, 7 0;
v0x7f943f74df80_0 .var "DataOut", 31 0;
v0x7f943f74e030_0 .net "RW", 0 0, L_0x7f943f757260;  alias, 1 drivers
E_0x7f943f74dcf0 .event edge, v0x7f943f74bc20_0, v0x7f943f7496a0_0;
S_0x7f943f74e140 .scope module, "extend" "Extend" 3 53, 11 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ExtSel"
    .port_info 1 /INPUT 16 "data"
    .port_info 2 /OUTPUT 32 "extendOut"
L_0x7f943f758470 .functor BUFZ 16, L_0x7f943f756180, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f943f74e340_0 .net "ExtSel", 0 0, L_0x7f943f7574b0;  alias, 1 drivers
L_0x1055993b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f943f74e400_0 .net/2u *"_s11", 15 0, L_0x1055993b0;  1 drivers
v0x7f943f74e4a0_0 .net *"_s13", 15 0, L_0x7f943f758620;  1 drivers
L_0x1055993f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f943f74e560_0 .net/2u *"_s15", 15 0, L_0x1055993f8;  1 drivers
v0x7f943f74e610_0 .net *"_s17", 15 0, L_0x7f943f7587c0;  1 drivers
v0x7f943f74e700_0 .net *"_s3", 15 0, L_0x7f943f758470;  1 drivers
v0x7f943f74e7b0_0 .net *"_s8", 0 0, L_0x7f943f758580;  1 drivers
L_0x105599368 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7f943f74e860_0 .net/2u *"_s9", 15 0, L_0x105599368;  1 drivers
v0x7f943f74e910_0 .net "data", 15 0, L_0x7f943f756180;  alias, 1 drivers
v0x7f943f74ea20_0 .net "extendOut", 31 0, L_0x7f943f7584e0;  alias, 1 drivers
L_0x7f943f7584e0 .concat8 [ 16 16 0 0], L_0x7f943f758470, L_0x7f943f7587c0;
L_0x7f943f758580 .part L_0x7f943f756180, 15, 1;
L_0x7f943f758620 .functor MUXZ 16, L_0x1055993b0, L_0x105599368, L_0x7f943f758580, C4<>;
L_0x7f943f7587c0 .functor MUXZ 16, L_0x1055993f8, L_0x7f943f758620, L_0x7f943f7574b0, C4<>;
S_0x7f943f74eaf0 .scope module, "instructionMemory" "InstructionMemory" 3 43, 12 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RW"
    .port_info 1 /INPUT 32 "IAddr"
    .port_info 2 /OUTPUT 32 "IDataOut"
v0x7f943f74ed70_0 .net "IAddr", 31 0, v0x7f943f74fed0_0;  alias, 1 drivers
v0x7f943f74ee40_0 .net "IDataOut", 31 0, L_0x7f943f755a40;  alias, 1 drivers
v0x7f943f74eed0 .array "InsMEM", 0 127, 7 0;
v0x7f943f74ef60_0 .net "RW", 0 0, L_0x105599320;  alias, 1 drivers
v0x7f943f74f010_0 .net *"_s0", 7 0, L_0x7f943f754ee0;  1 drivers
v0x7f943f74f0e0_0 .net *"_s10", 32 0, L_0x7f943f755200;  1 drivers
v0x7f943f74f190_0 .net *"_s12", 7 0, L_0x7f943f755380;  1 drivers
v0x7f943f74f240_0 .net *"_s14", 32 0, L_0x7f943f755450;  1 drivers
L_0x105599170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f943f74f2f0_0 .net *"_s17", 0 0, L_0x105599170;  1 drivers
L_0x1055991b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f943f74f400_0 .net/2u *"_s18", 32 0, L_0x1055991b8;  1 drivers
v0x7f943f74f4b0_0 .net *"_s2", 7 0, L_0x7f943f755080;  1 drivers
v0x7f943f74f560_0 .net *"_s20", 32 0, L_0x7f943f755530;  1 drivers
v0x7f943f74f610_0 .net *"_s22", 7 0, L_0x7f943f7556f0;  1 drivers
v0x7f943f74f6c0_0 .net *"_s24", 32 0, L_0x7f943f755790;  1 drivers
L_0x105599200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f943f74f770_0 .net *"_s27", 0 0, L_0x105599200;  1 drivers
L_0x105599248 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f943f74f820_0 .net/2u *"_s28", 32 0, L_0x105599248;  1 drivers
v0x7f943f74f8d0_0 .net *"_s30", 32 0, L_0x7f943f755900;  1 drivers
v0x7f943f74fa60_0 .net *"_s4", 32 0, L_0x7f943f755120;  1 drivers
L_0x1055990e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f943f74faf0_0 .net *"_s7", 0 0, L_0x1055990e0;  1 drivers
L_0x105599128 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f943f74fba0_0 .net/2u *"_s8", 32 0, L_0x105599128;  1 drivers
L_0x7f943f754ee0 .array/port v0x7f943f74eed0, v0x7f943f74fed0_0;
L_0x7f943f755080 .array/port v0x7f943f74eed0, L_0x7f943f755200;
L_0x7f943f755120 .concat [ 32 1 0 0], v0x7f943f74fed0_0, L_0x1055990e0;
L_0x7f943f755200 .arith/sum 33, L_0x7f943f755120, L_0x105599128;
L_0x7f943f755380 .array/port v0x7f943f74eed0, L_0x7f943f755530;
L_0x7f943f755450 .concat [ 32 1 0 0], v0x7f943f74fed0_0, L_0x105599170;
L_0x7f943f755530 .arith/sum 33, L_0x7f943f755450, L_0x1055991b8;
L_0x7f943f7556f0 .array/port v0x7f943f74eed0, L_0x7f943f755900;
L_0x7f943f755790 .concat [ 32 1 0 0], v0x7f943f74fed0_0, L_0x105599200;
L_0x7f943f755900 .arith/sum 33, L_0x7f943f755790, L_0x105599248;
L_0x7f943f755a40 .concat [ 8 8 8 8], L_0x7f943f7556f0, L_0x7f943f755380, L_0x7f943f755080, L_0x7f943f754ee0;
S_0x7f943f74fca0 .scope module, "pc" "PC" 3 39, 13 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "PCWre"
    .port_info 3 /INPUT 32 "PCin"
    .port_info 4 /OUTPUT 32 "PCOut"
v0x7f943f74fed0_0 .var "PCOut", 31 0;
v0x7f943f74ffc0_0 .net "PCWre", 0 0, L_0x7f943f757900;  alias, 1 drivers
v0x7f943f750050_0 .net "PCin", 31 0, L_0x7f943f754d40;  alias, 1 drivers
v0x7f943f750120_0 .net "clk", 0 0, v0x7f943f753400_0;  alias, 1 drivers
v0x7f943f7501b0_0 .var "pc", 31 0;
v0x7f943f750280_0 .net "reset", 0 0, v0x7f943f753c20_0;  alias, 1 drivers
E_0x7f943f74fe80 .event posedge, v0x7f943f750120_0;
S_0x7f943f750390 .scope module, "registerFile" "RegisterFile" 3 49, 14 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "write"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /OUTPUT 32 "out1"
    .port_info 7 /OUTPUT 32 "out2"
L_0x7f943f756500 .functor BUFZ 32, L_0x7f943f7563c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f943f756730 .functor BUFZ 32, L_0x7f943f7565f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f943f750640_0 .net "RegWrite", 0 0, L_0x7f943f757150;  alias, 1 drivers
v0x7f943f750700_0 .net *"_s0", 31 0, L_0x7f943f7563c0;  1 drivers
v0x7f943f7507a0_0 .net *"_s10", 6 0, L_0x7f943f756690;  1 drivers
L_0x1055992d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f943f750860_0 .net *"_s13", 1 0, L_0x1055992d8;  1 drivers
v0x7f943f750910_0 .net *"_s2", 6 0, L_0x7f943f756460;  1 drivers
L_0x105599290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f943f750a00_0 .net *"_s5", 1 0, L_0x105599290;  1 drivers
v0x7f943f750ab0_0 .net *"_s8", 31 0, L_0x7f943f7565f0;  1 drivers
v0x7f943f750b60_0 .net "clk", 0 0, v0x7f943f753400_0;  alias, 1 drivers
v0x7f943f750bf0_0 .net "out1", 31 0, L_0x7f943f756500;  alias, 1 drivers
v0x7f943f750d20_0 .net "out2", 31 0, L_0x7f943f756730;  alias, 1 drivers
v0x7f943f750db0_0 .net "read1", 4 0, L_0x7f943f755da0;  alias, 1 drivers
v0x7f943f750e60_0 .net "read2", 4 0, L_0x7f943f755ec0;  alias, 1 drivers
v0x7f943f750f00 .array "registers", 0 31, 31 0;
v0x7f943f750f90_0 .net "write", 4 0, L_0x7f943f756220;  alias, 1 drivers
v0x7f943f751050_0 .net "writeData", 31 0, L_0x7f943f758a40;  alias, 1 drivers
E_0x7f943f74f3d0 .event negedge, v0x7f943f750120_0;
L_0x7f943f7563c0 .array/port v0x7f943f750f00, L_0x7f943f756460;
L_0x7f943f756460 .concat [ 5 2 0 0], L_0x7f943f755da0, L_0x105599290;
L_0x7f943f7565f0 .array/port v0x7f943f750f00, L_0x7f943f756690;
L_0x7f943f756690 .concat [ 5 2 0 0], L_0x7f943f755ec0, L_0x1055992d8;
S_0x7f943f7511b0 .scope module, "wireDistributor" "WireDistributor" 3 45, 15 2 0, S_0x7f943f4008d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 5 "rs"
    .port_info 3 /OUTPUT 5 "rt"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 16 "immediate"
v0x7f943f751420_0 .net "immediate", 15 0, L_0x7f943f756180;  alias, 1 drivers
v0x7f943f7514f0_0 .net "instruction", 31 0, L_0x7f943f755a40;  alias, 1 drivers
v0x7f943f751580_0 .net "op", 5 0, L_0x7f943f755c80;  alias, 1 drivers
v0x7f943f751630_0 .net "rd", 4 0, L_0x7f943f755f60;  alias, 1 drivers
v0x7f943f7516e0_0 .net "rs", 4 0, L_0x7f943f755da0;  alias, 1 drivers
v0x7f943f7517b0_0 .net "rt", 4 0, L_0x7f943f755ec0;  alias, 1 drivers
L_0x7f943f755c80 .part L_0x7f943f755a40, 26, 6;
L_0x7f943f755da0 .part L_0x7f943f755a40, 21, 5;
L_0x7f943f755ec0 .part L_0x7f943f755a40, 16, 5;
L_0x7f943f755f60 .part L_0x7f943f755a40, 11, 5;
L_0x7f943f756180 .part L_0x7f943f755a40, 0, 16;
    .scope S_0x7f943f74fca0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f943f7501b0_0, 0, 32;
    %load/vec4 v0x7f943f7501b0_0;
    %store/vec4 v0x7f943f74fed0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f943f74fca0;
T_1 ;
    %wait E_0x7f943f74fe80;
    %load/vec4 v0x7f943f750280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f943f7501b0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f943f74ffc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f943f750050_0;
    %store/vec4 v0x7f943f7501b0_0, 0, 32;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7f943f7501b0_0;
    %store/vec4 v0x7f943f74fed0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f943f74eaf0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 168, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 67, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 152, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 156, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 251, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 252, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f943f74eed0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7f943f750390;
T_3 ;
    %vpi_call 14 33 "$readmemb", "registerFile.txt", v0x7f943f750f00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f943f750390;
T_4 ;
    %wait E_0x7f943f74f3d0;
    %load/vec4 v0x7f943f750f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f943f750640_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f943f751050_0;
    %load/vec4 v0x7f943f750f90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f943f750f00, 4, 0;
    %vpi_call 14 45 "$display", "write %d", v0x7f943f750f90_0 {0 0 0};
    %vpi_call 14 46 "$display", "RegWrite %d", v0x7f943f750640_0 {0 0 0};
    %vpi_call 14 47 "$display", "writeData %d", v0x7f943f751050_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f943f74b4f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d750_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f943f74b4f0;
T_6 ;
    %wait E_0x7f943f74b820;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f943f74b870_0, 0, 6;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7f943f74bb50_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x7f943f74c160_0, 0, 6;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x7f943f74c1f0_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x7f943f74bd40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f74d6b0_0, 0, 1;
    %load/vec4 v0x7f943f74d930_0;
    %dup/vec4;
    %load/vec4 v0x7f943f74b870_0;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %load/vec4 v0x7f943f74bb50_0;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %load/vec4 v0x7f943f74c160_0;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %load/vec4 v0x7f943f74c1f0_0;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %load/vec4 v0x7f943f74bd40_0;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f943f74d1e0_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f943f74d270_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f943f74d6b0_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f943f74d750_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f943f74d390_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f943f400df0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f749760_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f943f400df0;
T_8 ;
    %wait E_0x7f943f401050;
    %load/vec4 v0x7f943f401080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x7f943f749810_0;
    %load/vec4 v0x7f943f7498a0_0;
    %add;
    %store/vec4 v0x7f943f7496a0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7f943f749810_0;
    %load/vec4 v0x7f943f7498a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %store/vec4 v0x7f943f7496a0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7f943f749810_0;
    %load/vec4 v0x7f943f7498a0_0;
    %and;
    %store/vec4 v0x7f943f7496a0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7f943f749810_0;
    %load/vec4 v0x7f943f7498a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v0x7f943f7496a0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7f943f7496a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f943f749760_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f749760_0, 0, 1;
T_8.10 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f943f74db20;
T_9 ;
    %vpi_call 10 22 "$readmemb", "dataMemory.txt", v0x7f943f74ded0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f943f74df80_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x7f943f74db20;
T_10 ;
    %wait E_0x7f943f74dcf0;
    %load/vec4 v0x7f943f74e030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 4, v0x7f943f74dd40_0;
    %load/vec4a v0x7f943f74ded0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f943f74df80_0, 4, 8;
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f943f74ded0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f943f74df80_0, 4, 8;
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f943f74ded0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f943f74df80_0, 4, 8;
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f943f74ded0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f943f74df80_0, 4, 8;
T_10.0 ;
    %load/vec4 v0x7f943f74e030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f943f74de30_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7f943f74dd40_0;
    %store/vec4a v0x7f943f74ded0, 4, 0;
    %load/vec4 v0x7f943f74de30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f943f74ded0, 4, 0;
    %load/vec4 v0x7f943f74de30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f943f74ded0, 4, 0;
    %load/vec4 v0x7f943f74de30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7f943f74ded0, 4, 0;
    %vpi_call 10 41 "$display", "DAddr %d", v0x7f943f74dd40_0 {0 0 0};
    %vpi_call 10 42 "$display", "DaraMenRW %d", v0x7f943f74e030_0 {0 0 0};
    %vpi_call 10 43 "$display", "DataOut %d", v0x7f943f74df80_0 {0 0 0};
    %load/vec4 v0x7f943f74dd40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f943f74ded0, 4;
    %vpi_call 10 44 "$display", "DataMem[DAddr]", S<0,vec4,u8> {1 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f943f400670;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f943f753ff0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x7f943f400670;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x7f943f753400_0;
    %inv;
    %assign/vec4 v0x7f943f753400_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f943f400670;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f753c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f943f753400_0, 0, 1;
    %vpi_call 2 80 "$dumpfile", "cpu_ah.vcd" {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x7f943f4008d0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7f943f400670;
T_14 ;
    %wait E_0x7f943f74fe80;
    %load/vec4 v0x7f943f753ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f943f753ff0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0x7f943f753ff0_0;
    %cmp/s;
    %jmp/0xz  T_14.0, 5;
    %vpi_call 2 105 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "CPU_tf.v";
    "CPU.v";
    "./ALU.v";
    "./ALUSelector.v";
    "./PCCalculator.v";
    "./RFSelector.v";
    "./WDSelector.v";
    "./CU.v";
    "./DataMemory.v";
    "./Extend.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./RegisterFile.v";
    "./wireDistributor.v";
