

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Thu Mar 21 11:21:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        test1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.816|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2080083|    3|  2080083|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2080080| 6 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    1|     1921|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   186|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   317|
|Register         |        -|      -|    276|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|    276|   503|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      1|     6|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_330_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_341_p2                     |     +    |      0|  0|  39|          32|           1|
    |AXI_video_strm_V_id_V0_status     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state8                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_149                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op74_read_state6     |    and   |      0|  0|   8|           1|           1|
    |exitcond5_i_fu_325_p2             |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_336_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_fu_350_p2               |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 186|         137|          76|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_dest_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_id_V_blk_n              |   9|          2|    1|          2|
    |AXI_video_strm_V_keep_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_strb_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_V_2_i_phi_fu_252_p4  |  15|          3|    1|          3|
    |ap_phi_mux_p_Val2_s_phi_fu_264_p4        |  15|          3|   24|         72|
    |axi_data_V1_i_reg_181                    |   9|          2|   24|         48|
    |axi_data_V_1_i_reg_224                   |   9|          2|   24|         48|
    |axi_data_V_3_i_reg_284                   |   9|          2|   24|         48|
    |axi_last_V1_i_reg_171                    |   9|          2|    1|          2|
    |axi_last_V_3_i_reg_272                   |   9|          2|    1|          2|
    |eol_2_i_reg_296                          |   9|          2|    1|          2|
    |eol_i_reg_235                            |   9|          2|    1|          2|
    |eol_reg_213                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n                |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    |t_V_3_reg_202                            |   9|          2|   32|         64|
    |t_V_reg_191                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 317|         69|  184|        400|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |axi_data_V1_i_reg_181    |  24|   0|   24|          0|
    |axi_data_V_1_i_reg_224   |  24|   0|   24|          0|
    |axi_data_V_3_i_reg_284   |  24|   0|   24|          0|
    |axi_last_V1_i_reg_171    |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_272   |   1|   0|    1|          0|
    |cols_V_reg_393           |  32|   0|   32|          0|
    |eol_2_i_reg_296          |   1|   0|    1|          0|
    |eol_i_reg_235            |   1|   0|    1|          0|
    |eol_reg_213              |   1|   0|    1|          0|
    |exitcond_i_reg_427       |   1|   0|    1|          0|
    |i_V_reg_422              |  32|   0|   32|          0|
    |rows_V_reg_388           |  32|   0|   32|          0|
    |sof_1_i_fu_100           |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_3_reg_202            |  32|   0|   32|          0|
    |t_V_reg_191              |  32|   0|   32|          0|
    |tmp_data_V_reg_398       |  24|   0|   24|          0|
    |tmp_last_V_reg_406       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 276|   0|  276|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                        | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write                      | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|AXI_video_strm_V_data_V_dout     |  in |   24|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_keep_V_dout     |  in |    3|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_strb_V_dout     |  in |    3|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_user_V_dout     |  in |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_last_V_dout     |  in |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_id_V_dout       |  in |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_empty_n    |  in |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_read       | out |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_dest_V_dout     |  in |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|img_rows_V_dout                  |  in |   32|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n               |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read                  | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout                  |  in |   32|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n               |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read                  | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_0_V_din          | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n       |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write        | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din          | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n       |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write        | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din          | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n       |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write        | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_rows_V_out_din               | out |   32|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n            |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write             | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din               | out |   32|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n            |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write             | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond5_i)
5 --> 
	6  / true
6 --> 
	7  / (exitcond_i)
	5  / (!exitcond_i)
7 --> 
	8  / true
8 --> 
	9  / (eol_2_i)
	8  / (!eol_2_i)
9 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.81>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_dest_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 10 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_id_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 11 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_last_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 12 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %AXI_video_strm_V_user_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 13 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i3* %AXI_video_strm_V_strb_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 14 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i3* %AXI_video_strm_V_keep_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 15 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i24* %AXI_video_strm_V_data_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [25 x i8]* @p_str2)"   --->   Operation 16 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %AXI_video_strm_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %AXI_video_strm_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.90ns)   --->   "%rows_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %img_rows_V)"   --->   Operation 29 'read' 'rows_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (3.90ns)   --->   "%cols_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %img_cols_V)"   --->   Operation 30 'read' 'cols_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %img_rows_V_out, i32 %rows_V)"   --->   Operation 32 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %img_cols_V_out, i32 %cols_V)"   --->   Operation 34 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str41) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 36 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str41)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 37 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:66]   --->   Operation 38 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:67]   --->   Operation 39 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 40 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 41 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 42 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:68]   --->   Operation 43 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str41, i32 %tmp_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:70]   --->   Operation 44 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader232.i.preheader, label %._crit_edge1.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:65]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sof_1_i = alloca i1"   --->   Operation 46 'alloca' 'sof_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.66ns)   --->   "store i1 true, i1* %sof_1_i"   --->   Operation 47 'store' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 48 [1/1] (1.66ns)   --->   "br label %.preheader232.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader232.i.preheader ]"   --->   Operation 49 'phi' 'axi_last_V1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%axi_data_V1_i = phi i24 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader232.i.preheader ]"   --->   Operation 50 'phi' 'axi_data_V1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ %i_V, %5 ], [ 0, %.preheader232.i.preheader ]"   --->   Operation 51 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.43ns)   --->   "%exitcond5_i = icmp eq i32 %t_V, %rows_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 52 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.70ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 54 'add' 'i_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %.exit, label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 56 'specloopname' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 57 'specregionbegin' 'tmp_41_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.66ns)   --->   "br label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 58 'br' <Predicate = (!exitcond5_i)> <Delay = 1.66>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 59 'ret' <Predicate = (exitcond5_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %0 ], [ %j_V, %._crit_edge2.i ]"   --->   Operation 60 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.43ns)   --->   "%exitcond_i = icmp eq i32 %t_V_3, %cols_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 61 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.70ns)   --->   "%j_V = add i32 %t_V_3, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 62 'add' 'j_V' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %._crit_edge2.i ]" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 63 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%axi_data_V_1_i = phi i24 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %._crit_edge2.i ]"   --->   Operation 64 'phi' 'axi_data_V_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %._crit_edge2.i ]" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 65 'phi' 'eol_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 66 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader.i.preheader, label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sof_1_i_load = load i1* %sof_1_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 68 'load' 'sof_1_i_load' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 69 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 70 'specregionbegin' 'tmp_42_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:75]   --->   Operation 71 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.94ns)   --->   "%brmerge_i = or i1 %sof_1_i_load, %eol_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 72 'or' 'brmerge_i' <Predicate = (!exitcond_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.66ns)   --->   "br i1 %brmerge_i, label %._crit_edge2.i, label %3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:76]   --->   Operation 73 'br' <Predicate = (!exitcond_i)> <Delay = 1.66>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_62 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 74 'read' 'empty_62' <Predicate = (!exitcond_i & !brmerge_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_62, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 75 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond_i & !brmerge_i)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_62, 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:81]   --->   Operation 76 'extractvalue' 'tmp_last_V_1' <Predicate = (!exitcond_i & !brmerge_i)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.66ns)   --->   "br label %._crit_edge2.i"   --->   Operation 77 'br' <Predicate = (!exitcond_i & !brmerge_i)> <Delay = 1.66>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]"   --->   Operation 78 'phi' 'axi_last_V_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]"   --->   Operation 79 'phi' 'p_Val2_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = trunc i24 %p_Val2_s to i8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 80 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 81 'partselect' 'tmp_27' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92]   --->   Operation 82 'partselect' 'tmp_28' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_44_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 83 'specregionbegin' 'tmp_44_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 84 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 85 'write' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 86 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_27)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 86 'write' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 87 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_28)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 87 'write' <Predicate = (!exitcond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_44_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94]   --->   Operation 88 'specregionend' 'empty_63' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_42_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:95]   --->   Operation 89 'specregionend' 'empty_64' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.66ns)   --->   "store i1 false, i1* %sof_1_i"   --->   Operation 90 'store' <Predicate = (!exitcond_i)> <Delay = 1.66>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73]   --->   Operation 91 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.66>
ST_7 : Operation 92 [1/1] (1.66ns)   --->   "br label %.preheader.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %.preheader.i.preheader ]"   --->   Operation 93 'phi' 'axi_last_V_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%axi_data_V_3_i = phi i24 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %.preheader.i.preheader ]"   --->   Operation 94 'phi' 'axi_data_V_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %.preheader.i.preheader ]"   --->   Operation 95 'phi' 'eol_2_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %eol_2_i, label %5, label %4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str42) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 97 'specloopname' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_43_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str42)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:96]   --->   Operation 98 'specregionbegin' 'tmp_43_i' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:97]   --->   Operation 99 'specpipeline' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:98]   --->   Operation 100 'speclooptripcount' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_65 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 101 'read' 'empty_65' <Predicate = (!eol_2_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_65, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 102 'extractvalue' 'tmp_data_V_2' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_65, 4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:100]   --->   Operation 103 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str42, i32 %tmp_43_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 104 'specregionend' 'empty_66' <Predicate = (!eol_2_i)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:103]   --->   Operation 105 'br' <Predicate = (!eol_2_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_41_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:104]   --->   Operation 106 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader232.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:71]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10    (specifcore       ) [ 0000000000]
StgValue_11    (specifcore       ) [ 0000000000]
StgValue_12    (specifcore       ) [ 0000000000]
StgValue_13    (specifcore       ) [ 0000000000]
StgValue_14    (specifcore       ) [ 0000000000]
StgValue_15    (specifcore       ) [ 0000000000]
StgValue_16    (specifcore       ) [ 0000000000]
StgValue_17    (specinterface    ) [ 0000000000]
StgValue_18    (specinterface    ) [ 0000000000]
StgValue_19    (specinterface    ) [ 0000000000]
StgValue_20    (specinterface    ) [ 0000000000]
StgValue_21    (specinterface    ) [ 0000000000]
StgValue_22    (specinterface    ) [ 0000000000]
StgValue_23    (specinterface    ) [ 0000000000]
StgValue_24    (specinterface    ) [ 0000000000]
StgValue_25    (specinterface    ) [ 0000000000]
StgValue_26    (specinterface    ) [ 0000000000]
StgValue_27    (specinterface    ) [ 0000000000]
StgValue_28    (specinterface    ) [ 0000000000]
rows_V         (read             ) [ 0011111111]
cols_V         (read             ) [ 0011111111]
StgValue_31    (specinterface    ) [ 0000000000]
StgValue_32    (write            ) [ 0000000000]
StgValue_33    (specinterface    ) [ 0000000000]
StgValue_34    (write            ) [ 0000000000]
StgValue_35    (br               ) [ 0000000000]
StgValue_36    (specloopname     ) [ 0000000000]
tmp_i          (specregionbegin  ) [ 0000000000]
StgValue_38    (specpipeline     ) [ 0000000000]
StgValue_39    (speclooptripcount) [ 0000000000]
empty          (read             ) [ 0000000000]
tmp_data_V     (extractvalue     ) [ 0001111111]
tmp_user_V     (extractvalue     ) [ 0010000000]
tmp_last_V     (extractvalue     ) [ 0001111111]
empty_61       (specregionend    ) [ 0000000000]
StgValue_45    (br               ) [ 0000000000]
sof_1_i        (alloca           ) [ 0001111111]
StgValue_47    (store            ) [ 0000000000]
StgValue_48    (br               ) [ 0001111111]
axi_last_V1_i  (phi              ) [ 0000111000]
axi_data_V1_i  (phi              ) [ 0000111000]
t_V            (phi              ) [ 0000100000]
exitcond5_i    (icmp             ) [ 0000111111]
StgValue_53    (speclooptripcount) [ 0000000000]
i_V            (add              ) [ 0001111111]
StgValue_55    (br               ) [ 0000000000]
StgValue_56    (specloopname     ) [ 0000000000]
tmp_41_i       (specregionbegin  ) [ 0000011111]
StgValue_58    (br               ) [ 0000111111]
StgValue_59    (ret              ) [ 0000000000]
t_V_3          (phi              ) [ 0000010000]
exitcond_i     (icmp             ) [ 0000011000]
j_V            (add              ) [ 0000111111]
eol            (phi              ) [ 0000011110]
axi_data_V_1_i (phi              ) [ 0000011110]
eol_i          (phi              ) [ 0000011110]
StgValue_66    (speclooptripcount) [ 0000000000]
StgValue_67    (br               ) [ 0000000000]
sof_1_i_load   (load             ) [ 0000000000]
StgValue_69    (specloopname     ) [ 0000000000]
tmp_42_i       (specregionbegin  ) [ 0000000000]
StgValue_71    (specpipeline     ) [ 0000000000]
brmerge_i      (or               ) [ 0000111111]
StgValue_73    (br               ) [ 0000000000]
empty_62       (read             ) [ 0000000000]
tmp_data_V_1   (extractvalue     ) [ 0000000000]
tmp_last_V_1   (extractvalue     ) [ 0000000000]
StgValue_77    (br               ) [ 0000000000]
axi_last_V_2_i (phi              ) [ 0000111111]
p_Val2_s       (phi              ) [ 0000111111]
tmp            (trunc            ) [ 0000000000]
tmp_27         (partselect       ) [ 0000000000]
tmp_28         (partselect       ) [ 0000000000]
tmp_44_i       (specregionbegin  ) [ 0000000000]
StgValue_84    (specprotocol     ) [ 0000000000]
StgValue_85    (write            ) [ 0000000000]
StgValue_86    (write            ) [ 0000000000]
StgValue_87    (write            ) [ 0000000000]
empty_63       (specregionend    ) [ 0000000000]
empty_64       (specregionend    ) [ 0000000000]
StgValue_90    (store            ) [ 0000000000]
StgValue_91    (br               ) [ 0000111111]
StgValue_92    (br               ) [ 0000111111]
axi_last_V_3_i (phi              ) [ 0001100011]
axi_data_V_3_i (phi              ) [ 0001100011]
eol_2_i        (phi              ) [ 0000000010]
StgValue_96    (br               ) [ 0000000000]
StgValue_97    (specloopname     ) [ 0000000000]
tmp_43_i       (specregionbegin  ) [ 0000000000]
StgValue_99    (specpipeline     ) [ 0000000000]
StgValue_100   (speclooptripcount) [ 0000000000]
empty_65       (read             ) [ 0000000000]
tmp_data_V_2   (extractvalue     ) [ 0000111111]
tmp_last_V_2   (extractvalue     ) [ 0000111111]
empty_66       (specregionend    ) [ 0000000000]
StgValue_105   (br               ) [ 0000111111]
empty_67       (specregionend    ) [ 0000000000]
StgValue_107   (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_rows_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_cols_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="sof_1_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rows_V_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cols_V_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_32_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_34_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="34" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="3" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_62/6 empty_65/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_85_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_85/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_86_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_87_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_87/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="axi_last_V1_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V1_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="axi_last_V1_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="2"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="axi_data_V1_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="2"/>
<pin id="183" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V1_i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="axi_data_V1_i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="24" slack="2"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="t_V_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="t_V_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="t_V_3_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="t_V_3_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="eol_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="eol_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="axi_data_V_1_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="24" slack="2"/>
<pin id="226" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="axi_data_V_1_i_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="24" slack="2"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="24" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i/6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="eol_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="2"/>
<pin id="237" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol_i (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="eol_i_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="2"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="axi_last_V_2_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="axi_last_V_2_i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_Val2_s_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_s_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="24" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="axi_last_V_3_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="axi_last_V_3_i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="2"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i/8 "/>
</bind>
</comp>

<comp id="284" class="1005" name="axi_data_V_3_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="1"/>
<pin id="286" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="axi_data_V_3_i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="24" slack="2"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i/8 "/>
</bind>
</comp>

<comp id="296" class="1005" name="eol_2_i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="eol_2_i_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="2"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="34" slack="0"/>
<pin id="308" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/6 tmp_data_V_2/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="34" slack="0"/>
<pin id="313" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/6 tmp_last_V_2/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_user_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="34" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_47_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="exitcond5_i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="3"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="4"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sof_1_i_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="3"/>
<pin id="349" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_load/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="brmerge_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_27_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="24" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="5" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_28_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="24" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="StgValue_90_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="3"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/6 "/>
</bind>
</comp>

<comp id="388" class="1005" name="rows_V_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="3"/>
<pin id="390" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="393" class="1005" name="cols_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="4"/>
<pin id="395" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_data_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="24" slack="2"/>
<pin id="400" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_last_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="2"/>
<pin id="408" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="411" class="1005" name="sof_1_i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i "/>
</bind>
</comp>

<comp id="418" class="1005" name="exitcond5_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="422" class="1005" name="i_V_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="427" class="1005" name="exitcond_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="431" class="1005" name="j_V_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_data_V_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_last_V_2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="104" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="110" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="96" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="180"><net_src comp="174" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="190"><net_src comp="184" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="171" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="233"><net_src comp="181" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="258"><net_src comp="216" pin="4"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="270"><net_src comp="227" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="282"><net_src comp="213" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="294"><net_src comp="224" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="305"><net_src comp="235" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="132" pin="8"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="314"><net_src comp="132" pin="8"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="319"><net_src comp="132" pin="8"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="70" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="195" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="195" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="206" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="206" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="239" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="264" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="264" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="88" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="378"><net_src comp="84" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="264" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="90" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="104" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="396"><net_src comp="110" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="401"><net_src comp="306" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="409"><net_src comp="311" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="414"><net_src comp="100" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="421"><net_src comp="325" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="330" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="430"><net_src comp="336" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="341" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="442"><net_src comp="306" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="447"><net_src comp="311" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="299" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
	Port: img_rows_V_out | {1 }
	Port: img_cols_V_out | {1 }
 - Input state : 
	Port: AXIvideo2Mat : AXI_video_strm_V_data_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_keep_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_strb_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_user_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_last_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_id_V | {2 6 8 }
	Port: AXIvideo2Mat : AXI_video_strm_V_dest_V | {2 6 8 }
	Port: AXIvideo2Mat : img_rows_V | {1 }
	Port: AXIvideo2Mat : img_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		empty_61 : 1
		StgValue_45 : 1
	State 3
		StgValue_47 : 1
	State 4
		exitcond5_i : 1
		i_V : 1
		StgValue_55 : 2
	State 5
		exitcond_i : 1
		j_V : 1
	State 6
		brmerge_i : 1
		StgValue_73 : 1
		axi_last_V_2_i : 2
		p_Val2_s : 2
		tmp : 3
		tmp_27 : 3
		tmp_28 : 3
		StgValue_85 : 4
		StgValue_86 : 4
		StgValue_87 : 4
		empty_63 : 1
		empty_64 : 1
	State 7
	State 8
		StgValue_96 : 1
		empty_66 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_V_fu_330        |    0    |    39   |
|          |        j_V_fu_341        |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |    exitcond5_i_fu_325    |    0    |    18   |
|          |     exitcond_i_fu_336    |    0    |    18   |
|----------|--------------------------|---------|---------|
|    or    |     brmerge_i_fu_350     |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |    rows_V_read_fu_104    |    0    |    0    |
|   read   |    cols_V_read_fu_110    |    0    |    0    |
|          |      grp_read_fu_132     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | StgValue_32_write_fu_116 |    0    |    0    |
|          | StgValue_34_write_fu_124 |    0    |    0    |
|   write  | StgValue_85_write_fu_150 |    0    |    0    |
|          | StgValue_86_write_fu_157 |    0    |    0    |
|          | StgValue_87_write_fu_164 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_306        |    0    |    0    |
|extractvalue|        grp_fu_311        |    0    |    0    |
|          |     tmp_user_V_fu_316    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        tmp_fu_356        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_27_fu_361      |    0    |    0    |
|          |       tmp_28_fu_372      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   122   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| axi_data_V1_i_reg_181|   24   |
|axi_data_V_1_i_reg_224|   24   |
|axi_data_V_3_i_reg_284|   24   |
| axi_last_V1_i_reg_171|    1   |
|axi_last_V_2_i_reg_247|    1   |
|axi_last_V_3_i_reg_272|    1   |
|    cols_V_reg_393    |   32   |
|    eol_2_i_reg_296   |    1   |
|     eol_i_reg_235    |    1   |
|      eol_reg_213     |    1   |
|  exitcond5_i_reg_418 |    1   |
|  exitcond_i_reg_427  |    1   |
|      i_V_reg_422     |   32   |
|      j_V_reg_431     |   32   |
|   p_Val2_s_reg_260   |   24   |
|    rows_V_reg_388    |   32   |
|    sof_1_i_reg_411   |    1   |
|     t_V_3_reg_202    |   32   |
|      t_V_reg_191     |   32   |
| tmp_data_V_2_reg_439 |   24   |
|  tmp_data_V_reg_398  |   24   |
| tmp_last_V_2_reg_444 |    1   |
|  tmp_last_V_reg_406  |    1   |
+----------------------+--------+
|         Total        |   347  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| eol_i_reg_235 |  p0  |   2  |   1  |    2   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  1.664  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   347  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   347  |   131  |
+-----------+--------+--------+--------+
