// Seed: 4137226162
module module_0 (
    input logic id_0
    , id_3,
    input reg id_1,
    output id_2
);
  reg id_4;
  assign id_3 = id_3 ^ id_3;
  assign id_4 = id_3;
  initial id_3 <= id_1;
endmodule
