{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699035448357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699035448365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:17:28 2023 " "Processing started: Fri Nov 03 12:17:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699035448365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699035448365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699035448365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699035449121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699035449121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behaivoral " "Found design unit 1: vga-behaivoral" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699035460991 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699035460991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699035460991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699035461035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(115) " "VHDL Process Statement warning at vga.vhd(115): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(115) " "VHDL Process Statement warning at vga.vhd(115): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(119) " "VHDL Process Statement warning at vga.vhd(119): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(119) " "VHDL Process Statement warning at vga.vhd(119): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(123) " "VHDL Process Statement warning at vga.vhd(123): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(123) " "VHDL Process Statement warning at vga.vhd(123): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(127) " "VHDL Process Statement warning at vga.vhd(127): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461038 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(127) " "VHDL Process Statement warning at vga.vhd(127): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(131) " "VHDL Process Statement warning at vga.vhd(131): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(131) " "VHDL Process Statement warning at vga.vhd(131): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(135) " "VHDL Process Statement warning at vga.vhd(135): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(135) " "VHDL Process Statement warning at vga.vhd(135): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(139) " "VHDL Process Statement warning at vga.vhd(139): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(139) " "VHDL Process Statement warning at vga.vhd(139): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(143) " "VHDL Process Statement warning at vga.vhd(143): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(143) " "VHDL Process Statement warning at vga.vhd(143): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(147) " "VHDL Process Statement warning at vga.vhd(147): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(147) " "VHDL Process Statement warning at vga.vhd(147): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461039 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(151) " "VHDL Process Statement warning at vga.vhd(151): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(151) " "VHDL Process Statement warning at vga.vhd(151): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(155) " "VHDL Process Statement warning at vga.vhd(155): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(155) " "VHDL Process Statement warning at vga.vhd(155): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(159) " "VHDL Process Statement warning at vga.vhd(159): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(159) " "VHDL Process Statement warning at vga.vhd(159): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(163) " "VHDL Process Statement warning at vga.vhd(163): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(163) " "VHDL Process Statement warning at vga.vhd(163): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(167) " "VHDL Process Statement warning at vga.vhd(167): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(167) " "VHDL Process Statement warning at vga.vhd(167): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461040 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(175) " "VHDL Process Statement warning at vga.vhd(175): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(175) " "VHDL Process Statement warning at vga.vhd(175): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(179) " "VHDL Process Statement warning at vga.vhd(179): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(179) " "VHDL Process Statement warning at vga.vhd(179): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(183) " "VHDL Process Statement warning at vga.vhd(183): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(183) " "VHDL Process Statement warning at vga.vhd(183): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(187) " "VHDL Process Statement warning at vga.vhd(187): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(187) " "VHDL Process Statement warning at vga.vhd(187): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(191) " "VHDL Process Statement warning at vga.vhd(191): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(191) " "VHDL Process Statement warning at vga.vhd(191): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(195) " "VHDL Process Statement warning at vga.vhd(195): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461041 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(195) " "VHDL Process Statement warning at vga.vhd(195): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(199) " "VHDL Process Statement warning at vga.vhd(199): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(199) " "VHDL Process Statement warning at vga.vhd(199): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(203) " "VHDL Process Statement warning at vga.vhd(203): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(203) " "VHDL Process Statement warning at vga.vhd(203): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(207) " "VHDL Process Statement warning at vga.vhd(207): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(207) " "VHDL Process Statement warning at vga.vhd(207): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(211) " "VHDL Process Statement warning at vga.vhd(211): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(211) " "VHDL Process Statement warning at vga.vhd(211): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(215) " "VHDL Process Statement warning at vga.vhd(215): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(215) " "VHDL Process Statement warning at vga.vhd(215): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461042 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(219) " "VHDL Process Statement warning at vga.vhd(219): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(219) " "VHDL Process Statement warning at vga.vhd(219): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(223) " "VHDL Process Statement warning at vga.vhd(223): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(223) " "VHDL Process Statement warning at vga.vhd(223): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(227) " "VHDL Process Statement warning at vga.vhd(227): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(227) " "VHDL Process Statement warning at vga.vhd(227): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(231) " "VHDL Process Statement warning at vga.vhd(231): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(231) " "VHDL Process Statement warning at vga.vhd(231): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(235) " "VHDL Process Statement warning at vga.vhd(235): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(235) " "VHDL Process Statement warning at vga.vhd(235): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(239) " "VHDL Process Statement warning at vga.vhd(239): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461043 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(239) " "VHDL Process Statement warning at vga.vhd(239): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(243) " "VHDL Process Statement warning at vga.vhd(243): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(243) " "VHDL Process Statement warning at vga.vhd(243): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(247) " "VHDL Process Statement warning at vga.vhd(247): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(247) " "VHDL Process Statement warning at vga.vhd(247): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(251) " "VHDL Process Statement warning at vga.vhd(251): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(251) " "VHDL Process Statement warning at vga.vhd(251): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(255) " "VHDL Process Statement warning at vga.vhd(255): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(255) " "VHDL Process Statement warning at vga.vhd(255): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(259) " "VHDL Process Statement warning at vga.vhd(259): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(259) " "VHDL Process Statement warning at vga.vhd(259): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461044 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(263) " "VHDL Process Statement warning at vga.vhd(263): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(263) " "VHDL Process Statement warning at vga.vhd(263): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(267) " "VHDL Process Statement warning at vga.vhd(267): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(267) " "VHDL Process Statement warning at vga.vhd(267): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(271) " "VHDL Process Statement warning at vga.vhd(271): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(271) " "VHDL Process Statement warning at vga.vhd(271): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(275) " "VHDL Process Statement warning at vga.vhd(275): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(275) " "VHDL Process Statement warning at vga.vhd(275): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(279) " "VHDL Process Statement warning at vga.vhd(279): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(279) " "VHDL Process Statement warning at vga.vhd(279): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(283) " "VHDL Process Statement warning at vga.vhd(283): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461045 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(283) " "VHDL Process Statement warning at vga.vhd(283): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(287) " "VHDL Process Statement warning at vga.vhd(287): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(287) " "VHDL Process Statement warning at vga.vhd(287): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(291) " "VHDL Process Statement warning at vga.vhd(291): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(291) " "VHDL Process Statement warning at vga.vhd(291): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(295) " "VHDL Process Statement warning at vga.vhd(295): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(295) " "VHDL Process Statement warning at vga.vhd(295): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(299) " "VHDL Process Statement warning at vga.vhd(299): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(299) " "VHDL Process Statement warning at vga.vhd(299): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(303) " "VHDL Process Statement warning at vga.vhd(303): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(303) " "VHDL Process Statement warning at vga.vhd(303): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461046 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(307) " "VHDL Process Statement warning at vga.vhd(307): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(307) " "VHDL Process Statement warning at vga.vhd(307): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(311) " "VHDL Process Statement warning at vga.vhd(311): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(311) " "VHDL Process Statement warning at vga.vhd(311): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(315) " "VHDL Process Statement warning at vga.vhd(315): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(315) " "VHDL Process Statement warning at vga.vhd(315): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(319) " "VHDL Process Statement warning at vga.vhd(319): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(319) " "VHDL Process Statement warning at vga.vhd(319): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(323) " "VHDL Process Statement warning at vga.vhd(323): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(323) " "VHDL Process Statement warning at vga.vhd(323): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(327) " "VHDL Process Statement warning at vga.vhd(327): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461047 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(327) " "VHDL Process Statement warning at vga.vhd(327): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(331) " "VHDL Process Statement warning at vga.vhd(331): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(331) " "VHDL Process Statement warning at vga.vhd(331): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(335) " "VHDL Process Statement warning at vga.vhd(335): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(335) " "VHDL Process Statement warning at vga.vhd(335): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(339) " "VHDL Process Statement warning at vga.vhd(339): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(339) " "VHDL Process Statement warning at vga.vhd(339): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(343) " "VHDL Process Statement warning at vga.vhd(343): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(343) " "VHDL Process Statement warning at vga.vhd(343): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(347) " "VHDL Process Statement warning at vga.vhd(347): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461048 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(347) " "VHDL Process Statement warning at vga.vhd(347): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(351) " "VHDL Process Statement warning at vga.vhd(351): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(351) " "VHDL Process Statement warning at vga.vhd(351): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(355) " "VHDL Process Statement warning at vga.vhd(355): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(355) " "VHDL Process Statement warning at vga.vhd(355): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(359) " "VHDL Process Statement warning at vga.vhd(359): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(359) " "VHDL Process Statement warning at vga.vhd(359): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(363) " "VHDL Process Statement warning at vga.vhd(363): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461049 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(363) " "VHDL Process Statement warning at vga.vhd(363): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461050 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(367) " "VHDL Process Statement warning at vga.vhd(367): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461050 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(367) " "VHDL Process Statement warning at vga.vhd(367): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461050 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(371) " "VHDL Process Statement warning at vga.vhd(371): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461050 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(371) " "VHDL Process Statement warning at vga.vhd(371): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699035461050 "|vga"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699035462540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699035463701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699035463701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1093 " "Implemented 1093 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699035463770 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699035463770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1074 " "Implemented 1074 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699035463770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699035463770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699035463791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:17:43 2023 " "Processing ended: Fri Nov 03 12:17:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699035463791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699035463791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699035463791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699035463791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699035465185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699035465194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:17:44 2023 " "Processing started: Fri Nov 03 12:17:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699035465194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699035465194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699035465194 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699035465392 ""}
{ "Info" "0" "" "Project  = Practica10" {  } {  } 0 0 "Project  = Practica10" 0 0 "Fitter" 0 0 1699035465393 ""}
{ "Info" "0" "" "Revision = Practica10" {  } {  } 0 0 "Revision = Practica10" 0 0 "Fitter" 0 0 1699035465393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699035465495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699035465496 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica10 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Practica10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699035465509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699035465553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699035465553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699035465771 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699035465782 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699035466203 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699035466203 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699035466208 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699035466208 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699035466210 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699035466210 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699035466210 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699035466210 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699035466211 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica10.sdc " "Synopsys Design Constraints File file not found: 'Practica10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699035467002 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699035467002 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699035467008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699035467008 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699035467008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699035467077 ""}  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699035467077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj_pixel  " "Automatically promoted node reloj_pixel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699035467077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reloj_pixel~0 " "Destination node reloj_pixel~0" {  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 1842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699035467077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699035467077 ""}  } { { "vga.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/vga.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699035467077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699035467498 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699035467499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699035467499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699035467500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699035467500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699035467501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699035467501 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699035467501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699035467521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699035467522 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699035467522 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699035467611 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699035467618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699035469296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699035469493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699035469519 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699035471348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699035471348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699035471896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699035473485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699035473485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699035474159 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699035474159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699035474163 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699035474368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699035474379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699035475021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699035475022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699035475904 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699035476636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/output_files/Practica10.fit.smsg " "Generated suppressed messages file C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/output_files/Practica10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699035476992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699035477652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:17:57 2023 " "Processing ended: Fri Nov 03 12:17:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699035477652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699035477652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699035477652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699035477652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699035478897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699035478906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:17:58 2023 " "Processing started: Fri Nov 03 12:17:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699035478906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699035478906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699035478906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699035479383 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699035481255 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699035481418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699035482485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:02 2023 " "Processing ended: Fri Nov 03 12:18:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699035482485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699035482485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699035482485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699035482485 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699035483133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699035483840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699035483848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:03 2023 " "Processing started: Fri Nov 03 12:18:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699035483848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699035483848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica10 -c Practica10 " "Command: quartus_sta Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699035483849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699035484035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699035484692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699035484692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035484734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035484734 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica10.sdc " "Synopsys Design Constraints File file not found: 'Practica10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699035485040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035485040 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699035485042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_pixel reloj_pixel " "create_clock -period 1.000 -name reloj_pixel reloj_pixel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699035485042 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699035485042 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699035485045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699035485045 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699035485046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699035485056 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699035485061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699035485062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.064 " "Worst-case setup slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -66.516 reloj_pixel  " "   -2.064             -66.516 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769              -1.769 clk50MHz  " "   -1.769              -1.769 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035485066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 reloj_pixel  " "    0.396               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.518               0.000 clk50MHz  " "    1.518               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035485071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699035485075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699035485079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 clk50MHz  " "   -3.000             -14.224 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 reloj_pixel  " "   -1.403             -61.732 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035485238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035485238 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699035485253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699035485279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699035486333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699035486458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699035486463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.827 " "Worst-case setup slack is -1.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827             -57.637 reloj_pixel  " "   -1.827             -57.637 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.574              -1.574 clk50MHz  " "   -1.574              -1.574 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035486466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 reloj_pixel  " "    0.371               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.406               0.000 clk50MHz  " "    1.406               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035486470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699035486473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699035486518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 clk50MHz  " "   -3.000             -14.224 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 reloj_pixel  " "   -1.403             -61.732 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035486523 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699035486577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699035486827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699035486829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.533 " "Worst-case setup slack is -0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -0.533 clk50MHz  " "   -0.533              -0.533 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -3.404 reloj_pixel  " "   -0.288              -3.404 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035486833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 reloj_pixel  " "    0.141               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 clk50MHz  " "    0.678               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035486838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699035486843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699035486847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.234 clk50MHz  " "   -3.000             -11.234 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 reloj_pixel  " "   -1.000             -44.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699035486850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699035486850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699035487819 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699035487825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699035487880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:07 2023 " "Processing ended: Fri Nov 03 12:18:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699035487880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699035487880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699035487880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699035487880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699035489019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699035489029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:08 2023 " "Processing started: Fri Nov 03 12:18:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699035489029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699035489029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699035489029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699035489814 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1699035489859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica10.vo C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/simulation/modelsim/ simulation " "Generated file Practica10.vo in folder \"C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699035490088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699035490132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:10 2023 " "Processing ended: Fri Nov 03 12:18:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699035490132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699035490132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699035490132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699035490132 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 143 s " "Quartus Prime Full Compilation was successful. 0 errors, 143 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699035490776 ""}
