Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: mircoprogram_controlled_datapath_system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mircoprogram_controlled_datapath_system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mircoprogram_controlled_datapath_system"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : mircoprogram_controlled_datapath_system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/xor_gate.vhd" in Library work.
Architecture behavioral of Entity xor_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/and_gate.vhd" in Library work.
Architecture and_gate_behavioral of Entity and_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/half_adder.vhd" in Library work.
Architecture half_adder_behavioral of Entity half_adder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/or_gate.vhd" in Library work.
Architecture or_gate_behaviour of Entity or_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/not_gate.vhd" in Library work.
Architecture behavioral of Entity not_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/full_adder.vhd" in Library work.
Architecture full_adder_behavioral of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/two_input_multiplexer.vhd" in Library work.
Architecture two_input_multiplexer_behavioral of Entity two_input_multiplexer is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_LAC.vhd" in Library work.
Architecture behavioral of Entity four_bit_lac is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_adder.vhd" in Library work.
Architecture n_bit_adder_behavioral of Entity n_bit_adder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_input_multiplexer.vhd" in Library work.
Architecture behavioral of Entity four_input_multiplexer is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_xor_control.vhd" in Library work.
Architecture behavioral of Entity nbit_xor_control is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_lac_adder.vhd" in Library work.
Architecture four_bit_lac_adder_behavioral of Entity four_bit_lac_adder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/D_flipflop.vhd" in Library work.
Architecture behavioral of Entity d_flipflop is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/tri_buff.vhd" in Library work.
Architecture behavioral of Entity tri_buff is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/LogicSlice.vhd" in Library work.
Architecture behavioral of Entity logicslice is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_two_input_mux.vhd" in Library work.
Architecture nbit_two_input_mux_architecture of Entity nbit_two_input_mux is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_adder_subtractor.vhd" in Library work.
Architecture behavorial of Entity four_bit_adder_subtractor is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/register_file_cell.vhd" in Library work.
Architecture behavioral of Entity register_file_cell is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_2_input_mux.vhd" in Library work.
Architecture behavioral of Entity n_bit_2_input_mux is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_register.vhd" in Library work.
Architecture behavioral of Entity n_bit_register is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/shift_control_logic.vhd" in Library work.
Architecture behavioral of Entity shift_control_logic is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_shifter_rotator_unit.vhd" in Library work.
Architecture behavioral of Entity n_bit_shifter_rotator_unit is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_arithmetic_unit.vhd" in Library work.
Architecture behavioral of Entity four_bit_arithmetic_unit is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_logic_unit.vhd" in Library work.
Architecture behavioral of Entity nbit_logic_unit is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/three_to_eight_decoder.vhd" in Library work.
Architecture with_select_arch of Entity three_to_eight_decoder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_rfc_register.vhd" in Library work.
Architecture behavioral of Entity n_bit_rfc_register is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_incrementer.vhd" in Library work.
Architecture behavioral of Entity n_bit_incrementer is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_two_input_mux.vhd" in Library work.
Architecture behavioral of Entity n_bit_two_input_mux is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/eight_n_bit_register_file.vhd" in Library work.
Architecture behavioral of Entity eight_n_bit_register_file is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_alu.vhd" in Library work.
Architecture behavioral of Entity four_bit_alu is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_shifter.vhd" in Library work.
Architecture behavioral of Entity four_bit_shifter is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_register_hold-load.vhd" in Library work.
Architecture behavioral of Entity n_bit_register_hold_load is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/one_bit_four_input_mux.vhd" in Library work.
Architecture behavioral of Entity one_bit_four_input_mux is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/FunctionDecoder.vhd" in Library work.
Architecture behavioral of Entity functiondecoder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_synchronous_counter_parallel.vhd" in Library work.
Architecture behavioral of Entity nbit_synchronous_counter_parallel is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Output_ROM_Generic.vhd" in Library work.
Architecture behavioral of Entity output_rom_generic is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Control.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Data_path.vhd" in Library work.
Architecture behavioral of Entity data_path is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/mircoprogram_controlled_datapath_system.vhd" in Library work.
Architecture behavioral of Entity mircoprogram_controlled_datapath_system is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mircoprogram_controlled_datapath_system> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Data_path> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <one_bit_four_input_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FunctionDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nbit_synchronous_counter_parallel> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <Output_ROM_Generic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nbit_two_input_mux> in library <work> (architecture <nbit_two_input_mux_architecture>) with generics.
	n = 4

Analyzing hierarchy for entity <eight_n_bit_register_file> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <four_bit_alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <four_bit_shifter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <n_bit_register_hold_load> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <n_bit_incrementer> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <n_bit_two_input_mux> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <n_bit_register> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <two_input_multiplexer> in library <work> (architecture <two_input_multiplexer_behavioral>).

Analyzing hierarchy for entity <three_to_eight_decoder> in library <work> (architecture <with_select_arch>).

Analyzing hierarchy for entity <n_bit_rfc_register> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <four_bit_arithmetic_unit> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <nbit_logic_unit> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <nbit_two_input_mux> in library <work> (architecture <nbit_two_input_mux_architecture>) with generics.
	n = 4

Analyzing hierarchy for entity <shift_control_logic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <n_bit_shifter_rotator_unit> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <n_bit_2_input_mux> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <half_adder_behavioral>).

Analyzing hierarchy for entity <D_flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <not_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <and_gate> in library <work> (architecture <and_gate_behavioral>).

Analyzing hierarchy for entity <or_gate> in library <work> (architecture <or_gate_behaviour>).

Analyzing hierarchy for entity <register_file_cell> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nbit_two_input_mux> in library <work> (architecture <nbit_two_input_mux_architecture>) with generics.
	n = 4

Analyzing hierarchy for entity <four_bit_adder_subtractor> in library <work> (architecture <behavorial>) with generics.
	n = 4

Analyzing hierarchy for entity <LogicSlice> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <two_input_multiplexer> in library <work> (architecture <two_input_multiplexer_behavioral>).

Analyzing hierarchy for entity <four_input_multiplexer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <xor_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D_flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <tri_buff> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nbit_xor_control> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <four_bit_lac_adder> in library <work> (architecture <four_bit_lac_adder_behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <not_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <and_gate> in library <work> (architecture <and_gate_behavioral>).

Analyzing hierarchy for entity <or_gate> in library <work> (architecture <or_gate_behaviour>).

Analyzing hierarchy for entity <two_input_multiplexer> in library <work> (architecture <two_input_multiplexer_behavioral>).

Analyzing hierarchy for entity <xor_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <four_bit_LAC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <n_bit_adder> in library <work> (architecture <n_bit_adder_behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <not_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <and_gate> in library <work> (architecture <and_gate_behavioral>).

Analyzing hierarchy for entity <or_gate> in library <work> (architecture <or_gate_behaviour>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <full_adder_behavioral>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <half_adder_behavioral>).

Analyzing hierarchy for entity <or_gate> in library <work> (architecture <or_gate_behaviour>).

Analyzing hierarchy for entity <xor_gate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <and_gate> in library <work> (architecture <and_gate_behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mircoprogram_controlled_datapath_system> in library <work> (Architecture <behavioral>).
Entity <mircoprogram_controlled_datapath_system> analyzed. Unit <mircoprogram_controlled_datapath_system> generated.

Analyzing Entity <Control> in library <work> (Architecture <behavioral>).
Entity <Control> analyzed. Unit <Control> generated.

Analyzing Entity <one_bit_four_input_mux> in library <work> (Architecture <behavioral>).
Entity <one_bit_four_input_mux> analyzed. Unit <one_bit_four_input_mux> generated.

Analyzing Entity <FunctionDecoder> in library <work> (Architecture <behavioral>).
Entity <FunctionDecoder> analyzed. Unit <FunctionDecoder> generated.

Analyzing generic Entity <nbit_synchronous_counter_parallel> in library <work> (Architecture <behavioral>).
	n = 4
WARNING:Xst:754 - "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_synchronous_counter_parallel.vhd" line 73: Unconnected inout port 'qnot' of component 'n_bit_register'.
Entity <nbit_synchronous_counter_parallel> analyzed. Unit <nbit_synchronous_counter_parallel> generated.

Analyzing generic Entity <n_bit_incrementer> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_incrementer> analyzed. Unit <n_bit_incrementer> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <half_adder_behavioral>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing Entity <xor_gate> in library <work> (Architecture <behavioral>).
Entity <xor_gate> analyzed. Unit <xor_gate> generated.

Analyzing Entity <and_gate> in library <work> (Architecture <and_gate_behavioral>).
Entity <and_gate> analyzed. Unit <and_gate> generated.

Analyzing generic Entity <n_bit_two_input_mux> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_two_input_mux> analyzed. Unit <n_bit_two_input_mux> generated.

Analyzing Entity <two_input_multiplexer> in library <work> (Architecture <two_input_multiplexer_behavioral>).
Entity <two_input_multiplexer> analyzed. Unit <two_input_multiplexer> generated.

Analyzing Entity <not_gate> in library <work> (Architecture <behavioral>).
Entity <not_gate> analyzed. Unit <not_gate> generated.

Analyzing Entity <or_gate> in library <work> (Architecture <or_gate_behaviour>).
Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <n_bit_register> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_register> analyzed. Unit <n_bit_register> generated.

Analyzing Entity <D_flipflop> in library <work> (Architecture <behavioral>).
Entity <D_flipflop> analyzed. Unit <D_flipflop> generated.

Analyzing Entity <Output_ROM_Generic> in library <work> (Architecture <behavioral>).
Entity <Output_ROM_Generic> analyzed. Unit <Output_ROM_Generic> generated.

Analyzing generic Entity <Data_path> in library <work> (Architecture <behavioral>).
	n = 4
WARNING:Xst:753 - "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Data_path.vhd" line 108: Unconnected output port 'C_out' of component 'four_bit_alu'.
WARNING:Xst:754 - "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Data_path.vhd" line 110: Unconnected inout port 'Qbar_out' of component 'n_bit_register_hold_load'.
Entity <Data_path> analyzed. Unit <Data_path> generated.

Analyzing generic Entity <nbit_two_input_mux.1> in library <work> (Architecture <nbit_two_input_mux_architecture>).
	n = 4
Entity <nbit_two_input_mux.1> analyzed. Unit <nbit_two_input_mux.1> generated.

Analyzing generic Entity <eight_n_bit_register_file> in library <work> (Architecture <behavioral>).
	n = 4
Entity <eight_n_bit_register_file> analyzed. Unit <eight_n_bit_register_file> generated.

Analyzing Entity <three_to_eight_decoder> in library <work> (Architecture <with_select_arch>).
Entity <three_to_eight_decoder> analyzed. Unit <three_to_eight_decoder> generated.

Analyzing generic Entity <n_bit_rfc_register> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_rfc_register> analyzed. Unit <n_bit_rfc_register> generated.

Analyzing Entity <register_file_cell> in library <work> (Architecture <behavioral>).
Entity <register_file_cell> analyzed. Unit <register_file_cell> generated.

Analyzing Entity <tri_buff> in library <work> (Architecture <behavioral>).
Entity <tri_buff> analyzed. Unit <tri_buff> generated.

Analyzing Entity <four_bit_alu> in library <work> (Architecture <behavioral>).
Entity <four_bit_alu> analyzed. Unit <four_bit_alu> generated.

Analyzing generic Entity <four_bit_arithmetic_unit> in library <work> (Architecture <behavioral>).
	n = 4
Entity <four_bit_arithmetic_unit> analyzed. Unit <four_bit_arithmetic_unit> generated.

Analyzing generic Entity <four_bit_adder_subtractor> in library <work> (Architecture <behavorial>).
	n = 4
Entity <four_bit_adder_subtractor> analyzed. Unit <four_bit_adder_subtractor> generated.

Analyzing generic Entity <nbit_xor_control> in library <work> (Architecture <behavioral>).
	n = 4
Entity <nbit_xor_control> analyzed. Unit <nbit_xor_control> generated.

Analyzing generic Entity <four_bit_lac_adder> in library <work> (Architecture <four_bit_lac_adder_behavioral>).
	n = 4
Entity <four_bit_lac_adder> analyzed. Unit <four_bit_lac_adder> generated.

Analyzing Entity <four_bit_LAC> in library <work> (Architecture <behavioral>).
Entity <four_bit_LAC> analyzed. Unit <four_bit_LAC> generated.

Analyzing generic Entity <n_bit_adder> in library <work> (Architecture <n_bit_adder_behavioral>).
	n = 4
Entity <n_bit_adder> analyzed. Unit <n_bit_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <full_adder_behavioral>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing generic Entity <nbit_logic_unit> in library <work> (Architecture <behavioral>).
	n = 4
Entity <nbit_logic_unit> analyzed. Unit <nbit_logic_unit> generated.

Analyzing Entity <LogicSlice> in library <work> (Architecture <behavioral>).
Entity <LogicSlice> analyzed. Unit <LogicSlice> generated.

Analyzing Entity <four_input_multiplexer> in library <work> (Architecture <behavioral>).
Entity <four_input_multiplexer> analyzed. Unit <four_input_multiplexer> generated.

Analyzing generic Entity <nbit_two_input_mux.2> in library <work> (Architecture <nbit_two_input_mux_architecture>).
	n = 4
Entity <nbit_two_input_mux.2> analyzed. Unit <nbit_two_input_mux.2> generated.

Analyzing Entity <four_bit_shifter> in library <work> (Architecture <behavioral>).
Entity <four_bit_shifter> analyzed. Unit <four_bit_shifter> generated.

Analyzing Entity <shift_control_logic> in library <work> (Architecture <behavioral>).
Entity <shift_control_logic> analyzed. Unit <shift_control_logic> generated.

Analyzing generic Entity <n_bit_shifter_rotator_unit> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_shifter_rotator_unit> analyzed. Unit <n_bit_shifter_rotator_unit> generated.

Analyzing generic Entity <n_bit_register_hold_load> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_register_hold_load> analyzed. Unit <n_bit_register_hold_load> generated.

Analyzing generic Entity <n_bit_2_input_mux> in library <work> (Architecture <behavioral>).
	n = 4
Entity <n_bit_2_input_mux> analyzed. Unit <n_bit_2_input_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <one_bit_four_input_mux>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/one_bit_four_input_mux.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <one_bit_four_input_mux> synthesized.


Synthesizing Unit <FunctionDecoder>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/FunctionDecoder.vhd".
    Found 2-bit 4-to-1 multiplexer for signal <Output>.
    Summary:
	inferred   2 Multiplexer(s).
Unit <FunctionDecoder> synthesized.


Synthesizing Unit <Output_ROM_Generic>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Output_ROM_Generic.vhd".
WARNING:Xst:1305 - Output <Done> is never assigned. Tied to value 0.
    Found 16x2-bit ROM for signal <choice$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Output_ROM_Generic> synthesized.


Synthesizing Unit <xor_gate>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/xor_gate.vhd".
Unit <xor_gate> synthesized.


Synthesizing Unit <and_gate>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/and_gate.vhd".
Unit <and_gate> synthesized.


Synthesizing Unit <not_gate>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/not_gate.vhd".
Unit <not_gate> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/or_gate.vhd".
Unit <or_gate> synthesized.


Synthesizing Unit <D_flipflop>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/D_flipflop.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <Q_bar> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <Q>.
    Found 1-bit register for signal <Q_bar>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <D_flipflop> synthesized.


Synthesizing Unit <three_to_eight_decoder>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/three_to_eight_decoder.vhd".
Unit <three_to_eight_decoder> synthesized.


Synthesizing Unit <tri_buff>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/tri_buff.vhd".
    Found 1-bit tristate buffer for signal <Output>.
    Summary:
	inferred   1 Tristate(s).
Unit <tri_buff> synthesized.


Synthesizing Unit <four_bit_LAC>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_LAC.vhd".
WARNING:Xst:646 - Signal <P<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <G<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <four_bit_LAC> synthesized.


Synthesizing Unit <shift_control_logic>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/shift_control_logic.vhd".
Unit <shift_control_logic> synthesized.


Synthesizing Unit <n_bit_register>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_register.vhd".
Unit <n_bit_register> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/half_adder.vhd".
Unit <half_adder> synthesized.


Synthesizing Unit <two_input_multiplexer>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/two_input_multiplexer.vhd".
Unit <two_input_multiplexer> synthesized.


Synthesizing Unit <nbit_xor_control>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_xor_control.vhd".
Unit <nbit_xor_control> synthesized.


Synthesizing Unit <n_bit_incrementer>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_incrementer.vhd".
Unit <n_bit_incrementer> synthesized.


Synthesizing Unit <n_bit_two_input_mux>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_two_input_mux.vhd".
Unit <n_bit_two_input_mux> synthesized.


Synthesizing Unit <nbit_two_input_mux_1>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_two_input_mux.vhd".
Unit <nbit_two_input_mux_1> synthesized.


Synthesizing Unit <register_file_cell>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/register_file_cell.vhd".
Unit <register_file_cell> synthesized.


Synthesizing Unit <nbit_two_input_mux_2>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_two_input_mux.vhd".
Unit <nbit_two_input_mux_2> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <four_input_multiplexer>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_input_multiplexer.vhd".
Unit <four_input_multiplexer> synthesized.


Synthesizing Unit <n_bit_2_input_mux>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_2_input_mux.vhd".
Unit <n_bit_2_input_mux> synthesized.


Synthesizing Unit <nbit_synchronous_counter_parallel>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_synchronous_counter_parallel.vhd".
WARNING:Xst:646 - Signal <dummy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <nbit_synchronous_counter_parallel> synthesized.


Synthesizing Unit <n_bit_register_hold_load>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_register_hold-load.vhd".
Unit <n_bit_register_hold_load> synthesized.


Synthesizing Unit <n_bit_rfc_register>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_rfc_register.vhd".
Unit <n_bit_rfc_register> synthesized.


Synthesizing Unit <n_bit_adder>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_adder.vhd".
WARNING:Xst:646 - Signal <unconnected> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <n_bit_adder> synthesized.


Synthesizing Unit <LogicSlice>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/LogicSlice.vhd".
Unit <LogicSlice> synthesized.


Synthesizing Unit <n_bit_shifter_rotator_unit>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_shifter_rotator_unit.vhd".
Unit <n_bit_shifter_rotator_unit> synthesized.


Synthesizing Unit <Control>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Control.vhd".
Unit <Control> synthesized.


Synthesizing Unit <eight_n_bit_register_file>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/eight_n_bit_register_file.vhd".
Unit <eight_n_bit_register_file> synthesized.


Synthesizing Unit <four_bit_shifter>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_shifter.vhd".
Unit <four_bit_shifter> synthesized.


Synthesizing Unit <nbit_logic_unit>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_logic_unit.vhd".
Unit <nbit_logic_unit> synthesized.


Synthesizing Unit <four_bit_lac_adder>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_lac_adder.vhd".
Unit <four_bit_lac_adder> synthesized.


Synthesizing Unit <four_bit_adder_subtractor>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_adder_subtractor.vhd".
Unit <four_bit_adder_subtractor> synthesized.


Synthesizing Unit <four_bit_arithmetic_unit>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_arithmetic_unit.vhd".
Unit <four_bit_arithmetic_unit> synthesized.


Synthesizing Unit <four_bit_alu>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/four_bit_alu.vhd".
Unit <four_bit_alu> synthesized.


Synthesizing Unit <Data_path>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Data_path.vhd".
WARNING:Xst:1780 - Signal <ShifterToMux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Data_path> synthesized.


Synthesizing Unit <mircoprogram_controlled_datapath_system>.
    Related source file is "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/mircoprogram_controlled_datapath_system.vhd".
Unit <mircoprogram_controlled_datapath_system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x2-bit ROM                                          : 1
# Registers                                            : 80
 1-bit register                                        : 80
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 64
 1-bit tristate buffer                                 : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <inst[3].Half_adder_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <X3> is unconnected in block <instance[3].final_bit.G1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <X3> is unconnected in block <instance[2].cont_bits.G2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <X3> is unconnected in block <instance[1].cont_bits.G2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <G2> is unconnected in block <X2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <X3> is unconnected in block <instance[0].cont_bits.G2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <inst[3].one_bit_mux_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <inst[2].one_bit_mux_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <G1_two_mux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <nbitMux> is unconnected in block <arith>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B1> is unconnected in block <inst[3].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B3> is unconnected in block <inst[3].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B1> is unconnected in block <inst[2].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B3> is unconnected in block <inst[2].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B1> is unconnected in block <inst[1].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B3> is unconnected in block <inst[1].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B1> is unconnected in block <inst[0].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <B3> is unconnected in block <inst[0].Logic_Slice_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate1> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <inst[3].if1.twoMux>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <inst[0].if2.twoMuxZero>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Gate3> is unconnected in block <GMUX2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x2-bit ROM                                          : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <inst_3[0].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[0].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[0].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[0].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[1].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[1].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[1].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[1].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[2].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[2].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[2].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[2].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[3].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[3].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[3].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[3].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[4].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[4].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[4].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[4].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[5].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[5].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[5].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[5].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[6].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[6].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[6].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[6].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[7].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[7].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[7].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <inst_3[7].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q_bar> of sequential type is unconnected in block <eight_n_bit_register_file>.
WARNING:Xst:2677 - Node <Controller/counter/G3_nbit_register/inst[3].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <Controller/counter/G3_nbit_register/inst[2].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <Controller/counter/G3_nbit_register/inst[1].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <Controller/counter/G3_nbit_register/inst[0].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Outregister/NRegister/inst[3].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Outregister/NRegister/inst[2].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Outregister/NRegister/inst[1].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Outregister/NRegister/inst[0].D_flipflop_i/Q_bar> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2040 - Unit eight_n_bit_register_file: 8 multi-source signals are replaced by logic (pull-up yes): OutA<0>, OutA<1>, OutA<2>, OutA<3>, OutB<0>, OutB<1>, OutB<2>, OutB<3>.

Optimizing unit <mircoprogram_controlled_datapath_system> ...
INFO:Xst:2261 - The FF/Latch <Controller/counter/G3_nbit_register/inst[1].D_flipflop_i/Q> in Unit <mircoprogram_controlled_datapath_system> is equivalent to the following FF/Latch, which will be removed : <Controller/counter/G3_nbit_register/inst[0].D_flipflop_i/Q> 
INFO:Xst:2261 - The FF/Latch <Controller/counter/G3_nbit_register/inst[1].D_flipflop_i/Q> in Unit <mircoprogram_controlled_datapath_system> is equivalent to the following FF/Latch, which will be removed : <Controller/counter/G3_nbit_register/inst[0].D_flipflop_i/Q> 
WARNING:Xst:1710 - FF/Latch <Controller/counter/G3_nbit_register/inst[3].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Controller/counter/G3_nbit_register/inst[1].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Controller/counter/G3_nbit_register/inst[2].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DataPath/Outregister/NRegister/inst[3].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DataPath/Outregister/NRegister/inst[2].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DataPath/Outregister/NRegister/inst[1].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DataPath/Outregister/NRegister/inst[0].D_flipflop_i/Q> (without init value) has a constant value of 0 in block <mircoprogram_controlled_datapath_system>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eight_n_bit_register_file> ...
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[7].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[7].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[7].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[7].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[6].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[6].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[6].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[6].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[5].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[5].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[5].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[5].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[4].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[4].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[4].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[4].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[3].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[3].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[3].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[3].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[2].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[2].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[2].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[2].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[1].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[1].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[1].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[1].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[0].ins_4/inst[0].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[0].ins_4/inst[1].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[0].ins_4/inst[2].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.
WARNING:Xst:2677 - Node <DataPath/Register_file/inst_3[0].ins_4/inst[3].G_RFC_i/G2_D_flipflop/Q> of sequential type is unconnected in block <mircoprogram_controlled_datapath_system>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mircoprogram_controlled_datapath_system, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mircoprogram_controlled_datapath_system.ngr
Top Level Output File Name         : mircoprogram_controlled_datapath_system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 1
#      GND                         : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-4 

 Number of Slices:                        0  out of   4656     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                   5  out of    190     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.34 secs
 
--> 

Total memory usage is 323112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  183 (   0 filtered)
Number of infos    :    3 (   0 filtered)

