Analysis & Synthesis report for top_synthesis
Fri Jul 03 02:58:57 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Source assignments for ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated
  8. Source assignments for ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1
  9. Source assignments for ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated
 10. Source assignments for ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1
 11. Source assignments for ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085|altsyncram_kcj2:auto_generated
 12. Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated
 13. Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
 14. Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated
 15. Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
 16. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component
 17. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated
 18. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p
 19. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p
 20. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp
 21. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram
 22. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12
 23. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr
 24. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
 25. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20
 26. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr
 27. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 28. Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe25
 29. Source assignments for ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated
 30. Source assignments for ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1
 31. Source assignments for ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated
 32. Source assignments for ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1
 33. Source assignments for ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760|altsyncram_glj2:auto_generated
 34. Source assignments for ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1
 35. Source assignments for ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated
 36. Source assignments for ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated|altsyncram_nkn1:altsyncram1
 37. Parameter Settings for User Entity Instance: altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component
 38. Parameter Settings for User Entity Instance: ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210
 39. Parameter Settings for User Entity Instance: ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209
 40. Parameter Settings for User Entity Instance: ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085
 41. Parameter Settings for User Entity Instance: altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component
 42. Parameter Settings for User Entity Instance: altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component
 43. Parameter Settings for User Entity Instance: dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component
 44. Parameter Settings for User Entity Instance: ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154
 45. Parameter Settings for User Entity Instance: ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759
 46. Parameter Settings for User Entity Instance: ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760
 47. Parameter Settings for User Entity Instance: ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324
 48. Partition Dependent Files
 49. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 50. SignalTap II Logic Analyzer Settings
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 03 02:58:57 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_synthesis                                    ;
; Top-level Entity Name              ; top_synthesis                                    ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_synthesis      ; top_synthesis      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.8%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------+---------+
; top_synthesis.vqm                ; yes             ; User Verilog Quartus Mapping File  ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/top_synthesis.vqm         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_aoj2.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_aoj2.tdf    ;         ;
; db/altsyncram_jnn1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_jnn1.tdf    ;         ;
; db/altsyncram_kcj2.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_kcj2.tdf    ;         ;
; db/altsyncram_a4l1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_a4l1.tdf    ;         ;
; db/altsyncram_s8l1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_s8l1.tdf    ;         ;
; db/altsyncram_b4l1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_b4l1.tdf    ;         ;
; db/altsyncram_t8l1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_t8l1.tdf    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                        ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                             ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                              ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                          ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                      ;         ;
; db/dcfifo_7kl1.tdf               ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dcfifo_7kl1.tdf        ;         ;
; db/a_graycounter_s96.tdf         ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_s96.tdf  ;         ;
; db/a_graycounter_jgc.tdf         ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_jgc.tdf  ;         ;
; db/a_graycounter_igc.tdf         ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/a_graycounter_igc.tdf  ;         ;
; db/altsyncram_1p61.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_1p61.tdf    ;         ;
; db/altsyncram_dve1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_dve1.tdf    ;         ;
; db/decode_o37.tdf                ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/decode_o37.tdf         ;         ;
; db/mux_8u7.tdf                   ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/mux_8u7.tdf            ;         ;
; db/dffpipe_ahe.tdf               ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dffpipe_ahe.tdf        ;         ;
; db/alt_synch_pipe_vdb.tdf        ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/alt_synch_pipe_vdb.tdf ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dffpipe_te9.tdf        ;         ;
; db/dffpipe_9d9.tdf               ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/dffpipe_9d9.tdf        ;         ;
; db/alt_synch_pipe_3e8.tdf        ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/alt_synch_pipe_3e8.tdf ;         ;
; db/cmpr_r16.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cmpr_r16.tdf           ;         ;
; db/mux_1u7.tdf                   ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/mux_1u7.tdf            ;         ;
; db/altsyncram_alj2.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_alj2.tdf    ;         ;
; db/altsyncram_jkn1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_jkn1.tdf    ;         ;
; db/altsyncram_glj2.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_glj2.tdf    ;         ;
; db/altsyncram_pkn1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_pkn1.tdf    ;         ;
; db/altsyncram_elj2.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_elj2.tdf    ;         ;
; db/altsyncram_nkn1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_nkn1.tdf    ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                        ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                   ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                      ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                            ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd             ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                   ;         ;
; db/altsyncram_ap14.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_ap14.tdf    ;         ;
; db/altsyncram_idq1.tdf           ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/altsyncram_idq1.tdf    ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                             ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                           ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                              ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                      ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                           ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                              ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; db/mux_7oc.tdf                   ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/mux_7oc.tdf            ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                           ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                               ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/decode_rqf.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                          ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                             ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;         ;
; db/cntr_8ai.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_8ai.tdf           ;         ;
; db/cntr_m4j.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_m4j.tdf           ;         ;
; db/cntr_rbi.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_rbi.tdf           ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cmpr_9cc.tdf           ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cntr_gui.tdf           ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; P:/Menu_Navigation_Projectwc/trunk/GOLDEN MODEL/project_1_impl_1/db/cmpr_5cc.tdf           ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                              ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; no          ; No relevant changes     ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed ;
+--------------------------------+-------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085|altsyncram_kcj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
+---------------------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                 ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                            ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity10a0                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity9                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                     ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                      ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_te9:dffpipe25 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760|altsyncram_glj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated|altsyncram_nkn1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component ;
+-------------------------------+-----------------------+-----------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                ;
+-------------------------------+-----------------------+-----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                             ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Untyped                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                             ;
; LOCK_HIGH                     ; 1                     ; Untyped                                             ;
; LOCK_LOW                      ; 1                     ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                             ;
; SKIP_VCO                      ; OFF                   ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                             ;
; BANDWIDTH                     ; 0                     ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK2_MULTIPLY_BY              ; 4                     ; Untyped                                             ;
; CLK1_MULTIPLY_BY              ; 2                     ; Untyped                                             ;
; CLK0_MULTIPLY_BY              ; 8                     ; Untyped                                             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK2_DIVIDE_BY                ; 5                     ; Untyped                                             ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK0_DIVIDE_BY                ; 3                     ; Untyped                                             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                             ;
; VCO_MIN                       ; 0                     ; Untyped                                             ;
; VCO_MAX                       ; 0                     ; Untyped                                             ;
; VCO_CENTER                    ; 0                     ; Untyped                                             ;
; PFD_MIN                       ; 0                     ; Untyped                                             ;
; PFD_MAX                       ; 0                     ; Untyped                                             ;
; M_INITIAL                     ; 0                     ; Untyped                                             ;
; M                             ; 0                     ; Untyped                                             ;
; N                             ; 1                     ; Untyped                                             ;
; M2                            ; 1                     ; Untyped                                             ;
; N2                            ; 1                     ; Untyped                                             ;
; SS                            ; 1                     ; Untyped                                             ;
; C0_HIGH                       ; 0                     ; Untyped                                             ;
; C1_HIGH                       ; 0                     ; Untyped                                             ;
; C2_HIGH                       ; 0                     ; Untyped                                             ;
; C3_HIGH                       ; 0                     ; Untyped                                             ;
; C4_HIGH                       ; 0                     ; Untyped                                             ;
; C5_HIGH                       ; 0                     ; Untyped                                             ;
; C6_HIGH                       ; 0                     ; Untyped                                             ;
; C7_HIGH                       ; 0                     ; Untyped                                             ;
; C8_HIGH                       ; 0                     ; Untyped                                             ;
; C9_HIGH                       ; 0                     ; Untyped                                             ;
; C0_LOW                        ; 0                     ; Untyped                                             ;
; C1_LOW                        ; 0                     ; Untyped                                             ;
; C2_LOW                        ; 0                     ; Untyped                                             ;
; C3_LOW                        ; 0                     ; Untyped                                             ;
; C4_LOW                        ; 0                     ; Untyped                                             ;
; C5_LOW                        ; 0                     ; Untyped                                             ;
; C6_LOW                        ; 0                     ; Untyped                                             ;
; C7_LOW                        ; 0                     ; Untyped                                             ;
; C8_LOW                        ; 0                     ; Untyped                                             ;
; C9_LOW                        ; 0                     ; Untyped                                             ;
; C0_INITIAL                    ; 0                     ; Untyped                                             ;
; C1_INITIAL                    ; 0                     ; Untyped                                             ;
; C2_INITIAL                    ; 0                     ; Untyped                                             ;
; C3_INITIAL                    ; 0                     ; Untyped                                             ;
; C4_INITIAL                    ; 0                     ; Untyped                                             ;
; C5_INITIAL                    ; 0                     ; Untyped                                             ;
; C6_INITIAL                    ; 0                     ; Untyped                                             ;
; C7_INITIAL                    ; 0                     ; Untyped                                             ;
; C8_INITIAL                    ; 0                     ; Untyped                                             ;
; C9_INITIAL                    ; 0                     ; Untyped                                             ;
; C0_MODE                       ; BYPASS                ; Untyped                                             ;
; C1_MODE                       ; BYPASS                ; Untyped                                             ;
; C2_MODE                       ; BYPASS                ; Untyped                                             ;
; C3_MODE                       ; BYPASS                ; Untyped                                             ;
; C4_MODE                       ; BYPASS                ; Untyped                                             ;
; C5_MODE                       ; BYPASS                ; Untyped                                             ;
; C6_MODE                       ; BYPASS                ; Untyped                                             ;
; C7_MODE                       ; BYPASS                ; Untyped                                             ;
; C8_MODE                       ; BYPASS                ; Untyped                                             ;
; C9_MODE                       ; BYPASS                ; Untyped                                             ;
; C0_PH                         ; 0                     ; Untyped                                             ;
; C1_PH                         ; 0                     ; Untyped                                             ;
; C2_PH                         ; 0                     ; Untyped                                             ;
; C3_PH                         ; 0                     ; Untyped                                             ;
; C4_PH                         ; 0                     ; Untyped                                             ;
; C5_PH                         ; 0                     ; Untyped                                             ;
; C6_PH                         ; 0                     ; Untyped                                             ;
; C7_PH                         ; 0                     ; Untyped                                             ;
; C8_PH                         ; 0                     ; Untyped                                             ;
; C9_PH                         ; 0                     ; Untyped                                             ;
; L0_HIGH                       ; 1                     ; Untyped                                             ;
; L1_HIGH                       ; 1                     ; Untyped                                             ;
; G0_HIGH                       ; 1                     ; Untyped                                             ;
; G1_HIGH                       ; 1                     ; Untyped                                             ;
; G2_HIGH                       ; 1                     ; Untyped                                             ;
; G3_HIGH                       ; 1                     ; Untyped                                             ;
; E0_HIGH                       ; 1                     ; Untyped                                             ;
; E1_HIGH                       ; 1                     ; Untyped                                             ;
; E2_HIGH                       ; 1                     ; Untyped                                             ;
; E3_HIGH                       ; 1                     ; Untyped                                             ;
; L0_LOW                        ; 1                     ; Untyped                                             ;
; L1_LOW                        ; 1                     ; Untyped                                             ;
; G0_LOW                        ; 1                     ; Untyped                                             ;
; G1_LOW                        ; 1                     ; Untyped                                             ;
; G2_LOW                        ; 1                     ; Untyped                                             ;
; G3_LOW                        ; 1                     ; Untyped                                             ;
; E0_LOW                        ; 1                     ; Untyped                                             ;
; E1_LOW                        ; 1                     ; Untyped                                             ;
; E2_LOW                        ; 1                     ; Untyped                                             ;
; E3_LOW                        ; 1                     ; Untyped                                             ;
; L0_INITIAL                    ; 1                     ; Untyped                                             ;
; L1_INITIAL                    ; 1                     ; Untyped                                             ;
; G0_INITIAL                    ; 1                     ; Untyped                                             ;
; G1_INITIAL                    ; 1                     ; Untyped                                             ;
; G2_INITIAL                    ; 1                     ; Untyped                                             ;
; G3_INITIAL                    ; 1                     ; Untyped                                             ;
; E0_INITIAL                    ; 1                     ; Untyped                                             ;
; E1_INITIAL                    ; 1                     ; Untyped                                             ;
; E2_INITIAL                    ; 1                     ; Untyped                                             ;
; E3_INITIAL                    ; 1                     ; Untyped                                             ;
; L0_MODE                       ; BYPASS                ; Untyped                                             ;
; L1_MODE                       ; BYPASS                ; Untyped                                             ;
; G0_MODE                       ; BYPASS                ; Untyped                                             ;
; G1_MODE                       ; BYPASS                ; Untyped                                             ;
; G2_MODE                       ; BYPASS                ; Untyped                                             ;
; G3_MODE                       ; BYPASS                ; Untyped                                             ;
; E0_MODE                       ; BYPASS                ; Untyped                                             ;
; E1_MODE                       ; BYPASS                ; Untyped                                             ;
; E2_MODE                       ; BYPASS                ; Untyped                                             ;
; E3_MODE                       ; BYPASS                ; Untyped                                             ;
; L0_PH                         ; 0                     ; Untyped                                             ;
; L1_PH                         ; 0                     ; Untyped                                             ;
; G0_PH                         ; 0                     ; Untyped                                             ;
; G1_PH                         ; 0                     ; Untyped                                             ;
; G2_PH                         ; 0                     ; Untyped                                             ;
; G3_PH                         ; 0                     ; Untyped                                             ;
; E0_PH                         ; 0                     ; Untyped                                             ;
; E1_PH                         ; 0                     ; Untyped                                             ;
; E2_PH                         ; 0                     ; Untyped                                             ;
; E3_PH                         ; 0                     ; Untyped                                             ;
; M_PH                          ; 0                     ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                             ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                      ;
+-------------------------------+-----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_aoj2      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_aoj2      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_kcj2      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_a4l1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_b4l1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                        ;
; LPM_WIDTH               ; 8           ; Untyped                                                               ;
; LPM_NUMWORDS            ; 8192        ; Untyped                                                               ;
; LPM_WIDTHU              ; 13          ; Untyped                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                               ;
; RDSYNC_DELAYPIPE        ; 5           ; Untyped                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Untyped                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                               ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                               ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                               ;
; CBXI_PARAMETER          ; dcfifo_7kl1 ; Untyped                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 13                   ; Untyped                                                                         ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                         ;
; NUMWORDS_A                         ; 300                  ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 13                   ; Untyped                                                                         ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 300                  ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_alj2      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_glj2      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem|altsyncram:ix9899z51760 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_glj2      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 23                   ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 400                  ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 23                   ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 400                  ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_elj2      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc          ; Quartus II Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc        ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc     ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal130.inc        ; Quartus II Install ; work    ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/alt_sync_fifo.inc     ; Quartus II Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf            ; Quartus II Install ; work    ; f8c6da9aeecfb4ea26e5731664857545 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 4c28f1fda116a29f67aca7db7dedcd77 ;
; libraries/megafunctions/altsyncram_fifo.inc   ; Quartus II Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/cycloneii_pll.inc     ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf            ; Quartus II Install ; work    ; 51589cc24d442a457ee690b38ab677de ;
; libraries/megafunctions/dffpipe.inc           ; Quartus II Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc       ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc       ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_counter.inc       ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_pll.inc       ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc     ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/a_graycounter_igc.tdf                      ; Project Directory  ; work    ; 7e775f11794f80fe8ecbd91861540b8e ;
; db/a_graycounter_jgc.tdf                      ; Project Directory  ; work    ; 51c72214a0128cdd088085c50fd69b8e ;
; db/a_graycounter_s96.tdf                      ; Project Directory  ; work    ; 02a6f8bc1c9498ad02ad843842320666 ;
; db/alt_synch_pipe_3e8.tdf                     ; Project Directory  ; work    ; a6c74388bd7081b2c7c6ce212ef39a14 ;
; db/alt_synch_pipe_vdb.tdf                     ; Project Directory  ; work    ; 06927b5e8f2398af1964f535e5741e21 ;
; db/altsyncram_1p61.tdf                        ; Project Directory  ; work    ; 63349534ca82e4cc1ede584c5915f732 ;
; db/altsyncram_a4l1.tdf                        ; Project Directory  ; work    ; c0b93522f680cb530daf9cf38068f5dc ;
; db/altsyncram_alj2.tdf                        ; Project Directory  ; work    ; 54166ed32b6ea218bcfbf5a9fb0caaa8 ;
; db/altsyncram_aoj2.tdf                        ; Project Directory  ; work    ; 7a2bab6d385356979b90f2f794a54806 ;
; db/altsyncram_b4l1.tdf                        ; Project Directory  ; work    ; a9be7eca29cf066c1cfcca94525a885e ;
; db/altsyncram_dve1.tdf                        ; Project Directory  ; work    ; bd12daa36dab0927af1878fc8b33861f ;
; db/altsyncram_elj2.tdf                        ; Project Directory  ; work    ; e2051dcb7e24cb694f8d0f674f230f96 ;
; db/altsyncram_glj2.tdf                        ; Project Directory  ; work    ; 37b73c213c5725e10f32381996c8672b ;
; db/altsyncram_jkn1.tdf                        ; Project Directory  ; work    ; 8dd0d05fe20f72f03d00de2e28e0085c ;
; db/altsyncram_jnn1.tdf                        ; Project Directory  ; work    ; da02c6df75c75b7ffc81c39843a9d09e ;
; db/altsyncram_kcj2.tdf                        ; Project Directory  ; work    ; a4290663f7f523c8448133384c0af0e2 ;
; db/altsyncram_nkn1.tdf                        ; Project Directory  ; work    ; 8a7c326260e95e03e8c95849860a12f4 ;
; db/altsyncram_pkn1.tdf                        ; Project Directory  ; work    ; 29dcbbe2d6cdf83e494a337550d0fd91 ;
; db/altsyncram_s8l1.tdf                        ; Project Directory  ; work    ; 822e480240b77ba46a7b79b2fc844583 ;
; db/altsyncram_t8l1.tdf                        ; Project Directory  ; work    ; 75205fe8176f8732091fd7863ca1ee5d ;
; db/cmpr_r16.tdf                               ; Project Directory  ; work    ; 185ed947f3b827a719dfbd1929f05cd3 ;
; db/dcfifo_7kl1.tdf                            ; Project Directory  ; work    ; 1df44acde741e345590e1e1b49954a37 ;
; db/decode_o37.tdf                             ; Project Directory  ; work    ; 15e306b3571565bcd4c4d2b4890ecd56 ;
; db/dffpipe_9d9.tdf                            ; Project Directory  ; work    ; dfb8cd866899a8aa957757ca7e44d2c3 ;
; db/dffpipe_ahe.tdf                            ; Project Directory  ; work    ; 9891d1f3029130e93381b8de693e303b ;
; db/dffpipe_te9.tdf                            ; Project Directory  ; work    ; 7af11573ecf5a804bfa4b9b9523e58c2 ;
; db/mux_1u7.tdf                                ; Project Directory  ; work    ; 72f2601cef69214cccc105527ec933c4 ;
; db/mux_8u7.tdf                                ; Project Directory  ; work    ; 4574b66ea81080ce04173c8c13a69256 ;
; top_synthesis.vqm                             ; Project Directory  ; work    ; 6914f39eee21aee5b286383c8d3d1452 ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                         ;
+-------------------------------------------------+--------------------------------------+----------------+
; Parameter Name                                  ; Value                                ; Type           ;
+-------------------------------------------------+--------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                        ; String         ;
; sld_node_info                                   ; 805334528                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                    ; Signed Integer ;
; sld_data_bits                                   ; 4                                    ; Untyped        ;
; sld_trigger_bits                                ; 4                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 35129                                ; Untyped        ;
; sld_node_crc_loword                             ; 38488                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                    ; Signed Integer ;
; sld_sample_depth                                ; 1024                                 ; Untyped        ;
; sld_segment_size                                ; 1024                                 ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                 ; String         ;
; sld_state_bits                                  ; 11                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                 ; String         ;
; sld_inversion_mask_length                       ; 36                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd            ; String         ;
; sld_state_flow_use_generated                    ; 0                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:03     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jul 03 02:58:35 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_synthesis -c top_synthesis
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file sdram_altddio_out.vhd
    Info (12022): Found design unit 1: sdram_altddio_out-SYN
    Info (12023): Found entity 1: sdram_altddio_out
Info (12021): Found 37 design units, including 37 entities, in source file top_synthesis.vqm
    Info (12023): Found entity 1: top_synthesis
    Info (12023): Found entity 2: inc_10_9
    Info (12023): Found entity 3: inc_32_0
    Info (12023): Found entity 4: modgen_counter_26_3
    Info (12023): Found entity 5: modgen_counter_26_2
    Info (12023): Found entity 6: modgen_counter_26_1
    Info (12023): Found entity 7: modgen_counter_26_0
    Info (12023): Found entity 8: inc_5_0
    Info (12023): Found entity 9: ram_dq_24_0
    Info (12023): Found entity 10: inc_9_0
    Info (12023): Found entity 11: ram_dq_8_4
    Info (12023): Found entity 12: inc_10_8
    Info (12023): Found entity 13: ram_dq_8_3
    Info (12023): Found entity 14: inc_10_7
    Info (12023): Found entity 15: ram_dq_13_0
    Info (12023): Found entity 16: inc_10_6
    Info (12023): Found entity 17: inc_11_0
    Info (12023): Found entity 18: inc_10_5
    Info (12023): Found entity 19: modgen_counter_27_1
    Info (12023): Found entity 20: modgen_counter_19_1
    Info (12023): Found entity 21: gt_19_1
    Info (12023): Found entity 22: gt_19_0
    Info (12023): Found entity 23: inc_22_1
    Info (12023): Found entity 24: modgen_counter_19_0
    Info (12023): Found entity 25: add_19_0
    Info (12023): Found entity 26: inc_22_0
    Info (12023): Found entity 27: inc_10_4
    Info (12023): Found entity 28: inc_16_0
    Info (12023): Found entity 29: inc_10_3
    Info (12023): Found entity 30: ram_dq_8_2
    Info (12023): Found entity 31: ram_dq_8_1
    Info (12023): Found entity 32: inc_10_2
    Info (12023): Found entity 33: ram_dq_8_0
    Info (12023): Found entity 34: incdec_11_0
    Info (12023): Found entity 35: inc_10_1
    Info (12023): Found entity 36: inc_10_0
    Info (12023): Found entity 37: modgen_counter_27_0
Info (12127): Elaborating entity "top_synthesis" for the top level hierarchy
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component"
Info (12133): Instantiated megafunction "altpll:global_nets_inst_clk_blk_inst_pll_inst_altpll_component" with the following parameter:
    Info (12134): Parameter "valid_lock_multiplier" = "1"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_divide_by" = "3"
Info (12128): Elaborating entity "modgen_counter_27_0" for hierarchy "modgen_counter_27_0:mds_top_inst_led_inst_modgen_counter_timer_counter"
Info (12128): Elaborating entity "inc_10_0" for hierarchy "inc_10_0:mds_top_inst_rx_path_inst_ram_addr_out_inc10_8i11"
Info (12128): Elaborating entity "inc_10_1" for hierarchy "inc_10_1:mds_top_inst_rx_path_inst_wbm_adr_internal_inc10_8i13"
Info (12128): Elaborating entity "incdec_11_0" for hierarchy "incdec_11_0:mds_top_inst_rx_path_inst_modgen_incdec_603"
Info (12128): Elaborating entity "ram_dq_8_0" for hierarchy "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210"
Info (12130): Elaborated megafunction instantiation "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210"
Info (12133): Instantiated megafunction "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoj2.tdf
    Info (12023): Found entity 1: altsyncram_aoj2
Info (12128): Elaborating entity "altsyncram_aoj2" for hierarchy "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jnn1.tdf
    Info (12023): Found entity 1: altsyncram_jnn1
Info (12128): Elaborating entity "altsyncram_jnn1" for hierarchy "ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1"
Info (12128): Elaborating entity "inc_10_2" for hierarchy "inc_10_2:mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt_inc10_5i2"
Info (12128): Elaborating entity "ram_dq_8_1" for hierarchy "ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data"
Info (12128): Elaborating entity "ram_dq_8_2" for hierarchy "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085"
Info (12130): Elaborated megafunction instantiation "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085"
Info (12133): Instantiated megafunction "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "9"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kcj2.tdf
    Info (12023): Found entity 1: altsyncram_kcj2
Info (12128): Elaborating entity "altsyncram_kcj2" for hierarchy "ram_dq_8_2:mds_top_inst_tx_path_inst_fifo_inst1_mem|altsyncram:ix9899z31085|altsyncram_kcj2:auto_generated"
Info (12128): Elaborating entity "inc_10_3" for hierarchy "inc_10_3:mds_top_inst_tx_path_inst_uart_tx_c_modgen_inc_609"
Info (12128): Elaborating entity "inc_16_0" for hierarchy "inc_16_0:mds_top_inst_tx_path_inst_mp_enc1_rtlc2_684_inc_616"
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component"
Info (12130): Elaborated megafunction instantiation "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component"
Info (12133): Instantiated megafunction "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component" with the following parameter:
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf
    Info (12023): Found entity 1: altsyncram_a4l1
Info (12128): Elaborating entity "altsyncram_a4l1" for hierarchy "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf
    Info (12023): Found entity 1: altsyncram_s8l1
Info (12128): Elaborating entity "altsyncram_s8l1" for hierarchy "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1"
Info (12128): Elaborating entity "inc_10_4" for hierarchy "inc_10_4:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_ram_expect_adr_inc10_3i1"
Info (12128): Elaborating entity "inc_22_0" for hierarchy "inc_22_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_cur_wr_addr_inc22_5i31"
Info (12128): Elaborating entity "add_19_0" for hierarchy "add_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt_add19_29i1"
Info (12128): Elaborating entity "modgen_counter_19_0" for hierarchy "modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt"
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component"
Info (12130): Elaborated megafunction instantiation "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component"
Info (12133): Instantiated megafunction "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component" with the following parameter:
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf
    Info (12023): Found entity 1: altsyncram_b4l1
Info (12128): Elaborating entity "altsyncram_b4l1" for hierarchy "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf
    Info (12023): Found entity 1: altsyncram_t8l1
Info (12128): Elaborating entity "altsyncram_t8l1" for hierarchy "altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1"
Info (12128): Elaborating entity "inc_22_1" for hierarchy "inc_22_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_cur_rd_addr_inc22_3i39"
Info (12128): Elaborating entity "gt_19_0" for hierarchy "gt_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc3_1444_gt_162"
Info (12128): Elaborating entity "gt_19_1" for hierarchy "gt_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rtlc_1555_gt_228"
Info (12128): Elaborating entity "modgen_counter_19_1" for hierarchy "modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i"
Info (12128): Elaborating entity "dcfifo" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component"
Info (12130): Elaborated megafunction instantiation "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component"
Info (12133): Instantiated megafunction "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component" with the following parameter:
    Info (12134): Parameter "wrsync_delaypipe" = "5"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7kl1.tdf
    Info (12023): Found entity 1: dcfifo_7kl1
Info (12128): Elaborating entity "dcfifo_7kl1" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf
    Info (12023): Found entity 1: a_graycounter_s96
Info (12128): Elaborating entity "a_graycounter_s96" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf
    Info (12023): Found entity 1: a_graycounter_jgc
Info (12128): Elaborating entity "a_graycounter_jgc" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_jgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf
    Info (12023): Found entity 1: a_graycounter_igc
Info (12128): Elaborating entity "a_graycounter_igc" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf
    Info (12023): Found entity 1: altsyncram_1p61
Info (12128): Elaborating entity "altsyncram_1p61" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf
    Info (12023): Found entity 1: altsyncram_dve1
Info (12128): Elaborating entity "altsyncram_dve1" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o37.tdf
    Info (12023): Found entity 1: decode_o37
Info (12128): Elaborating entity "decode_o37" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode14"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf
    Info (12023): Found entity 1: mux_8u7
Info (12128): Elaborating entity "mux_8u7" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info (12023): Found entity 1: dffpipe_ahe
Info (12128): Elaborating entity "dffpipe_ahe" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vdb
Info (12128): Elaborating entity "alt_synch_pipe_vdb" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info (12023): Found entity 1: dffpipe_9d9
Info (12128): Elaborating entity "dffpipe_9d9" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_3e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf
    Info (12023): Found entity 1: cmpr_r16
Info (12128): Elaborating entity "cmpr_r16" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info (12023): Found entity 1: mux_1u7
Info (12128): Elaborating entity "mux_1u7" for hierarchy "dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "modgen_counter_27_1" for hierarchy "modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt"
Info (12128): Elaborating entity "inc_10_5" for hierarchy "inc_10_5:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_332"
Info (12128): Elaborating entity "inc_11_0" for hierarchy "inc_11_0:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_modgen_inc_333"
Info (12128): Elaborating entity "inc_10_6" for hierarchy "inc_10_6:mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_req_data_hor_cond1_inc10_20i2"
Info (12128): Elaborating entity "ram_dq_13_0" for hierarchy "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154"
Info (12130): Elaborated megafunction instantiation "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154"
Info (12133): Instantiated megafunction "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "300"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "300"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_alj2.tdf
    Info (12023): Found entity 1: altsyncram_alj2
Info (12128): Elaborating entity "altsyncram_alj2" for hierarchy "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkn1.tdf
    Info (12023): Found entity 1: altsyncram_jkn1
Info (12128): Elaborating entity "altsyncram_jkn1" for hierarchy "ram_dq_13_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_mem|altsyncram:ix35369z18154|altsyncram_alj2:auto_generated|altsyncram_jkn1:altsyncram1"
Info (12128): Elaborating entity "inc_10_7" for hierarchy "inc_10_7:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_modgen_inc_404"
Info (12128): Elaborating entity "ram_dq_8_3" for hierarchy "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759"
Info (12130): Elaborated megafunction instantiation "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759"
Info (12133): Instantiated megafunction "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_glj2.tdf
    Info (12023): Found entity 1: altsyncram_glj2
Info (12128): Elaborating entity "altsyncram_glj2" for hierarchy "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pkn1.tdf
    Info (12023): Found entity 1: altsyncram_pkn1
Info (12128): Elaborating entity "altsyncram_pkn1" for hierarchy "ram_dq_8_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_A_mem|altsyncram:ix9899z51759|altsyncram_glj2:auto_generated|altsyncram_pkn1:altsyncram1"
Info (12128): Elaborating entity "inc_10_8" for hierarchy "inc_10_8:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_modgen_inc_404"
Info (12128): Elaborating entity "ram_dq_8_4" for hierarchy "ram_dq_8_4:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_mem"
Info (12128): Elaborating entity "inc_9_0" for hierarchy "inc_9_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_modgen_inc_371"
Info (12128): Elaborating entity "ram_dq_24_0" for hierarchy "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324"
Info (12130): Elaborated megafunction instantiation "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324"
Info (12133): Instantiated megafunction "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "numwords_b" = "400"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "byteena_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "400"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_elj2.tdf
    Info (12023): Found entity 1: altsyncram_elj2
Info (12128): Elaborating entity "altsyncram_elj2" for hierarchy "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nkn1.tdf
    Info (12023): Found entity 1: altsyncram_nkn1
Info (12128): Elaborating entity "altsyncram_nkn1" for hierarchy "ram_dq_24_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_mem|altsyncram:ix46338z44324|altsyncram_elj2:auto_generated|altsyncram_nkn1:altsyncram1"
Info (12128): Elaborating entity "inc_5_0" for hierarchy "inc_5_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_rtlc_1394_inc_392"
Info (12128): Elaborating entity "modgen_counter_26_0" for hierarchy "modgen_counter_26_0:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_right_debouncer_inst_modgen_counter_int_count"
Info (12128): Elaborating entity "modgen_counter_26_1" for hierarchy "modgen_counter_26_1:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_left_debouncer_inst_modgen_counter_int_count"
Info (12128): Elaborating entity "modgen_counter_26_2" for hierarchy "modgen_counter_26_2:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_up_debouncer_inst_modgen_counter_int_count"
Info (12128): Elaborating entity "modgen_counter_26_3" for hierarchy "modgen_counter_26_3:mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_navigator_inst_down_debouncer_inst_modgen_counter_int_count"
Info (12128): Elaborating entity "inc_32_0" for hierarchy "inc_32_0:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_rtlc6_959_inc_273"
Info (12128): Elaborating entity "inc_10_9" for hierarchy "inc_10_9:mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_adr_internal_inc10_6i2"
Warning (12030): Port "clk" on the entity instantiation of "global_nets_inst_clk_blk_inst_pll_inst_altpll_component" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ap14.tdf
    Info (12023): Found entity 1: altsyncram_ap14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_idq1.tdf
    Info (12023): Found entity 1: altsyncram_idq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ai.tdf
    Info (12023): Found entity 1: cntr_8ai
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf
    Info (12023): Found entity 1: cntr_rbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jul 03 02:58:54 2015
Info: Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 top_synthesis -c top_synthesis
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (21057): Implemented 504 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 65 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 417 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Fri Jul 03 02:58:56 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jul 03 02:58:54 2015
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub top_synthesis -c top_synthesis
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (21057): Implemented 205 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 149 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Fri Jul 03 02:58:56 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 570 megabytes
    Info: Processing ended: Fri Jul 03 02:58:58 2015
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:15


