1 #NS 0 and
2 #NS 1 intro
3 #NS 0 A
0 #ES 0
4 #NS 0 B
5 #NS 0 left
1 #EV 1
6 #NS 0 right
2 #EC 1 
3 #EV 3
4 #EA 2 3
5 #EV 2
6 #EA 4 5
7 #EP #BD 6 1 6
8 #EP #BD 5 1 7
9 #EP #BI 4 0 8
10 #EP #BI 3 0 9
11 #EP #BD 4 0 0
12 #EP #BD 3 0 11
#IND 2 1 12 1 2 10 
7 #NS 0 Original_LF__DOT__Logic_LF_Logic_and__commut
8 #NS 0 P
9 #NS 0 Q
10 #NS 0 a
11 #NS 10 _@
12 #NS 11 U_original__U2_lf_dot_U_logic__U2_lf__U_logic__and____commut__iso
13 #NS 12 _hyg
14 #NI 13 15
13 #EA 2 1
14 #EV 0
15 #EA 13 14
16 #EA 13 5
17 #EP #BD 14 15 16
18 #EP #BD 9 0 17
19 #EP #BD 8 0 18
#AX 7 19 
