#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 03 10:47:53 2021
# Process ID: 14736
# Current directory: D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_auto_us_0_synth_1
# Command line: vivado.exe -log design_1_auto_us_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_auto_us_0_synth_1/design_1_auto_us_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.runs/design_1_auto_us_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_us_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 376.281 ; gain = 166.465
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' (1#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (2#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (3#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (3#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (3#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (3#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (4#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (5#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (6#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (8#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (9#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (10#1) [d:/School/Project/new_repo/Vivado/conv_test_0_1/conv_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:56 . Memory (MB): peak = 493.383 ; gain = 283.566
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 493.383 ; gain = 283.566
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 738.906 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:11 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:14 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:34 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:36 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:36 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:02:37 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 738.906 ; gain = 529.090
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 738.906 ; gain = 529.090

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     3|
|2     |LUT2    |    13|
|3     |LUT3    |    90|
|4     |LUT4    |    17|
|5     |LUT5    |    31|
|6     |LUT6    |   119|
|7     |SRLC32E |    28|
|8     |FDRE    |   320|
|9     |FDSE    |     2|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 738.906 ; gain = 529.090
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:34 . Memory (MB): peak = 741.426 ; gain = 452.629
