Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug 30 14:23:24 2022
| Host         : NTNU13875 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z030-sbg485
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 47 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.412        0.000                      0                34510        0.042        0.000                      0                34509        0.264        0.000                       0                 13192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)             Period(ns)      Frequency(MHz)
-----       ------------             ----------      --------------
AD_CLOCK    {0.000 2.000}            4.000           250.000         
RS485_SCLK  {0.000 49999.999}        99999.997       0.010           
clk         {0.000 5.000}            10.000          100.000         
clk_fpga_0  {0.000 5.000}            10.000          100.000         
clk_fpga_1  {0.000 2.500}            5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AD_CLOCK            0.744        0.000                      0                  540        0.137        0.000                      0                  540        1.600        0.000                       0                   232  
clk                 2.834        0.000                      0                 1366        0.074        0.000                      0                 1366        4.600        0.000                       0                   922  
clk_fpga_0          0.476        0.000                      0                31518        0.042        0.000                      0                31518        4.220        0.000                       0                 12036  
clk_fpga_1                                                                                                                                                      0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                 3.235        0.000                      0                  623        0.345        0.000                      0                  623  
AD_CLOCK      clk_fpga_0          0.412        0.000                      0                  107                                                                        
clk           clk_fpga_0          6.316        0.000                      0                  107        0.130        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.205        0.000                      0                  908        0.382        0.000                      0                  908  
**async_default**  clk_fpga_0         clk                      3.331        0.000                      0                    1        2.486        0.000                      0                    1  
**async_default**  clk_fpga_0         clk_fpga_0               6.174        0.000                      0                    6        0.966        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AD_CLOCK
  To Clock:  AD_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/C
                            (rising edge-triggered cell IDDR clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.453ns (17.126%)  route 2.192ns (82.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 9.377 - 4.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.821     6.323    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    ILOGIC_X1Y194        IDDR                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        IDDR (Prop_iddr_C_Q1)        0.453     6.776 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/Q1
                         net (fo=1, routed)           2.192     8.968    design_1_i/ad_converter/U0/USER_LOGIC_I/signal_ad_inn_q1[6]
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.328     9.377    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]/C
                         clock pessimism              0.463     9.840    
                         clock uncertainty           -0.061     9.779    
    SLICE_X102Y118       FDRE (Setup_fdre_C_D)       -0.067     9.712    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.361ns (12.588%)  route 2.507ns (87.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 9.377 - 4.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.396     5.898    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X86Y68         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.308     6.206 f  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/Q
                         net (fo=104, routed)         0.703     6.909    design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h
    SLICE_X79Y74         LUT1 (Prop_lut1_I0_O)        0.053     6.962 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_blokker_oppdatering[1]_i_1/O
                         net (fo=118, routed)         1.804     8.766    design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in_0
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.328     9.377    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]/C
                         clock pessimism              0.453     9.830    
                         clock uncertainty           -0.061     9.769    
    SLICE_X102Y118       FDRE (Setup_fdre_C_CE)      -0.219     9.550    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.361ns (12.588%)  route 2.507ns (87.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 9.377 - 4.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.396     5.898    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X86Y68         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.308     6.206 f  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/Q
                         net (fo=104, routed)         0.703     6.909    design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h
    SLICE_X79Y74         LUT1 (Prop_lut1_I0_O)        0.053     6.962 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_blokker_oppdatering[1]_i_1/O
                         net (fo=118, routed)         1.804     8.766    design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in_0
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.328     9.377    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]/C
                         clock pessimism              0.453     9.830    
                         clock uncertainty           -0.061     9.769    
    SLICE_X102Y118       FDRE (Setup_fdre_C_CE)      -0.219     9.550    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][1]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.361ns (12.703%)  route 2.481ns (87.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 9.376 - 4.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.396     5.898    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X86Y68         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.308     6.206 f  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/Q
                         net (fo=104, routed)         0.703     6.909    design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h
    SLICE_X79Y74         LUT1 (Prop_lut1_I0_O)        0.053     6.962 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_blokker_oppdatering[1]_i_1/O
                         net (fo=118, routed)         1.778     8.740    design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in_0
    SLICE_X97Y115        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.327     9.376    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X97Y115        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][0]/C
                         clock pessimism              0.453     9.829    
                         clock uncertainty           -0.061     9.768    
    SLICE_X97Y115        FDRE (Setup_fdre_C_CE)      -0.244     9.524    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.361ns (12.703%)  route 2.481ns (87.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 9.376 - 4.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.396     5.898    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X86Y68         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.308     6.206 f  design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h_reg/Q
                         net (fo=104, routed)         0.703     6.909    design_1_i/ad_converter/U0/USER_LOGIC_I/reset_ad_h
    SLICE_X79Y74         LUT1 (Prop_lut1_I0_O)        0.053     6.962 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_blokker_oppdatering[1]_i_1/O
                         net (fo=118, routed)         1.778     8.740    design_1_i/ad_converter/U0/USER_LOGIC_I/p_0_in_0
    SLICE_X97Y115        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.327     9.376    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X97Y115        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][1]/C
                         clock pessimism              0.453     9.829    
                         clock uncertainty           -0.061     9.768    
    SLICE_X97Y115        FDRE (Setup_fdre_C_CE)      -0.244     9.524    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/C
                            (rising edge-triggered cell IDDR clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.446ns (17.701%)  route 2.074ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 9.373 - 4.000 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.810     6.312    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    ILOGIC_X1Y178        IDDR                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        IDDR (Prop_iddr_C_Q2)        0.446     6.758 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/Q2
                         net (fo=1, routed)           2.074     8.832    design_1_i/ad_converter/U0/USER_LOGIC_I/signal_ad_inn_q2[4]
    SLICE_X95Y118        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.324     9.373    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X95Y118        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][0]/C
                         clock pessimism              0.463     9.836    
                         clock uncertainty           -0.061     9.775    
    SLICE_X95Y118        FDRE (Setup_fdre_C_D)       -0.081     9.694    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][0]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/C
                            (rising edge-triggered cell IDDR clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.453ns (17.826%)  route 2.088ns (82.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 9.376 - 4.000 ) 
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.810     6.312    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    ILOGIC_X1Y178        IDDR                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        IDDR (Prop_iddr_C_Q1)        0.453     6.765 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/Q1
                         net (fo=1, routed)           2.088     8.853    design_1_i/ad_converter/U0/USER_LOGIC_I/signal_ad_inn_q1[4]
    SLICE_X96Y115        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.327     9.376    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X96Y115        FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][1]/C
                         clock pessimism              0.463     9.839    
                         clock uncertainty           -0.061     9.778    
    SLICE_X96Y115        FDRE (Setup_fdre_C_D)       -0.056     9.722    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][1]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/C
                            (rising edge-triggered cell IDDR clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.446ns (17.631%)  route 2.084ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 9.377 - 4.000 ) 
    Source Clock Delay      (SCD):    6.323ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.821     6.323    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    ILOGIC_X1Y194        IDDR                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        IDDR (Prop_iddr_C_Q2)        0.446     6.769 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/Q2
                         net (fo=1, routed)           2.084     8.853    design_1_i/ad_converter/U0/USER_LOGIC_I/signal_ad_inn_q2[6]
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.328     9.377    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X102Y118       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]/C
                         clock pessimism              0.463     9.840    
                         clock uncertainty           -0.061     9.779    
    SLICE_X102Y118       FDRE (Setup_fdre_C_D)       -0.056     9.723    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][0]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.414ns (15.741%)  route 2.216ns (84.259%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 9.327 - 4.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.453     5.955    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X102Y103       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103       FDRE (Prop_fdre_C_Q)         0.308     6.263 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk_reg[1]/Q
                         net (fo=1, routed)           1.182     7.445    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk[1]
    SLICE_X87Y78         LUT3 (Prop_lut3_I1_O)        0.053     7.498 r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartflagg_i_1/O
                         net (fo=99, routed)          0.571     8.069    design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller1
    SLICE_X77Y75         LUT5 (Prop_lut5_I0_O)        0.053     8.122 r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller[3]_i_1/O
                         net (fo=4, routed)           0.463     8.585    design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller
    SLICE_X77Y75         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.278     9.327    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X77Y75         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[0]/C
                         clock pessimism              0.453     9.780    
                         clock uncertainty           -0.061     9.719    
    SLICE_X77Y75         FDRE (Setup_fdre_C_CE)      -0.244     9.475    design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[0]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AD_CLOCK rise@4.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.414ns (15.741%)  route 2.216ns (84.259%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 9.327 - 4.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.338     2.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           2.074     4.382    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     4.502 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.453     5.955    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X102Y103       FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103       FDRE (Prop_fdre_C_Q)         0.308     6.263 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk_reg[1]/Q
                         net (fo=1, routed)           1.182     7.445    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_rammesynk[1]
    SLICE_X87Y78         LUT3 (Prop_lut3_I1_O)        0.053     7.498 r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartflagg_i_1/O
                         net (fo=99, routed)          0.571     8.069    design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller1
    SLICE_X77Y75         LUT5 (Prop_lut5_I0_O)        0.053     8.122 r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller[3]_i_1/O
                         net (fo=4, routed)           0.463     8.585    design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller
    SLICE_X77Y75         FDSE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      4.000     4.000 r  
    D5                                                0.000     4.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.853     4.853 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     4.853    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.131     5.984 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           1.952     7.936    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.049 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         1.278     9.327    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X77Y75         FDSE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[1]/C
                         clock pessimism              0.453     9.780    
                         clock uncertainty           -0.061     9.719    
    SLICE_X77Y75         FDSE (Setup_fdse_C_CE)      -0.244     9.475    design_1_i/ad_converter/U0/USER_LOGIC_I/oppstartteller_reg[1]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (57.946%)  route 0.066ns (42.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.549     2.536    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X82Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.091     2.627 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][11]/Q
                         net (fo=2, routed)           0.066     2.693    design_1_i/ad_converter/U0/USER_LOGIC_I/p_7_out[13]
    SLICE_X83Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.748     3.121    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X83Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][13]/C
                         clock pessimism             -0.575     2.547    
    SLICE_X83Y66         FDRE (Hold_fdre_C_D)         0.009     2.556    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][13]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.753%)  route 0.105ns (51.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.549     2.536    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X82Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.100     2.636 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][6]/Q
                         net (fo=2, routed)           0.105     2.741    design_1_i/ad_converter/U0/USER_LOGIC_I/p_5_out[8]
    SLICE_X81Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.748     3.121    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X81Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][4]/C
                         clock pessimism             -0.574     2.548    
    SLICE_X81Y66         FDRE (Hold_fdre_C_D)         0.040     2.588    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.550     2.537    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X81Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.100     2.637 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][11]/Q
                         net (fo=2, routed)           0.112     2.749    design_1_i/ad_converter/U0/USER_LOGIC_I/p_6_out[13]
    SLICE_X81Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.749     3.122    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X81Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[6][9]/C
                         clock pessimism             -0.574     2.549    
    SLICE_X81Y65         FDRE (Hold_fdre_C_D)         0.047     2.596    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.498%)  route 0.106ns (51.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.551     2.538    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X82Y62         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.100     2.638 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[2][6]/Q
                         net (fo=2, routed)           0.106     2.744    design_1_i/ad_converter/U0/USER_LOGIC_I/p_2_out[8]
    SLICE_X81Y62         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.751     3.124    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X81Y62         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][4]/C
                         clock pessimism             -0.574     2.551    
    SLICE_X81Y62         FDRE (Hold_fdre_C_D)         0.038     2.589    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.690%)  route 0.110ns (52.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.551     2.538    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X82Y62         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y62         FDRE (Prop_fdre_C_Q)         0.100     2.638 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[2][8]/Q
                         net (fo=2, routed)           0.110     2.747    design_1_i/ad_converter/U0/USER_LOGIC_I/p_2_out[10]
    SLICE_X81Y62         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.751     3.124    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X81Y62         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][6]/C
                         clock pessimism             -0.574     2.551    
    SLICE_X81Y62         FDRE (Hold_fdre_C_D)         0.041     2.592    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.400%)  route 0.107ns (47.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.552     2.539    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X86Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.118     2.657 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][12]/Q
                         net (fo=1, routed)           0.107     2.764    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg_n_3_[4][12]
    SLICE_X85Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.750     3.123    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X85Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][10]/C
                         clock pessimism             -0.555     2.569    
    SLICE_X85Y65         FDRE (Hold_fdre_C_D)         0.038     2.607    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.480%)  route 0.111ns (52.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.549     2.536    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X82Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.100     2.636 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][8]/Q
                         net (fo=2, routed)           0.111     2.746    design_1_i/ad_converter/U0/USER_LOGIC_I/p_5_out[10]
    SLICE_X80Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.748     3.121    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X80Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][6]/C
                         clock pessimism             -0.574     2.548    
    SLICE_X80Y66         FDRE (Hold_fdre_C_D)         0.041     2.589    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.400%)  route 0.107ns (47.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.552     2.539    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X86Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_fdre_C_Q)         0.118     2.657 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][12]/Q
                         net (fo=1, routed)           0.107     2.764    design_1_i/ad_converter/U0/USER_LOGIC_I/minusOp[10]
    SLICE_X84Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.750     3.123    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X84Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][10]/C
                         clock pessimism             -0.555     2.569    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.037     2.606    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.009%)  route 0.113ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.551     2.538    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X84Y63         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y63         FDRE (Prop_fdre_C_Q)         0.118     2.656 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][8]/Q
                         net (fo=2, routed)           0.113     2.769    design_1_i/ad_converter/U0/USER_LOGIC_I/p_3_out[10]
    SLICE_X84Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.751     3.124    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X84Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][10]/C
                         clock pessimism             -0.574     2.551    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.059     2.610    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             AD_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD_CLOCK rise@0.000ns - AD_CLOCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (49.984%)  route 0.118ns (50.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.328    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.733     1.061 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.900     1.961    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.987 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.551     2.538    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X84Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.118     2.656 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][9]/Q
                         net (fo=2, routed)           0.118     2.774    design_1_i/ad_converter/U0/USER_LOGIC_I/p_4_out[11]
    SLICE_X83Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD_CLOCK rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  ad_dcop (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_dcop
    D5                   IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_LVDS_buffer/O
                         net (fo=1, routed)           0.000     0.408    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_data_klokke_inn
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.964     1.372 r  design_1_i/ad_converter/U0/USER_LOGIC_I/IODELAY_inst/DATAOUT
                         net (fo=1, routed)           0.971     2.343    design_1_i/ad_converter/ad_data_clock_out__0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.373 r  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/O
                         net (fo=231, routed)         0.750     3.123    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_signal_ny_reg_0
    SLICE_X83Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][7]/C
                         clock pessimism             -0.555     2.569    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.043     2.612    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD_CLOCK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad_dcop }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.600         4.000       2.400      BUFGCTRL_X0Y17  design_1_i/ad_converter/ad_data_clock_out_BUFG_inst/I
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y174   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_ddr_reg_rammesynk/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y166   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[0].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y170   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[1].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y168   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[2].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y172   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[3].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y178   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[4].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y152   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[5].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y194   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[6].ad_ddr_reg_signal_ad_inn/C
Min Period        n/a     IDDR/C   n/a            1.249         4.000       2.751      ILOGIC_X1Y164   design_1_i/ad_converter/U0/USER_LOGIC_I/ad_innganger_generate[7].ad_ddr_reg_signal_ad_inn/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[4][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X86Y63    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X86Y63    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[6][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[7][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X82Y62    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X82Y62    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[3][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X83Y66    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X83Y66    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[5][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X83Y78    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_blokker_oppdatering_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X83Y78    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_blokker_oppdatering_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X82Y63    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X86Y65    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X82Y63    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X82Y63    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X86Y64    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X82Y63    design_1_i/ad_converter/U0/USER_LOGIC_I/ad_skifteregister_array_reg[0][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 1.345ns (18.857%)  route 5.788ns (81.143%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT2 (Prop_lut2_I1_O)        0.066     8.137 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_4/O
                         net (fo=7, routed)           0.436     8.573    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_4_n_3
    SLICE_X81Y46         LUT3 (Prop_lut3_I0_O)        0.165     8.738 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.738    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp[5]
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X81Y46         FDCE (Setup_fdce_C_D)        0.035    11.572    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 1.357ns (18.993%)  route 5.788ns (81.007%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT2 (Prop_lut2_I1_O)        0.066     8.137 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_4/O
                         net (fo=7, routed)           0.436     8.573    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_4_n_3
    SLICE_X81Y46         LUT4 (Prop_lut4_I0_O)        0.177     8.750 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_2/O
                         net (fo=1, routed)           0.000     8.750    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp[6]
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X81Y46         FDCE (Setup_fdce_C_D)        0.063    11.600    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.345ns (18.924%)  route 5.763ns (81.076%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT2 (Prop_lut2_I1_O)        0.066     8.137 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_4/O
                         net (fo=7, routed)           0.411     8.548    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_4_n_3
    SLICE_X82Y46         LUT6 (Prop_lut6_I0_O)        0.165     8.713 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.713    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp[4]
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X82Y46         FDCE (Setup_fdce_C_D)        0.035    11.572    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.167ns (17.243%)  route 5.601ns (82.757%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.249     8.373    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X81Y46         FDCE (Setup_fdce_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[5]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 1.167ns (17.243%)  route 5.601ns (82.757%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.249     8.373    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X81Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X81Y46         FDCE (Setup_fdce_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[6]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.167ns (17.492%)  route 5.505ns (82.508%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.153     8.277    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X82Y46         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X82Y46         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[0]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X82Y46         FDPE (Setup_fdpe_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[0]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.167ns (17.492%)  route 5.505ns (82.508%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.153     8.277    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[1]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X82Y46         FDCE (Setup_fdce_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[1]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.167ns (17.492%)  route 5.505ns (82.508%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.153     8.277    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[2]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X82Y46         FDCE (Setup_fdce_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[2]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.167ns (17.492%)  route 5.505ns (82.508%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.153     8.277    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[3]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X82Y46         FDCE (Setup_fdce_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[3]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.167ns (17.492%)  route 5.505ns (82.508%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.605     1.605    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.269     1.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg[0]/Q
                         net (fo=97, routed)          1.087     2.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qautomat_reg_n_3_[0]
    SLICE_X74Y49         LUT6 (Prop_lut6_I3_O)        0.053     3.014 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2/O
                         net (fo=7, routed)           0.393     3.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/FSM_sequential_rq_bit[1]_i_2_n_3
    SLICE_X81Y48         LUT5 (Prop_lut5_I4_O)        0.053     3.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready21_i_1/O
                         net (fo=18, routed)          0.361     3.821    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/ready2
    SLICE_X79Y47         LUT6 (Prop_lut6_I0_O)        0.053     3.874 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36/O
                         net (fo=4, routed)           0.533     4.407    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_36_n_3
    SLICE_X79Y44         LUT3 (Prop_lut3_I0_O)        0.053     4.460 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25/O
                         net (fo=5, routed)           0.497     4.957    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_25_n_3
    SLICE_X80Y43         LUT2 (Prop_lut2_I1_O)        0.070     5.027 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/O_i_23/O
                         net (fo=3, routed)           0.301     5.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/stop2_i_7_0
    SLICE_X80Y43         LUT4 (Prop_lut4_I1_O)        0.169     5.496 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12/O
                         net (fo=8, routed)           0.326     5.823    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/O_i_12_n_3
    SLICE_X81Y44         LUT6 (Prop_lut6_I0_O)        0.053     5.876 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16/O
                         net (fo=1, routed)           0.000     5.876    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_16_n_3
    SLICE_X81Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.111 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq_reg[9]_i_10/CO[3]
                         net (fo=5, routed)           0.914     7.025    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/eqOp2_out
    SLICE_X88Y50         LUT5 (Prop_lut5_I0_O)        0.053     7.078 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5/O
                         net (fo=3, routed)           0.533     7.611    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qfreq[9]_i_5_n_3
    SLICE_X81Y46         LUT5 (Prop_lut5_I4_O)        0.053     7.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3/O
                         net (fo=2, routed)           0.407     8.071    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_3_n_3
    SLICE_X82Y46         LUT4 (Prop_lut4_I1_O)        0.053     8.124 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qimp[6]_i_1/O
                         net (fo=7, routed)           0.153     8.277    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ_n_14
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.488    11.488    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X82Y46         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]/C
                         clock pessimism              0.084    11.572    
                         clock uncertainty           -0.035    11.537    
    SLICE_X82Y46         FDCE (Setup_fdce_C_CE)      -0.244    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qimp_reg[4]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  3.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.746%)  route 0.158ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.598     0.598    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/clk
    SLICE_X64Y49         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.100     0.698 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[9]/Q
                         net (fo=1, routed)           0.158     0.856    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[29]_2[9]
    SLICE_X63Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/clk
    SLICE_X63Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[9]/C
                         clock pessimism             -0.008     0.739    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.043     0.782    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/rq_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.733%)  route 0.275ns (68.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.552     0.552    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/clk
    SLICE_X72Y55         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y55         FDPE (Prop_fdpe_C_Q)         0.100     0.652 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[26]/Q
                         net (fo=23, routed)          0.275     0.927    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/Q[25]
    SLICE_X72Y48         LUT3 (Prop_lut3_I2_O)        0.028     0.955 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/rq[26]_i_1/O
                         net (fo=1, routed)           0.000     0.955    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/p_1_in[26]
    SLICE_X72Y48         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/rq_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.826     0.826    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/clk
    SLICE_X72Y48         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/rq_reg[26]/C
                         clock pessimism             -0.008     0.818    
    SLICE_X72Y48         FDCE (Hold_fdce_C_D)         0.061     0.879    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ps_w/rq_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.646 r  design_1_i/ENDAT22_S_1/U0/qcfg29_reg/Q
                         net (fo=1, routed)           0.055     0.701    design_1_i/ENDAT22_S_1/U0/qcfg29
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                         clock pessimism             -0.201     0.546    
    SLICE_X67Y59         FDPE (Hold_fdpe_C_D)         0.047     0.593    design_1_i/ENDAT22_S_1/U0/qqcfg29_reg
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_7_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.156ns (35.760%)  route 0.280ns (64.240%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.557     0.557    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/clk
    SLICE_X87Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_7_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.100     0.657 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_7_0_reg/Q
                         net (fo=3, routed)           0.151     0.808    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct_reg[0]_1
    SLICE_X87Y49         LUT6 (Prop_lut6_I1_O)        0.028     0.836 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct[1]_i_2/O
                         net (fo=6, routed)           0.129     0.965    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct[1]_i_2_n_3
    SLICE_X89Y49         LUT5 (Prop_lut5_I0_O)        0.028     0.993 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct[0]_i_1_n_3
    SLICE_X89Y49         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.830     0.830    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X89Y49         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct_reg[0]/C
                         clock pessimism             -0.008     0.822    
    SLICE_X89Y49         FDCE (Hold_fdce_C_D)         0.060     0.882    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/zi_ct_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.046%)  route 0.057ns (30.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.545     0.545    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/clk
    SLICE_X61Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.100     0.645 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[35]/Q
                         net (fo=1, routed)           0.057     0.702    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/empf_rg1[35]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.028     0.730 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rd_data_r[35]_i_1/O
                         net (fo=1, routed)           0.000     0.730    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[35]
    SLICE_X60Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X60Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[35]/C
                         clock pessimism             -0.189     0.556    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.060     0.616    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.980%)  route 0.194ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.598     0.598    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/clk
    SLICE_X64Y49         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.100     0.698 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[15]/Q
                         net (fo=1, routed)           0.194     0.892    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[29]_2[15]
    SLICE_X63Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/clk
    SLICE_X63Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[15]/C
                         clock pessimism             -0.008     0.739    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.038     0.777    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/n_mode_ii_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_11_33_44_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.085%)  route 0.063ns (32.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.555     0.555    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/clk
    SLICE_X82Y51         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/n_mode_ii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         FDCE (Prop_fdce_C_Q)         0.100     0.655 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/n_mode_ii_reg[0]/Q
                         net (fo=2, routed)           0.063     0.718    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/n_mode_ii_reg_n_3_[0]
    SLICE_X83Y51         LUT6 (Prop_lut6_I5_O)        0.028     0.746 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_11_33_44_i_1/O
                         net (fo=1, routed)           0.000     0.746    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_11_33_44_i
    SLICE_X83Y51         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_11_33_44_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.756     0.756    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/clk
    SLICE_X83Y51         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_11_33_44_reg/C
                         clock pessimism             -0.190     0.566    
    SLICE_X83Y51         FDCE (Hold_fdce_C_D)         0.061     0.627    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/mode_11_33_44_reg
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/max_s_ct_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/test_max_s_ct_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.167%)  route 0.066ns (39.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.553     0.553    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X79Y56         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/max_s_ct_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y56         FDCE (Prop_fdce_C_Q)         0.100     0.653 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/max_s_ct_reg[12]/Q
                         net (fo=2, routed)           0.066     0.719    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/max_s_ct_reg_n_3_[12]
    SLICE_X79Y56         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/test_max_s_ct_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.754     0.754    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X79Y56         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/test_max_s_ct_reg[12]/C
                         clock pessimism             -0.201     0.553    
    SLICE_X79Y56         FDCE (Hold_fdce_C_D)         0.047     0.600    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/test_max_s_ct_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/dimp2_ssi_minus_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.700%)  route 0.318ns (71.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.553     0.553    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/clk
    SLICE_X72Y51         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDPE (Prop_fdpe_C_Q)         0.100     0.653 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[11]/Q
                         net (fo=24, routed)          0.318     0.971    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/Q[4]
    SLICE_X77Y48         LUT6 (Prop_lut6_I2_O)        0.028     0.999 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/dimp2_ssi_minus_1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.999    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/dimp2_ssi_minus_1_reg[5]_0[5]
    SLICE_X77Y48         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/dimp2_ssi_minus_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.827     0.827    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X77Y48         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/dimp2_ssi_minus_1_reg[5]/C
                         clock pessimism             -0.008     0.819    
    SLICE_X77Y48         FDCE (Hold_fdce_C_D)         0.060     0.879    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/dimp2_ssi_minus_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.868%)  route 0.204ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.598     0.598    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/clk
    SLICE_X64Y49         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDCE (Prop_fdce_C_Q)         0.100     0.698 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[8]/Q
                         net (fo=1, routed)           0.204     0.902    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[29]_2[8]
    SLICE_X63Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/clk
    SLICE_X63Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[8]/C
                         clock pessimism             -0.008     0.739    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.041     0.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/sende/rq_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/ENDAT22_S_1/U0/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X68Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[29]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[43]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X68Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X66Y54  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X70Y55  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG3/rq_reg[25]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X62Y44  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG3/rq_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X64Y52  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG3/rq_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X68Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[43]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X68Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X62Y57  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rq_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X70Y55  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG3/rq_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X64Y52  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG3/rq_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X64Y52  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG3/rq_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X68Y61  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/STR_SYNC/rq_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X89Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/U_DRC/O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X89Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/U_DRC_2/O_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X71Y47  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X71Y47  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X71Y47  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X86Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_filt_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X86Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_filt_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X86Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_filt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X86Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_filt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X86Y42  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_filt_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_d[6]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.605ns (53.707%)  route 2.245ns (46.293%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.463     2.519    design_1_i/da_converter/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X108Y95        FDRE                                         r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.282     2.801 r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[6]/Q
                         net (fo=1, routed)           2.245     5.046    da_d_OBUF[6]
    J3                   OBUF (Prop_obuf_I_O)         2.323     7.369 r  da_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.369    da_d[6]
    J3                                                                r  da_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -2.000     7.846    
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_d[11]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.546ns (53.001%)  route 2.257ns (46.999%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.463     2.519    design_1_i/da_converter/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X108Y95        FDRE                                         r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.308     2.827 r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[11]/Q
                         net (fo=1, routed)           2.257     5.084    da_d_OBUF[11]
    L1                   OBUF (Prop_obuf_I_O)         2.238     7.322 r  da_d_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.322    da_d[11]
    L1                                                                r  da_d[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -2.000     7.846    
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_d[7]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 2.605ns (54.999%)  route 2.131ns (45.001%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.463     2.519    design_1_i/da_converter/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X108Y95        FDRE                                         r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.282     2.801 r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[7]/Q
                         net (fo=1, routed)           2.131     4.932    da_d_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         2.323     7.255 r  da_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.255    da_d[7]
    K2                                                                r  da_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -2.000     7.846    
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.503ns (16.263%)  route 7.739ns (83.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     3.962 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=179, routed)         7.739    11.701    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_WDATA[0]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.053    11.754 r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[8][0]_i_1/O
                         net (fo=1, routed)           0.000    11.754    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[8][0]_i_1_n_3
    SLICE_X6Y96          FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.411    12.427    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X6Y96          FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[8][0]/C
                         clock pessimism              0.040    12.467    
                         clock uncertainty           -0.154    12.313    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.073    12.386    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[8][0]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_d[3]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.542ns (54.215%)  route 2.147ns (45.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.463     2.519    design_1_i/da_converter/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X108Y95        FDRE                                         r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.308     2.827 r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[3]/Q
                         net (fo=1, routed)           2.147     4.974    da_d_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         2.234     7.208 r  da_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.208    da_d[3]
    J1                                                                r  da_d[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -2.000     7.846    
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 1.450ns (16.029%)  route 7.596ns (83.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     3.962 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=158, routed)         7.596    11.558    design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/S_AXI_WDATA[4]
    SLICE_X19Y78         FDRE                                         r  design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.340    12.356    design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X19Y78         FDRE                                         r  design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write_reg[26][4]/C
                         clock pessimism              0.040    12.396    
                         clock uncertainty           -0.154    12.242    
    SLICE_X19Y78         FDRE (Setup_fdre_C_D)       -0.032    12.210    design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/register_array_write_reg[26][4]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da_d[10]
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.529ns (54.396%)  route 2.120ns (45.604%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.463     2.519    design_1_i/da_converter/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X108Y96        FDRE                                         r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y96        FDRE (Prop_fdre_C_Q)         0.308     2.827 r  design_1_i/da_converter/U0/USER_LOGIC_I/da_d_ut_reg[10]/Q
                         net (fo=1, routed)           2.120     4.947    da_d_OBUF[10]
    L2                   OBUF (Prop_obuf_I_O)         2.221     7.168 r  da_d_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.168    da_d[10]
    L2                                                                r  da_d[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -2.000     7.846    
  -------------------------------------------------------------------
                         required time                          7.846    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 1.503ns (16.413%)  route 7.655ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 12.429 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     3.962 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=185, routed)         7.655    11.617    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_WDATA[1]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.053    11.670 r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[10][1]_i_1/O
                         net (fo=1, routed)           0.000    11.670    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write[10][1]_i_1_n_3
    SLICE_X3Y94          FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.413    12.429    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X3Y94          FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[10][1]/C
                         clock pessimism              0.040    12.469    
                         clock uncertainty           -0.154    12.315    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.035    12.350    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[10][1]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[5][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 1.450ns (16.104%)  route 7.554ns (83.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     3.962 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=63, routed)          7.554    11.516    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_WDATA[22]
    SLICE_X17Y93         FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[5][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.351    12.367    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X17Y93         FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[5][22]/C
                         clock pessimism              0.040    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X17Y93         FDRE (Setup_fdre_C_D)       -0.032    12.221    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[5][22]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 1.450ns (16.033%)  route 7.594ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     3.962 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=185, routed)         7.594    11.556    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_WDATA[1]
    SLICE_X5Y93          FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.411    12.427    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X5Y93          FDRE                                         r  design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[1][1]/C
                         clock pessimism              0.040    12.467    
                         clock uncertainty           -0.154    12.313    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)       -0.034    12.279    design_1_i/converter_2/pwm/U0/USER_LOGIC_I/register_array_write_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  0.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.521     0.863    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y122        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.100     0.963 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.055     1.018    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y122        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.725     1.105    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y122        SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.231     0.874    
    SLICE_X34Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.976    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.372%)  route 0.116ns (53.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.631     0.973    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y150        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_fdre_C_Q)         0.100     1.073 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.189    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.789     1.169    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.046     1.123    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.123    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.470%)  route 0.218ns (68.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.523     0.865    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y104        FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.100     0.965 r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           0.218     1.183    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[20]
    SLICE_X65Y104        FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.733     1.113    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X65Y104        FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/C
                         clock pessimism             -0.046     1.067    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.047     1.114    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.050%)  route 0.227ns (63.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.532     0.874    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X57Y70         FDSE                                         r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDSE (Prop_fdse_C_Q)         0.100     0.974 r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.227     1.201    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I3_O)        0.028     1.229 r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.229    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/reg_data_out[7]
    SLICE_X62Y66         FDRE                                         r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.739     1.119    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X62Y66         FDRE                                         r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.046     1.073    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.087     1.160    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/emu_dc_0/inst/emu_dc_struct/mult1/latency_gt_0.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/emu_dc_0/inst/emu_dc_struct/convert1/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.675%)  route 0.197ns (66.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.536     0.878    design_1_i/emu_dc_0/inst/emu_dc_struct/mult1/latency_gt_0.reg/partial_one.last_srlc33e/clk
    SLICE_X57Y66         FDRE                                         r  design_1_i/emu_dc_0/inst/emu_dc_struct/mult1/latency_gt_0.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.100     0.978 r  design_1_i/emu_dc_0/inst/emu_dc_struct/mult1/latency_gt_0.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/Q
                         net (fo=1, routed)           0.197     1.175    design_1_i/emu_dc_0/inst/emu_dc_struct/convert1/latency_test.reg/partial_one.last_srlc33e/p[8]
    SLICE_X63Y67         FDRE                                         r  design_1_i/emu_dc_0/inst/emu_dc_struct/convert1/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.738     1.118    design_1_i/emu_dc_0/inst/emu_dc_struct/convert1/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/emu_dc_0/inst/emu_dc_struct/convert1/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                         clock pessimism             -0.046     1.072    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.033     1.105    design_1_i/emu_dc_0/inst/emu_dc_struct/convert1/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.848%)  route 0.229ns (64.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.532     0.874    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X57Y70         FDSE                                         r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDSE (Prop_fdse_C_Q)         0.100     0.974 r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.229     1.203    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_araddr[3]
    SLICE_X62Y66         LUT6 (Prop_lut6_I3_O)        0.028     1.231 r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.231    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/reg_data_out[0]
    SLICE_X62Y66         FDRE                                         r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.739     1.119    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X62Y66         FDRE                                         r  design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.046     1.073    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.087     1.160    design_1_i/multiplexer_0/U0/multiplexer_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.707%)  route 0.160ns (47.293%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.541     0.883    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/clk
    SLICE_X56Y95         FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.100     0.983 r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_reg_array_reg[2][1]/Q
                         net (fo=3, routed)           0.160     1.143    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/ia_in[1]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.028     1.171 r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.000     1.171    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata[1]_i_2_n_3
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I0_O)      0.050     1.221 r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.221    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/slv_wire_array[1]
    SLICE_X60Y95         FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.744     1.124    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/clk
    SLICE_X60Y95         FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.046     1.078    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.070     1.148    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_axi_lite_interface/inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.533     0.875    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y148        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_fdre_C_Q)         0.100     0.975 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.106     1.081    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X42Y148        SRL16E                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.738     1.118    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y148        SRL16E                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.211     0.907    
    SLICE_X42Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.005    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/emu_dc_0/inst/emu_dc_struct/convert22/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/emu_dc_0/inst/emu_dc_struct/register34/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.144%)  route 0.149ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.633     0.975    design_1_i/emu_dc_0/inst/emu_dc_struct/convert22/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X31Y48         FDRE                                         r  design_1_i/emu_dc_0/inst/emu_dc_struct/convert22/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/emu_dc_0/inst/emu_dc_struct/convert22/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=2, routed)           0.149     1.224    design_1_i/emu_dc_0/inst/emu_dc_struct/register34/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[3]
    SLICE_X29Y50         FDRE                                         r  design_1_i/emu_dc_0/inst/emu_dc_struct/register34/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.781     1.161    design_1_i/emu_dc_0/inst/emu_dc_struct/register34/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/emu_dc_0/inst/emu_dc_struct/register34/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism             -0.046     1.115    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.033     1.148    design_1_i/emu_dc_0/inst/emu_dc_struct/register34/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.401%)  route 0.218ns (68.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.542     0.884    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X57Y99         FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.100     0.984 r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/counter3/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.218     1.202    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X59Y95         FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.744     1.124    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X59Y95         FDRE                                         r  design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.046     1.078    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.047     1.125    design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708      DSP48_X0Y15    design_1_i/emu_dc_0/inst/emu_dc_struct/sign_n_n_2/comp5.core_instance5/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708      DSP48_X2Y15    design_1_i/emu_dc_0/inst/emu_dc_struct/mult12/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708      DSP48_X1Y16    design_1_i/emu_dc_0/inst/emu_dc_struct/mult5/comp3.core_instance3/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X3Y28    design_1_i/emu_dc_0/inst/emu_dc_struct/la/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X0Y27    design_1_i/emu_dc_0/inst/emu_dc_struct/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X1Y27    design_1_i/emu_dc_0/inst/emu_dc_struct/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X1Y15    design_1_i/emu_dc_0/inst/emu_dc_struct/n_2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X1Y28    design_1_i/converter_1/Moving_integral/U0/USER_LOGIC_I/Accumulator_generate[7].accumulator_array_reg[7]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.124         10.000      6.876      DSP48_X0Y33    design_1_i/converter_2/Moving_integral/U0/USER_LOGIC_I/Accumulator_generate[7].accumulator_array_reg[7]/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y140  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y142  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y140  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y140  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y142  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y142  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y142  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X30Y140  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X70Y94   design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_b/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X70Y94   design_1_i/converter_2/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_c/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[48].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[49].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[50].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[51].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[52].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[53].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[54].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X30Y53   design_1_i/emu_dc_0/inst/emu_dc_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[55].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X58Y94   design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.780         5.000       4.220      SLICE_X58Y94   design_1_i/converter_1/blankingtimecorr_0/inst/blankingtimecorr_struct/phase_a/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  design_1_i/ad_converter/U0/USER_LOGIC_I/IDELAYCTRL_generate.IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y18   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  design_1_i/ad_converter/U0/USER_LOGIC_I/IDELAYCTRL_generate.IDELAYCTRL_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.657ns (11.866%)  route 4.880ns (88.134%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         3.599     6.310    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PADDR[2]
    SLICE_X66Y45         LUT5 (Prop_lut5_I1_O)        0.053     6.363 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rq[16]_i_5/O
                         net (fo=1, routed)           0.446     6.809    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq_reg[16]_2
    SLICE_X67Y45         LUT6 (Prop_lut6_I5_O)        0.053     6.862 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq[16]_i_3/O
                         net (fo=1, routed)           0.000     6.862    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[16]_0
    SLICE_X67Y45         MUXF7 (Prop_muxf7_I1_O)      0.129     6.991 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[16]_i_1/O
                         net (fo=7, routed)           0.835     7.826    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/data_port_to_registers_1[9]
    SLICE_X66Y53         LUT3 (Prop_lut3_I0_O)        0.153     7.979 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/IMPL_RT.reg_s[count][0]_i_1/O
                         net (fo=1, routed)           0.000     7.979    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][15]_0[0]
    SLICE_X66Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.287    11.287    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/clk
    SLICE_X66Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][0]/C
                         clock pessimism              0.010    11.297    
                         clock uncertainty           -0.154    11.143    
    SLICE_X66Y53         FDCE (Setup_fdce_C_D)        0.071    11.214    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][0]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.602ns (10.988%)  route 4.877ns (89.012%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 11.288 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         3.942     6.653    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/PADDR[2]
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.053     6.706 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[17]_i_2/O
                         net (fo=1, routed)           0.000     6.706    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[17]_i_2_n_3
    SLICE_X67Y47         MUXF7 (Prop_muxf7_I0_O)      0.127     6.833 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[17]_i_1/O
                         net (fo=7, routed)           0.934     7.768    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/data_port_to_registers_1[10]
    SLICE_X68Y50         LUT3 (Prop_lut3_I0_O)        0.153     7.921 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/IMPL_RT.reg_s[count][1]_i_1/O
                         net (fo=1, routed)           0.000     7.921    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][15]_0[1]
    SLICE_X68Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.288    11.288    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/clk
    SLICE_X68Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][1]/C
                         clock pessimism              0.010    11.298    
                         clock uncertainty           -0.154    11.144    
    SLICE_X68Y50         FDCE (Setup_fdce_C_D)        0.035    11.179    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][1]
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.449ns (8.556%)  route 4.799ns (91.444%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 11.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         3.942     6.653    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/PADDR[2]
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.053     6.706 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[17]_i_2/O
                         net (fo=1, routed)           0.000     6.706    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[17]_i_2_n_3
    SLICE_X67Y47         MUXF7 (Prop_muxf7_I0_O)      0.127     6.833 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[17]_i_1/O
                         net (fo=7, routed)           0.857     7.690    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[31]_1[17]
    SLICE_X72Y51         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.293    11.293    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/clk
    SLICE_X72Y51         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[17]/C
                         clock pessimism              0.010    11.303    
                         clock uncertainty           -0.154    11.149    
    SLICE_X72Y51         FDCE (Setup_fdce_C_D)       -0.145    11.004    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[17]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.623ns (11.436%)  route 4.825ns (88.564%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/Q
                         net (fo=326, routed)         3.891     6.602    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/PADDR[3]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.062     6.664 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[7]_i_4/O
                         net (fo=1, routed)           0.194     6.858    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[7]_i_4_n_3
    SLICE_X63Y43         LUT6 (Prop_lut6_I0_O)        0.165     7.023 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[7]_i_2__0/O
                         net (fo=1, routed)           0.000     7.023    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[7]_i_2__0_n_3
    SLICE_X63Y43         MUXF7 (Prop_muxf7_I0_O)      0.127     7.150 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq_reg[7]_i_1/O
                         net (fo=7, routed)           0.740     7.890    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/D[7]
    SLICE_X64Y45         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.479    11.479    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/clk
    SLICE_X64Y45         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[7]/C
                         clock pessimism              0.010    11.489    
                         clock uncertainty           -0.154    11.335    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)       -0.118    11.217    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/pres/rq_reg[7]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/rq_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 0.502ns (9.211%)  route 4.948ns (90.789%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/Q
                         net (fo=326, routed)         3.891     6.602    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/PADDR[3]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.053     6.655 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[4]_i_4/O
                         net (fo=1, routed)           0.409     7.065    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[4]_i_4_n_3
    SLICE_X64Y43         LUT6 (Prop_lut6_I0_O)        0.053     7.118 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[4]_i_2__0/O
                         net (fo=1, routed)           0.000     7.118    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq[4]_i_2__0_n_3
    SLICE_X64Y43         MUXF7 (Prop_muxf7_I0_O)      0.127     7.245 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq_reg[4]_i_1/O
                         net (fo=7, routed)           0.647     7.892    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/rq_reg[31]_2[4]
    SLICE_X66Y44         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/rq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.481    11.481    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/clk
    SLICE_X66Y44         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/rq_reg[4]/C
                         clock pessimism              0.010    11.491    
                         clock uncertainty           -0.154    11.337    
    SLICE_X66Y44         FDCE (Setup_fdce_C_D)       -0.107    11.230    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO2/rq_reg[4]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.605ns (11.172%)  route 4.810ns (88.828%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 11.288 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         3.970     6.681    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/PADDR[2]
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.053     6.734 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq[18]_i_3/O
                         net (fo=1, routed)           0.000     6.734    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[18]_0
    SLICE_X63Y47         MUXF7 (Prop_muxf7_I1_O)      0.129     6.863 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[18]_i_1/O
                         net (fo=7, routed)           0.841     7.703    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/data_port_to_registers_1[11]
    SLICE_X68Y50         LUT3 (Prop_lut3_I0_O)        0.154     7.857 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/IMPL_RT.reg_s[count][2]_i_1/O
                         net (fo=1, routed)           0.000     7.857    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][15]_0[2]
    SLICE_X68Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.288    11.288    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/clk
    SLICE_X68Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][2]/C
                         clock pessimism              0.010    11.298    
                         clock uncertainty           -0.154    11.144    
    SLICE_X68Y50         FDCE (Setup_fdce_C_D)        0.063    11.207    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/I_RTM/IMPL_RT.reg_s_reg[count][2]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 0.504ns (9.299%)  route 4.916ns (90.701%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/Q
                         net (fo=326, routed)         3.837     6.548    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PADDR[3]
    SLICE_X64Y44         LUT5 (Prop_lut5_I3_O)        0.053     6.601 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rq[2]_i_5/O
                         net (fo=1, routed)           0.461     7.062    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq_reg[2]_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.053     7.115 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq[2]_i_3/O
                         net (fo=1, routed)           0.000     7.115    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq_reg[2]
    SLICE_X64Y44         MUXF7 (Prop_muxf7_I1_O)      0.129     7.244 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq_reg[2]_i_1/O
                         net (fo=7, routed)           0.618     7.862    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[31]_1[2]
    SLICE_X66Y43         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.481    11.481    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/clk
    SLICE_X66Y43         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[2]/C
                         clock pessimism              0.010    11.491    
                         clock uncertainty           -0.154    11.337    
    SLICE_X66Y43         FDCE (Setup_fdce_C_D)       -0.118    11.219    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[2]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/rq_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.504ns (9.311%)  route 4.909ns (90.689%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/Q
                         net (fo=326, routed)         3.837     6.548    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PADDR[3]
    SLICE_X64Y44         LUT5 (Prop_lut5_I3_O)        0.053     6.601 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rq[2]_i_5/O
                         net (fo=1, routed)           0.461     7.062    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq_reg[2]_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I5_O)        0.053     7.115 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq[2]_i_3/O
                         net (fo=1, routed)           0.000     7.115    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq_reg[2]
    SLICE_X64Y44         MUXF7 (Prop_muxf7_I1_O)      0.129     7.244 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/rq_reg[2]_i_1/O
                         net (fo=7, routed)           0.611     7.855    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/rq_reg[8]_1[2]
    SLICE_X66Y45         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/rq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.481    11.481    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/clk
    SLICE_X66Y45         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/rq_reg[2]/C
                         clock pessimism              0.010    11.491    
                         clock uncertainty           -0.154    11.337    
    SLICE_X66Y45         FDPE (Setup_fdpe_C_D)       -0.109    11.228    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO3/rq_reg[2]
  -------------------------------------------------------------------
                         required time                         11.228    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 0.498ns (9.288%)  route 4.864ns (90.712%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         3.750     6.461    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/PADDR[2]
    SLICE_X66Y43         LUT6 (Prop_lut6_I2_O)        0.053     6.514 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq[3]_i_5/O
                         net (fo=1, routed)           0.459     6.973    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq_reg[3]_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I5_O)        0.053     7.026 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rq[3]_i_3/O
                         net (fo=1, routed)           0.000     7.026    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[3]_1
    SLICE_X66Y43         MUXF7 (Prop_muxf7_I1_O)      0.123     7.149 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[3]_i_1/O
                         net (fo=7, routed)           0.655     7.804    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/data_port_to_registers_1[1]
    SLICE_X67Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.482    11.482    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/clk
    SLICE_X67Y47         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[3]/C
                         clock pessimism              0.010    11.492    
                         clock uncertainty           -0.154    11.338    
    SLICE_X67Y47         FDCE (Setup_fdce_C_D)       -0.129    11.209    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq_reg[3]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 0.375ns (6.894%)  route 5.065ns (93.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.386     2.442    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.269     2.711 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         3.868     6.579    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/PADDR[2]
    SLICE_X62Y45         LUT5 (Prop_lut5_I1_O)        0.053     6.632 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[6]_i_2__1/O
                         net (fo=1, routed)           0.677     7.309    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[6]_i_2__1_n_3
    SLICE_X61Y45         LUT5 (Prop_lut5_I0_O)        0.053     7.362 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/TEST2/rq[6]_i_1__6/O
                         net (fo=7, routed)           0.520     7.882    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[31]_1[6]
    SLICE_X63Y42         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.479    11.479    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/clk
    SLICE_X63Y42         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[6]/C
                         clock pessimism              0.010    11.489    
                         clock uncertainty           -0.154    11.335    
    SLICE_X63Y42         FDPE (Setup_fdpe_C_D)       -0.034    11.301    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rq_reg[6]
  -------------------------------------------------------------------
                         required time                         11.301    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.728%)  route 0.289ns (69.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.538     0.880    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.100     0.980 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         0.289     1.269    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/PADDR[2]
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.028     1.297 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rd_data_r[44]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[44]
    SLICE_X63Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X63Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[44]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X63Y59         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.654%)  route 0.290ns (69.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.538     0.880    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.100     0.980 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         0.290     1.270    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/PADDR[2]
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.028     1.298 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rd_data_r[51]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[51]
    SLICE_X63Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X63Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[51]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X63Y59         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.241%)  route 0.310ns (70.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.538     0.880    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.100     0.980 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         0.310     1.290    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/PADDR[2]
    SLICE_X64Y59         LUT6 (Prop_lut6_I2_O)        0.028     1.318 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rd_data_r[45]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[45]
    SLICE_X64Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.782%)  route 0.333ns (72.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.538     0.880    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.100     0.980 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[5]/Q
                         net (fo=326, routed)         0.333     1.313    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/PADDR[3]
    SLICE_X65Y59         LUT6 (Prop_lut6_I4_O)        0.028     1.341 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rd_data_r[40]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[40]
    SLICE_X65Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X65Y59         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.714%)  route 0.334ns (72.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.537     0.879    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X57Y63         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.100     0.979 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/Q
                         net (fo=169, routed)         0.334     1.313    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/PADDR[1]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.028     1.341 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1H/rd_data_r[52]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[52]
    SLICE_X63Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X63Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[52]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X63Y58         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.108%)  route 0.382ns (74.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.538     0.880    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.100     0.980 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         0.382     1.362    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/PADDR[2]
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.028     1.390 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rd_data_r[32]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[32]
    SLICE_X62Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X62Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[32]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X62Y58         FDCE (Hold_fdce_C_D)         0.087     0.978    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (25.010%)  route 0.384ns (74.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.538     0.880    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.100     0.980 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[4]/Q
                         net (fo=287, routed)         0.384     1.364    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/PADDR[2]
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.028     1.392 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rd_data_r[33]_i_1/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[33]
    SLICE_X62Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X62Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[33]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X62Y58         FDCE (Hold_fdce_C_D)         0.087     0.978    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.128ns (24.330%)  route 0.398ns (75.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.537     0.879    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X57Y63         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.100     0.979 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/Q
                         net (fo=169, routed)         0.398     1.377    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/PADDR[1]
    SLICE_X62Y56         LUT5 (Prop_lut5_I3_O)        0.028     1.405 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG2/rd_data_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.405    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[14]
    SLICE_X62Y56         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.746     0.746    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X62Y56         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[14]/C
                         clock pessimism             -0.008     0.738    
                         clock uncertainty            0.154     0.892    
    SLICE_X62Y56         FDCE (Hold_fdce_C_D)         0.087     0.979    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/qsoft_str_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.128ns (23.871%)  route 0.408ns (76.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.537     0.879    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X57Y63         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.100     0.979 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/Q
                         net (fo=169, routed)         0.408     1.387    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/PADDR[1]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.028     1.415 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/qsoft_str_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/soft_str
    SLICE_X65Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/qsoft_str_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/clk
    SLICE_X65Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/qsoft_str_reg/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/qsoft_str_reg
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.849%)  route 0.409ns (76.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.537     0.879    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X57Y63         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.100     0.979 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/Q
                         net (fo=169, routed)         0.409     1.388    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/PADDR[1]
    SLICE_X65Y57         LUT5 (Prop_lut5_I1_O)        0.028     1.416 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/KDO1/rd_data_r[31]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/D[31]
    SLICE_X65Y57         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y57         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]/C
                         clock pessimism             -0.008     0.737    
                         clock uncertainty            0.154     0.891    
    SLICE_X65Y57         FDCE (Hold_fdce_C_D)         0.060     0.951    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
From Clock:  AD_CLOCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.639ns  (logic 0.813ns (49.613%)  route 0.826ns (50.387%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[3][8]/C
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[3][8]/Q
                         net (fo=2, routed)           0.826     1.134    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[3]_14[8]
    SLICE_X76Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.187 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[3][11]_i_6/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[3][11]_i_6_n_3
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.500 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[3][11]_i_1_n_3
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.639 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[3][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.639    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[3]_36[12]
    SLICE_X76Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X76Y64         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[3][12]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.638ns  (logic 0.906ns (55.318%)  route 0.732ns (44.682%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/Q
                         net (fo=2, routed)           0.732     1.001    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0]_2[0]
    SLICE_X72Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.054 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5_n_3
    SLICE_X72Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1_n_3
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.425 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1_n_3
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.638 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.638    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[0]_33[9]
    SLICE_X72Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y65         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][9]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.622ns  (logic 0.890ns (54.877%)  route 0.732ns (45.123%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/Q
                         net (fo=2, routed)           0.732     1.001    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0]_2[0]
    SLICE_X72Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.054 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5_n_3
    SLICE_X72Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1_n_3
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.425 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1_n_3
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.483 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.483    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]_i_1_n_3
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.622 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.622    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[0]_33[12]
    SLICE_X72Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][12]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.604ns  (logic 0.872ns (54.371%)  route 0.732ns (45.629%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/Q
                         net (fo=2, routed)           0.732     1.001    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0]_2[0]
    SLICE_X72Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.054 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5_n_3
    SLICE_X72Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1_n_3
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.425 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1_n_3
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     1.604 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.604    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[0]_33[11]
    SLICE_X72Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y65         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.596ns  (logic 0.862ns (53.994%)  route 0.734ns (46.006%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][9]/C
    SLICE_X81Y63         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2][9]/Q
                         net (fo=2, routed)           0.734     0.980    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[2]_10[9]
    SLICE_X74Y63         LUT2 (Prop_lut2_I0_O)        0.153     1.133 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[2][11]_i_5/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[2][11]_i_5_n_3
    SLICE_X74Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.457 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[2][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[2][11]_i_1_n_3
    SLICE_X74Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.596 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[2][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.596    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[2]_35[12]
    SLICE_X74Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X74Y64         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[2][12]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.580ns  (logic 0.905ns (57.280%)  route 0.675ns (42.720%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7][2]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7][2]/Q
                         net (fo=2, routed)           0.675     0.921    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7]_30[2]
    SLICE_X79Y64         LUT2 (Prop_lut2_I0_O)        0.153     1.074 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[7][3]_i_3/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[7][3]_i_3_n_3
    SLICE_X79Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.309 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][3]_i_1_n_3
    SLICE_X79Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][7]_i_1_n_3
    SLICE_X79Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.580 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.580    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[7]_40[9]
    SLICE_X79Y66         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X79Y66         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][9]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.580ns  (logic 0.848ns (53.677%)  route 0.732ns (46.323%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/Q
                         net (fo=2, routed)           0.732     1.001    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0]_2[0]
    SLICE_X72Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.054 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5_n_3
    SLICE_X72Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1_n_3
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.580 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.580    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[0]_33[5]
    SLICE_X72Y64         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y64         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.564ns  (logic 0.889ns (56.843%)  route 0.675ns (43.157%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7][2]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7][2]/Q
                         net (fo=2, routed)           0.675     0.921    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[7]_30[2]
    SLICE_X79Y64         LUT2 (Prop_lut2_I0_O)        0.153     1.074 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[7][3]_i_3/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[7][3]_i_3_n_3
    SLICE_X79Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.309 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][3]_i_1_n_3
    SLICE_X79Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][7]_i_1_n_3
    SLICE_X79Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.425 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][11]_i_1_n_3
    SLICE_X79Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.564 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.564    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[7]_40[12]
    SLICE_X79Y67         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X79Y67         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[7][12]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.564ns  (logic 0.832ns (53.203%)  route 0.732ns (46.797%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/Q
                         net (fo=2, routed)           0.732     1.001    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0]_2[0]
    SLICE_X72Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.054 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5_n_3
    SLICE_X72Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1_n_3
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.425 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1_n_3
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     1.564 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.564    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[0]_33[8]
    SLICE_X72Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y65         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][8]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by AD_CLOCK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.561ns  (logic 0.829ns (53.113%)  route 0.732ns (46.887%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64                                      0.000     0.000 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/C
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0][0]/Q
                         net (fo=2, routed)           0.732     1.001    design_1_i/ad_converter/U0/USER_LOGIC_I/akkumulator_array_reg[0]_2[0]
    SLICE_X72Y63         LUT2 (Prop_lut2_I0_O)        0.053     1.054 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1[0][3]_i_5_n_3
    SLICE_X72Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.367 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.367    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][3]_i_1_n_3
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.425 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][7]_i_1_n_3
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     1.561 r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.561    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_ad_akk_ut_array[0]_33[10]
    SLICE_X72Y65         FDRE                                         r  design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X72Y65         FDRE (Setup_fdre_C_D)        0.051     2.051    design_1_i/ad_converter/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[0][10]
  -------------------------------------------------------------------
                         required time                          2.051    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  0.490    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.736ns (16.475%)  route 3.731ns (83.525%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 12.288 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.902     4.570    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.182     4.752 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_5/O
                         net (fo=2, routed)           0.424     5.176    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_5_n_3
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.168     5.344 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_2/O
                         net (fo=3, routed)           0.466     5.810    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_2_n_3
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.053     5.863 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     5.863    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[1]_i_1_n_3
    SLICE_X55Y69         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.272    12.288    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X55Y69         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[1]/C
                         clock pessimism              0.010    12.298    
                         clock uncertainty           -0.154    12.144    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.035    12.179    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.736ns (16.882%)  route 3.624ns (83.118%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 12.288 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.902     4.570    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.182     4.752 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_5/O
                         net (fo=2, routed)           0.424     5.176    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_5_n_3
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.168     5.344 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_2/O
                         net (fo=3, routed)           0.359     5.703    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_2_n_3
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.053     5.756 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.756    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_1_n_3
    SLICE_X55Y69         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.272    12.288    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X55Y69         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[2]/C
                         clock pessimism              0.010    12.298    
                         clock uncertainty           -0.154    12.144    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.034    12.178    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.503ns (12.475%)  route 3.529ns (87.525%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.446     4.113    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.170     4.283 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1/O
                         net (fo=32, routed)          1.145     5.428    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_3
    SLICE_X60Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.282    12.298    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X60Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/C
                         clock pessimism              0.082    12.380    
                         clock uncertainty           -0.154    12.226    
    SLICE_X60Y59         FDRE (Setup_fdre_C_CE)      -0.244    11.982    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.503ns (12.475%)  route 3.529ns (87.525%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.446     4.113    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.170     4.283 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1/O
                         net (fo=32, routed)          1.145     5.428    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_3
    SLICE_X60Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.282    12.298    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X60Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[18]/C
                         clock pessimism              0.082    12.380    
                         clock uncertainty           -0.154    12.226    
    SLICE_X60Y59         FDRE (Setup_fdre_C_CE)      -0.244    11.982    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.556ns (12.930%)  route 3.744ns (87.070%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.443     4.110    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT5 (Prop_lut5_I1_O)        0.170     4.280 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_3/O
                         net (fo=32, routed)          1.363     5.643    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PENABLE_i_reg
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.053     5.696 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     5.696    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[10]
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.284    12.300    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]/C
                         clock pessimism              0.091    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.073    12.310    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.566ns (13.132%)  route 3.744ns (86.868%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.443     4.110    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT5 (Prop_lut5_I1_O)        0.170     4.280 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_3/O
                         net (fo=32, routed)          1.363     5.643    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PENABLE_i_reg
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.063     5.706 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     5.706    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[24]
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.284    12.300    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]/C
                         clock pessimism              0.091    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.092    12.329    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.736ns (17.782%)  route 3.403ns (82.218%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 12.288 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.902     4.570    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.182     4.752 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_5/O
                         net (fo=2, routed)           0.424     5.176    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_5_n_3
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.168     5.344 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_2/O
                         net (fo=3, routed)           0.138     5.482    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_2_n_3
    SLICE_X54Y69         LUT6 (Prop_lut6_I4_O)        0.053     5.535 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     5.535    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[0]_i_1_n_3
    SLICE_X54Y69         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.272    12.288    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X54Y69         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]/C
                         clock pessimism              0.010    12.298    
                         clock uncertainty           -0.154    12.144    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)        0.071    12.215    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.556ns (13.166%)  route 3.667ns (86.834%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.443     4.110    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT5 (Prop_lut5_I1_O)        0.170     4.280 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_3/O
                         net (fo=32, routed)          1.286     5.566    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PENABLE_i_reg
    SLICE_X62Y61         LUT4 (Prop_lut4_I0_O)        0.053     5.619 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[30]_i_1/O
                         net (fo=1, routed)           0.000     5.619    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[30]
    SLICE_X62Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.283    12.299    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[30]/C
                         clock pessimism              0.091    12.390    
                         clock uncertainty           -0.154    12.236    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)        0.071    12.307    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.569ns (13.433%)  route 3.667ns (86.567%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 12.299 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.443     4.110    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT5 (Prop_lut5_I1_O)        0.170     4.280 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_3/O
                         net (fo=32, routed)          1.286     5.566    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/PENABLE_i_reg
    SLICE_X62Y61         LUT4 (Prop_lut4_I0_O)        0.066     5.632 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     5.632    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[4]
    SLICE_X62Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.283    12.299    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X62Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/C
                         clock pessimism              0.091    12.390    
                         clock uncertainty           -0.154    12.236    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)        0.092    12.328    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -5.632    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.503ns (12.967%)  route 3.376ns (87.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 12.298 - 10.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.396     1.396    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.269     1.665 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.939     2.604    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.064     2.668 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          1.446     4.113    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.170     4.283 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1/O
                         net (fo=32, routed)          0.992     5.275    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_3
    SLICE_X61Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.282    12.298    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X61Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]/C
                         clock pessimism              0.082    12.380    
                         clock uncertainty           -0.154    12.226    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.244    11.982    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                  6.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.374ns (23.702%)  route 1.204ns (76.298%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.288     1.288    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X70Y57         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDCE (Prop_fdce_C_Q)         0.248     1.536 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[27]/Q
                         net (fo=5, routed)           0.391     1.927    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[27]
    SLICE_X65Y61         LUT6 (Prop_lut6_I0_O)        0.042     1.969 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.246     2.216    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[27]_INST_0_i_1_n_3
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.042     2.258 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[27]_INST_0/O
                         net (fo=1, routed)           0.566     2.824    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[27]
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.042     2.866 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     2.866    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[27]
    SLICE_X60Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.392     2.448    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[27]/C
                         clock pessimism             -0.082     2.366    
                         clock uncertainty            0.154     2.520    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.216     2.736    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.444ns (27.430%)  route 1.175ns (72.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.285     1.285    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y57         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.216     1.501 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[43]/Q
                         net (fo=2, routed)           0.255     1.756    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[43]
    SLICE_X65Y57         LUT6 (Prop_lut6_I3_O)        0.042     1.798 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.465     2.264    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[11]_INST_0_i_1_n_3
    SLICE_X62Y59         LUT3 (Prop_lut3_I1_O)        0.052     2.316 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[11]_INST_0/O
                         net (fo=1, routed)           0.454     2.770    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[11]
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.134     2.904 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     2.904    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[11]
    SLICE_X61Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.394     2.450    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X61Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]/C
                         clock pessimism             -0.082     2.368    
                         clock uncertainty            0.154     2.522    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.216     2.738    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.449ns (26.920%)  route 1.219ns (73.080%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.286     1.286    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X69Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y59         FDCE (Prop_fdce_C_Q)         0.216     1.502 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]/Q
                         net (fo=5, routed)           0.198     1.700    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[28]
    SLICE_X68Y59         LUT6 (Prop_lut6_I0_O)        0.042     1.742 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.473     2.215    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[28]_INST_0_i_1_n_3
    SLICE_X62Y59         LUT2 (Prop_lut2_I0_O)        0.054     2.269 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[28]_INST_0/O
                         net (fo=1, routed)           0.548     2.817    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[28]
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.137     2.954 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[28]_i_1/O
                         net (fo=1, routed)           0.000     2.954    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[28]
    SLICE_X60Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.392     2.448    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[28]/C
                         clock pessimism             -0.082     2.366    
                         clock uncertainty            0.154     2.520    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.215     2.735    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.223ns (25.197%)  route 0.662ns (74.803%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.544     0.544    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.100     0.644 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/Q
                         net (fo=2, routed)           0.183     0.827    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[45]
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.028     0.855 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.183     1.039    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[13]_INST_0_i_1_n_3
    SLICE_X62Y60         LUT3 (Prop_lut3_I1_O)        0.027     1.066 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[13]_INST_0/O
                         net (fo=1, routed)           0.295     1.361    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[13]
    SLICE_X58Y62         LUT4 (Prop_lut4_I3_O)        0.068     1.429 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     1.429    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[13]
    SLICE_X58Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.740     1.120    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X58Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[13]/C
                         clock pessimism             -0.168     0.952    
                         clock uncertainty            0.154     1.106    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.087     1.193    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.233ns (26.764%)  route 0.638ns (73.236%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.544     0.544    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.100     0.644 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]/Q
                         net (fo=2, routed)           0.181     0.825    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[41]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.028     0.853 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.230     1.083    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[9]_INST_0_i_1_n_3
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.031     1.114 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[9]_INST_0/O
                         net (fo=1, routed)           0.227     1.341    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[9]
    SLICE_X63Y61         LUT4 (Prop_lut4_I3_O)        0.074     1.415 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[9]
    SLICE_X63Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.744     1.124    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[9]/C
                         clock pessimism             -0.187     0.937    
                         clock uncertainty            0.154     1.091    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.075     1.166    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.201ns (21.861%)  route 0.718ns (78.139%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.543     0.543    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.100     0.643 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.384     1.027    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.031     1.058 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          0.335     1.392    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.070     1.462 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[24]
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     1.125    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]/C
                         clock pessimism             -0.187     0.938    
                         clock uncertainty            0.154     1.092    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.096     1.188    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.146%)  route 0.839ns (81.854%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.597     0.597    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y44         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.100     0.697 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[2]/Q
                         net (fo=5, routed)           0.264     0.961    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[2]
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.028     0.989 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.311     1.300    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[2]_INST_0_i_1_n_3
    SLICE_X60Y59         LUT3 (Prop_lut3_I1_O)        0.028     1.328 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[2]_INST_0/O
                         net (fo=1, routed)           0.264     1.592    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[2]
    SLICE_X61Y60         LUT4 (Prop_lut4_I3_O)        0.030     1.622 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.622    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[2]
    SLICE_X61Y60         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.742     1.122    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X61Y60         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/C
                         clock pessimism             -0.008     1.114    
                         clock uncertainty            0.154     1.268    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075     1.343    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.200ns (21.776%)  route 0.718ns (78.224%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.543     0.543    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.100     0.643 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/Q
                         net (fo=2, routed)           0.384     1.027    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.031     1.058 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDY_INST_0/O
                         net (fo=45, routed)          0.335     1.392    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_pready[0]
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.069     1.461 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     1.461    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[10]
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     1.125    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]/C
                         clock pessimism             -0.187     0.938    
                         clock uncertainty            0.154     1.092    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.087     1.179    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.188ns (20.720%)  route 0.719ns (79.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.544     0.544    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDCE (Prop_fdce_C_Q)         0.100     0.644 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/Q
                         net (fo=2, routed)           0.229     0.873    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[40]
    SLICE_X65Y59         LUT6 (Prop_lut6_I3_O)        0.028     0.901 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.218     1.119    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[8]_INST_0_i_1_n_3
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.028     1.147 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[8]_INST_0/O
                         net (fo=1, routed)           0.272     1.419    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[8]
    SLICE_X63Y61         LUT4 (Prop_lut4_I3_O)        0.032     1.451 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[8]
    SLICE_X63Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.744     1.124    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X63Y61         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[8]/C
                         clock pessimism             -0.187     0.937    
                         clock uncertainty            0.154     1.091    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.075     1.166    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.189ns (20.742%)  route 0.722ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.545     0.545    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X60Y51         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.100     0.645 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[38]/Q
                         net (fo=2, routed)           0.182     0.827    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/Q[38]
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.028     0.855 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.306     1.161    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[6]_INST_0_i_1_n_3
    SLICE_X60Y57         LUT3 (Prop_lut3_I1_O)        0.028     1.189 r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/PRDATA[6]_INST_0/O
                         net (fo=1, routed)           0.234     1.423    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[6]
    SLICE_X60Y62         LUT4 (Prop_lut4_I3_O)        0.033     1.456 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     1.456    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[6]
    SLICE_X60Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.740     1.120    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X60Y62         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[6]/C
                         clock pessimism             -0.186     0.934    
                         clock uncertainty            0.154     1.088    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.075     1.163    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.361ns (8.049%)  route 4.124ns (91.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.810     5.883    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X87Y54         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X87Y54         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[2]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X87Y54         FDCE (Recov_fdce_C_CLR)     -0.255    11.088    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[2]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.361ns (8.049%)  route 4.124ns (91.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.810     5.883    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X87Y54         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X87Y54         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[3]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X87Y54         FDCE (Recov_fdce_C_CLR)     -0.255    11.088    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[3]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.361ns (8.049%)  route 4.124ns (91.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.810     5.883    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X87Y54         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X87Y54         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[5]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X87Y54         FDCE (Recov_fdce_C_CLR)     -0.255    11.088    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[5]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.361ns (8.049%)  route 4.124ns (91.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.810     5.883    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X87Y54         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X87Y54         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[7]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X87Y54         FDCE (Recov_fdce_C_CLR)     -0.255    11.088    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/sb_ct_reg[7]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.361ns (8.239%)  route 4.021ns (91.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.707     5.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X86Y53         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X86Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[5]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X86Y53         FDCE (Recov_fdce_C_CLR)     -0.228    11.115    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[5]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.361ns (8.239%)  route 4.021ns (91.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.707     5.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X86Y53         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X86Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[6]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X86Y53         FDCE (Recov_fdce_C_CLR)     -0.228    11.115    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[6]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.361ns (8.239%)  route 4.021ns (91.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.707     5.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X86Y53         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X86Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[7]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X86Y53         FDCE (Recov_fdce_C_CLR)     -0.228    11.115    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[7]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.361ns (8.239%)  route 4.021ns (91.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.707     5.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X86Y53         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X86Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[10]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X86Y53         FDCE (Recov_fdce_C_CLR)     -0.192    11.151    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[10]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.361ns (8.239%)  route 4.021ns (91.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.707     5.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X86Y53         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X86Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[11]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X86Y53         FDCE (Recov_fdce_C_CLR)     -0.192    11.151    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[11]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.361ns (8.239%)  route 4.021ns (91.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.398     1.398    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X66Y59         FDRE                                         r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.308     1.706 r  design_1_i/ENDAT22_S_1/U0/nreset2_reg/Q
                         net (fo=2, routed)           0.314     2.020    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/nreset2
    SLICE_X67Y59         LUT3 (Prop_lut3_I1_O)        0.053     2.073 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         3.707     5.780    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/qqcfg29_reg
    SLICE_X86Y53         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.296    11.296    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/clk
    SLICE_X86Y53         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[12]/C
                         clock pessimism              0.082    11.378    
                         clock uncertainty           -0.035    11.343    
    SLICE_X86Y53         FDCE (Recov_fdce_C_CLR)     -0.192    11.151    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/s_ct_reg[12]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  5.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[30]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.157ns (45.345%)  route 0.189ns (54.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.137     0.892    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[31]_0
    SLICE_X66Y58         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/clk
    SLICE_X66Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[30]/C
                         clock pessimism             -0.187     0.560    
    SLICE_X66Y58         FDCE (Remov_fdce_C_CLR)     -0.050     0.510    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[41]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.157ns (45.345%)  route 0.189ns (54.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.137     0.892    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[31]_0
    SLICE_X66Y58         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/clk
    SLICE_X66Y58         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[41]/C
                         clock pessimism             -0.187     0.560    
    SLICE_X66Y58         FDCE (Remov_fdce_C_CLR)     -0.050     0.510    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/E_RG1/rq_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.157ns (43.905%)  route 0.201ns (56.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.149     0.904    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]_1
    SLICE_X69Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X69Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]/C
                         clock pessimism             -0.187     0.560    
    SLICE_X69Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.491    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.157ns (41.823%)  route 0.218ns (58.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.166     0.921    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]_1
    SLICE_X65Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]/C
                         clock pessimism             -0.168     0.577    
    SLICE_X65Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.508    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.157ns (41.823%)  route 0.218ns (58.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.166     0.921    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]_1
    SLICE_X65Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X65Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]/C
                         clock pessimism             -0.168     0.577    
    SLICE_X65Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.508    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.157ns (43.618%)  route 0.203ns (56.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.151     0.906    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/intstatrq_reg[0]
    SLICE_X68Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.747     0.747    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/clk
    SLICE_X68Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[7]/C
                         clock pessimism             -0.187     0.560    
    SLICE_X68Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.491    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.157ns (41.562%)  route 0.221ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.169     0.924    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]_1
    SLICE_X64Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.745     0.745    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]/C
                         clock pessimism             -0.168     0.577    
    SLICE_X64Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.508    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.157ns (37.239%)  route 0.265ns (62.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.213     0.968    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]_1
    SLICE_X70Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.748     0.748    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X70Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[26]/C
                         clock pessimism             -0.168     0.580    
    SLICE_X70Y59         FDCE (Remov_fdce_C_CLR)     -0.050     0.530    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.157ns (38.968%)  route 0.246ns (61.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.194     0.949    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/rd_data_r_reg[31]_1
    SLICE_X64Y60         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.744     0.744    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/clk
    SLICE_X64Y60         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg/C
                         clock pessimism             -0.168     0.576    
    SLICE_X64Y60         FDCE (Remov_fdce_C_CLR)     -0.069     0.507    design_1_i/ENDAT22_S_1/U0/U_INTAPB/port_1_2.io1/dvld_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.157ns (37.239%)  route 0.265ns (62.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.546     0.546    design_1_i/ENDAT22_S_1/U0/clk
    SLICE_X67Y59         FDPE                                         r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y59         FDPE (Prop_fdpe_C_Q)         0.091     0.637 r  design_1_i/ENDAT22_S_1/U0/qqcfg29_reg/Q
                         net (fo=1, routed)           0.052     0.689    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/qqcfg29
    SLICE_X67Y59         LUT3 (Prop_lut3_I0_O)        0.066     0.755 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/eclk/Frequ/iclk32_i_2/O
                         net (fo=905, routed)         0.213     0.968    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/intstatrq_reg[0]
    SLICE_X71Y59         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.748     0.748    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/clk
    SLICE_X71Y59         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[0]/C
                         clock pessimism             -0.168     0.580    
    SLICE_X71Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.511    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/ctrl/cfg_str_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.322ns (6.299%)  route 4.790ns (93.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 11.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.387     2.443    design_1_i/converter_1/pwm/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X49Y108        FDRE                                         r  design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.269     2.712 r  design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_reg/Q
                         net (fo=921, routed)         4.141     6.853    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/nstr
    SLICE_X74Y57         LUT2 (Prop_lut2_I1_O)        0.053     6.906 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_i_2/O
                         net (fo=1, routed)           0.649     7.555    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_i_2_n_3
    SLICE_X83Y50         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.295    11.295    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/clk
    SLICE_X83Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg/C
                         clock pessimism              0.000    11.295    
                         clock uncertainty           -0.154    11.141    
    SLICE_X83Y50         FDCE (Recov_fdce_C_CLR)     -0.255    10.886    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  3.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (arrival time - required time)
  Source:                 design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.128ns (5.212%)  route 2.328ns (94.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.529     0.871    design_1_i/converter_1/pwm/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X49Y108        FDRE                                         r  design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.100     0.971 r  design_1_i/converter_1/pwm/U0/USER_LOGIC_I/intsignal_reg/Q
                         net (fo=921, routed)         2.057     3.028    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/nstr
    SLICE_X74Y57         LUT2 (Prop_lut2_I1_O)        0.028     3.056 f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_i_2/O
                         net (fo=1, routed)           0.271     3.327    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_i_2_n_3
    SLICE_X83Y50         FDCE                                         f  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.756     0.756    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/clk
    SLICE_X83Y50         FDCE                                         r  design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg/C
                         clock pessimism              0.000     0.756    
                         clock uncertainty            0.154     0.910    
    SLICE_X83Y50         FDCE (Remov_fdce_C_CLR)     -0.069     0.841    design_1_i/ENDAT22_S_1/U0/U_INTAPB/U_INTREG/KERNEL/G_TCLK_V1.tclk_i_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  2.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.361ns (10.528%)  route 3.068ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.372     2.428    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        1.709     4.445    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X29Y105        LUT1 (Prop_lut1_I0_O)        0.053     4.498 f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         1.359     5.857    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X32Y111        FDPE                                         f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.268    12.284    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y111        FDPE                                         r  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/C
                         clock pessimism              0.129    12.413    
                         clock uncertainty           -0.154    12.259    
    SLICE_X32Y111        FDPE (Recov_fdpe_C_PRE)     -0.228    12.031    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.361ns (10.528%)  route 3.068ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.372     2.428    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        1.709     4.445    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X29Y105        LUT1 (Prop_lut1_I0_O)        0.053     4.498 f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         1.359     5.857    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X32Y111        FDPE                                         f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.268    12.284    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y111        FDPE                                         r  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/C
                         clock pessimism              0.129    12.413    
                         clock uncertainty           -0.154    12.259    
    SLICE_X32Y111        FDPE (Recov_fdpe_C_PRE)     -0.228    12.031    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.361ns (10.528%)  route 3.068ns (89.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.372     2.428    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        1.709     4.445    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X29Y105        LUT1 (Prop_lut1_I0_O)        0.053     4.498 f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         1.359     5.857    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X32Y111        FDPE                                         f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.268    12.284    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y111        FDPE                                         r  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/C
                         clock pessimism              0.129    12.413    
                         clock uncertainty           -0.154    12.259    
    SLICE_X32Y111        FDPE (Recov_fdpe_C_PRE)     -0.192    12.067    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.361ns (17.456%)  route 1.707ns (82.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.372     2.428    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.575     3.311    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.053     3.364 f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         1.133     4.496    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X41Y115        FDPE                                         f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.265    12.281    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y115        FDPE                                         r  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/C
                         clock pessimism              0.129    12.410    
                         clock uncertainty           -0.154    12.256    
    SLICE_X41Y115        FDPE (Recov_fdpe_C_PRE)     -0.217    12.039    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.361ns (17.456%)  route 1.707ns (82.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.372     2.428    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.575     3.311    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.053     3.364 f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         1.133     4.496    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X41Y115        FDPE                                         f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.265    12.281    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y115        FDPE                                         r  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/C
                         clock pessimism              0.129    12.410    
                         clock uncertainty           -0.154    12.256    
    SLICE_X41Y115        FDPE (Recov_fdpe_C_PRE)     -0.217    12.039    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.361ns (17.456%)  route 1.707ns (82.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.372     2.428    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.308     2.736 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.575     3.311    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.053     3.364 f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         1.133     4.496    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X41Y115        FDPE                                         f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       1.265    12.281    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y115        FDPE                                         r  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/C
                         clock pessimism              0.129    12.410    
                         clock uncertainty           -0.154    12.256    
    SLICE_X41Y115        FDPE (Recov_fdpe_C_PRE)     -0.217    12.039    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  7.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.146ns (15.647%)  route 0.787ns (84.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.519     0.861    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.118     0.979 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.282     1.261    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.028     1.289 f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         0.506     1.794    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X41Y115        FDPE                                         f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.731     1.111    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y115        FDPE                                         r  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/C
                         clock pessimism             -0.211     0.900    
    SLICE_X41Y115        FDPE (Remov_fdpe_C_PRE)     -0.072     0.828    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.146ns (15.647%)  route 0.787ns (84.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.519     0.861    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.118     0.979 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.282     1.261    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.028     1.289 f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         0.506     1.794    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X41Y115        FDPE                                         f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.731     1.111    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y115        FDPE                                         r  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/C
                         clock pessimism             -0.211     0.900    
    SLICE_X41Y115        FDPE (Remov_fdpe_C_PRE)     -0.072     0.828    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.146ns (15.647%)  route 0.787ns (84.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.519     0.861    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.118     0.979 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.282     1.261    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X39Y116        LUT1 (Prop_lut1_I0_O)        0.028     1.289 f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         0.506     1.794    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X41Y115        FDPE                                         f  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.731     1.111    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X41Y115        FDPE                                         r  design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/C
                         clock pessimism             -0.211     0.900    
    SLICE_X41Y115        FDPE (Remov_fdpe_C_PRE)     -0.072     0.828    design_1_i/converter_1/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.146ns (9.172%)  route 1.446ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.519     0.861    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.118     0.979 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.798     1.777    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X29Y105        LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         0.648     2.453    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X32Y111        FDPE                                         f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.736     1.116    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y111        FDPE                                         r  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]/C
                         clock pessimism             -0.211     0.905    
    SLICE_X32Y111        FDPE (Remov_fdpe_C_PRE)     -0.052     0.853    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.146ns (9.172%)  route 1.446ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.519     0.861    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.118     0.979 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.798     1.777    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X29Y105        LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         0.648     2.453    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X32Y111        FDPE                                         f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.736     1.116    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y111        FDPE                                         r  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]/C
                         clock pessimism             -0.211     0.905    
    SLICE_X32Y111        FDPE (Remov_fdpe_C_PRE)     -0.052     0.853    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.146ns (9.172%)  route 1.446ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.519     0.861    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.118     0.979 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1035, routed)        0.798     1.777    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ARESETN
    SLICE_X29Y105        LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/register_array_write[2][27]_i_1/O
                         net (fo=116, routed)         0.648     2.453    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/reset
    SLICE_X32Y111        FDPE                                         f  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12998, routed)       0.736     1.116    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y111        FDPE                                         r  design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg/C
                         clock pessimism             -0.211     0.905    
    SLICE_X32Y111        FDPE (Remov_fdpe_C_PRE)     -0.052     0.853    design_1_i/converter_2/driver_interface/U0/USER_LOGIC_I/async_reset_sig_reg
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  1.600    





