Model {
  Name			  "cic_filter_testing_to_compile"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.73"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Fri Jan 20 16:05:33 2012"
  Creator		  "hong"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "chenhong"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Feb  3 14:56:38 2012"
  RTWModifiedTimeStamp	  250181721
  ModelVersionFormat	  "1.%<AutoIncrement:73>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Version		  "1.10.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 204, 75, 1094, 734 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "cic_filter_testing_to_compile"
    Location		    [5, 77, 1275, 706]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "79"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "78"
      Tag		      "genX"
      Ports		      []
      Position		      [1037, 32, 1087, 82]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      infoedit		      " System Generator"
      xilinxfamily	      "virtex5"
      part		      "xc5vsx95t"
      speed		      "-1"
      package		      "ff1136"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./cic_filter_testing_to_compile/sysgen"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,180,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Band-Limited\nWhite Noise"
      SID		      "66"
      Ports		      [0, 1]
      Position		      [50, 40, 80, 70]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      Cov		      "[0.1]"
      Ts		      "1"
      seed		      "[23341]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      SID		      "56"
      Ports		      [0, 1]
      Position		      [655, 187, 675, 213]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "11.4"
      sg_icon_stat	      "20,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 26 26 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[15.22 1"
      "5.22 17.22 15.22 17.22 17.22 17.22 15.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[13.22 13.22 15.22 15."
      "22 13.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[11.22 11.22 13.22 13.22 11.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 9.22 11.22 11.22 9.22 ],[0.931 0.946 0.973 ])"
      ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
      "('output',1,'1');\nfprintf('','COMMENT: end icon text');"
      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B)"
      ")','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*"
      "B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCI"
      "N>>17','opselect'=>'C'}}}"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "68"
      Position		      [630, 134, 660, 166]
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      SID		      "65"
      Position		      [50, 125, 80, 155]
    }
    Block {
      BlockType		      SubSystem
      Name		      "Parallel_CIC_filter1"
      SID		      "39"
      Ports		      [8, 1]
      Position		      [375, 27, 475, 168]
      BackgroundColor	      "lightBlue"
      AttributesFormatString  "dec_rate = 128\nOrder = 3\n"
      AncestorBlock	      "gbt_library/Parallel_CIC_filter"
      LibraryVersion	      "*1.94"
      UserDataPersistent      on
      UserData		      "DataTag1"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Parallel_CIC_filter"
      MaskDescription	      "A non-recursive CIC filter with parallel inputs.\nDecimation rate is factored into prime "
      "numbers. Each implemented using a single stage.\n\nExpecting a 1-dimensional boolean vector for \nchoosing the r"
      "ecursive/nonrecursive structure of each prime-factor stage.\n([0 1 1 0] means [non-recursive recursive recursive"
      " non-recursive] stages.)\n\nFor each stages:\nOnly supports decimation rate that is a prime number.\nIf dec_rate"
      " = 2, then we can choose n_outputs = 0.5*n_inputs(less resource)\n    or n_outputs = n_inputs.\nIn other cases, "
      "n_outputs = n_inputs.\nPolyphase structure available for stages of n_inputs is 1 or 2."
      MaskPromptString	      "CIC filter Order|Decimation rate|Input Clock Rate|Number of inputs|polyphase structure?("
      "Effective only when n_inputs = 1 or n_inputs = dec_rate)|Add latency|Input bit width|Binary point|When dec_rate "
      "=2, half the number of outputs?|Order of stages: Smaller prime factors first?|Recursive structure for each prime"
      "-factor stage|In recursive stages, invoke reduced critical path structure?"
      MaskStyleString	      "edit,edit,edit,edit,checkbox,edit,edit,edit,checkbox,checkbox,edit,checkbox"
      MaskVariables	      "n_stages=@1;dec_rate=@2;input_clk_rate=@3;n_inputs=@4;polyphase=&5;add_latency=@6;n_bits=@7"
      ";bin_pt=@8;dec2_halfout=&9;half2first=&10;recursives=@11;reduced_crtc_path=&12;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "config.source = str2func('parallel_cic_filter_init_xblock');\nconfig.toplevel = gcb;\nc"
      "onfig.depend = get_dependlist('parallel_cic_filter'); \nset_param(gcb,'LinkStatus','inactive');\nxBlock(config, "
      "{config.toplevel,...\n                'n_stages',n_stages, ...\n                'dec_rate', dec_rate, ...\n     "
      "           'input_clk_rate', input_clk_rate, ...\n                'n_inputs', n_inputs,...\n                'pol"
      "yphase', polyphase,...\n                'add_latency',add_latency,...\n                'dec2_halfout', dec2_half"
      "out, ...\n                'half2first', half2first,...\n                'n_bits', n_bits, ...\n                '"
      "bin_pt', bin_pt,...\n                'reduced_crtc_path', reduced_crtc_path, ...\n                'recursives', "
      "recursives} ...\n                );\ndisp('new block added');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|128|1|8|off|1|8|7|on|off|[0 0 0 0 0 0 0 0 0 0]|off"
      System {
	Name			"Parallel_CIC_filter1"
	Location		[270, -19, 850, 241]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"73499"
	SIDPrevWatermark	"52130"
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  SID			  "39:6140"
	  Position		  [15, 30, 35, 50]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  SID			  "39:6141"
	  Position		  [15, 80, 35, 100]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  SID			  "39:6142"
	  Position		  [15, 130, 35, 150]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  SID			  "39:6143"
	  Position		  [15, 180, 35, 200]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  SID			  "39:34726"
	  Position		  [15, 230, 35, 250]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  SID			  "39:34727"
	  Position		  [15, 275, 35, 295]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  SID			  "39:34728"
	  Position		  [15, 325, 35, 345]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in8"
	  SID			  "39:34729"
	  Position		  [15, 375, 35, 395]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage1_dec2"
	  SID			  "39:72818"
	  Ports			  [8, 4]
	  Position		  [60, 141, 110, 289]
	  AttributesFormatString  "nonrecursive\n8_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "sig2_1"
	    PropagatedSignals	    "pa_i4_2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "sig2_2"
	    PropagatedSignals	    "pa_i4_4"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "sig2_3"
	    PropagatedSignals	    "pa_i4_6"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "sig2_4"
	    PropagatedSignals	    "pa_i4_8"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Stage1_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      SID		      "39:72819"
	      Position		      [15, 30, 35, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      SID		      "39:72820"
	      Position		      [15, 80, 35, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      SID		      "39:72821"
	      Position		      [15, 130, 35, 150]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in4"
	      SID		      "39:72822"
	      Position		      [15, 180, 35, 200]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in5"
	      SID		      "39:72823"
	      Position		      [15, 230, 35, 250]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in6"
	      SID		      "39:72824"
	      Position		      [15, 275, 35, 295]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in7"
	      SID		      "39:72825"
	      Position		      [15, 325, 35, 345]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in8"
	      SID		      "39:72826"
	      Position		      [15, 375, 35, 395]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder1"
	      SID		      "39:72831"
	      Ports		      [9, 9]
	      Position		      [60, 110, 110, 270]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"sync_in2"
		PropagatedSignals	"adder_tree_sync_in8"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pa_i2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pa_i2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"pa_i2_3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa_i2_4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		6
		Name			"pa_i2_5"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"pa_i2_6"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		8
		Name			"pa_i2_7"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		9
		Name			"pa_i2_8"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:72832"
		  Position		  [80, 390, 100, 410]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:72834"
		  Position		  [80, 440, 100, 460]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:72836"
		  Position		  [165, 365, 185, 385]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  SID			  "39:72838"
		  Position		  [250, 305, 270, 325]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in4"
		  SID			  "39:72840"
		  Position		  [330, 250, 350, 270]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in5"
		  SID			  "39:72842"
		  Position		  [410, 195, 430, 215]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in6"
		  SID			  "39:72844"
		  Position		  [490, 140, 510, 160]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in7"
		  SID			  "39:72846"
		  Position		  [575, 85, 595, 105]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in8"
		  SID			  "39:72848"
		  Position		  [15, 265, 35, 285]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:72851"
		  Ports			  [3, 2]
		  Position		  [150, 414, 200, 486]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72852"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72853"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72854"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72859"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72857"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72855"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72856"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:72860"
		  Ports			  [3, 2]
		  Position		  [235, 419, 285, 491]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72861"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72862"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72863"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72868"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72866"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72864"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72865"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree3"
		  SID			  "39:72869"
		  Ports			  [3, 2]
		  Position		  [315, 364, 365, 436]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in3"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree3"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72870"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72871"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72872"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72877"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72875"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72873"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72874"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree4"
		  SID			  "39:72878"
		  Ports			  [3, 2]
		  Position		  [395, 309, 445, 381]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree4"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72879"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72880"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72881"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72886"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72884"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72882"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72883"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree5"
		  SID			  "39:72887"
		  Ports			  [3, 2]
		  Position		  [475, 249, 525, 321]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in5"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree5"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72888"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72889"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72890"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72895"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72893"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72891"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72892"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree6"
		  SID			  "39:72896"
		  Ports			  [3, 2]
		  Position		  [560, 194, 610, 266]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in6"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree6"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72897"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72898"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72899"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72904"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72902"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72900"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72901"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree7"
		  SID			  "39:72905"
		  Ports			  [3, 2]
		  Position		  [640, 139, 690, 211]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in7"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree7"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72906"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72907"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72908"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72913"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72911"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72909"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72910"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree8"
		  SID			  "39:72914"
		  Ports			  [3, 2]
		  Position		  [720, 35, 770, 105]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in8"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree8"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72915"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72916"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72917"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72922"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72920"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72918"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72919"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay8"
		  SID			  "39:72850"
		  Ports			  [1, 1]
		  Position		  [60, 487, 120, 543]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d8"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:72833"
		  Position		  [800, 35, 820, 55]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:72835"
		  Position		  [250, 520, 270, 540]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:72837"
		  Position		  [330, 465, 350, 485]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "39:72839"
		  Position		  [410, 405, 430, 425]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out4"
		  SID			  "39:72841"
		  Position		  [490, 350, 510, 370]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out5"
		  SID			  "39:72843"
		  Position		  [575, 295, 595, 315]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out6"
		  SID			  "39:72845"
		  Position		  [655, 240, 675, 260]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out7"
		  SID			  "39:72847"
		  Position		  [735, 180, 755, 200]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out8"
		  SID			  "39:72849"
		  Position		  [800, 85, 820, 105]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [330, 0; 0, -205]
		    DstBlock		    "adder_tree8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 240]
		    DstBlock		    "delay8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [25, 0; 0, 80]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 55]
		    DstBlock		    "adder_tree4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 85]
		    DstBlock		    "adder_tree3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 50]
		    DstBlock		    "adder_tree5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 85]
		    DstBlock		    "adder_tree4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree6"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree7"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0; 0, 80]
		    DstBlock		    "adder_tree6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree7"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in8"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out8"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in7"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree7"
		  SrcPort		  1
		  Points		  [5, 0; 0, -115]
		  DstBlock		  "adder_tree8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree7"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out7"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in6"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree6"
		  SrcPort		  1
		  Points		  [5, 0; 0, -60]
		  DstBlock		  "adder_tree7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree6"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "out6"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in5"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree5"
		  SrcPort		  1
		  Points		  [10, 0; 0, -60]
		  DstBlock		  "adder_tree6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree5"
		  SrcPort		  2
		  Points		  [15, 0; 0, 5]
		  DstBlock		  "out5"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree4"
		  SrcPort		  1
		  Points		  [5, 0; 0, -70]
		  DstBlock		  "adder_tree5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree4"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out4"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in3"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree3"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 60]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d8"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay8"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder2"
	      SID		      "39:72923"
	      Ports		      [9, 9]
	      Position		      [140, 110, 190, 270]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"sync_in3"
		PropagatedSignals	"adder_tree_sync_in8"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pa_i3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pa_i3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"pa_i3_3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa_i3_4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		6
		Name			"pa_i3_5"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"pa_i3_6"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		8
		Name			"pa_i3_7"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		9
		Name			"pa_i3_8"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:72924"
		  Position		  [80, 390, 100, 410]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:72926"
		  Position		  [80, 440, 100, 460]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:72928"
		  Position		  [165, 365, 185, 385]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  SID			  "39:72930"
		  Position		  [250, 305, 270, 325]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in4"
		  SID			  "39:72932"
		  Position		  [330, 250, 350, 270]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in5"
		  SID			  "39:72934"
		  Position		  [410, 195, 430, 215]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in6"
		  SID			  "39:72936"
		  Position		  [490, 140, 510, 160]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in7"
		  SID			  "39:72938"
		  Position		  [575, 85, 595, 105]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in8"
		  SID			  "39:72940"
		  Position		  [15, 265, 35, 285]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:72943"
		  Ports			  [3, 2]
		  Position		  [150, 414, 200, 486]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72944"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72945"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72946"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72951"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72949"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72947"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72948"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:72952"
		  Ports			  [3, 2]
		  Position		  [235, 419, 285, 491]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72953"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72954"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72955"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72960"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72958"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72956"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72957"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree3"
		  SID			  "39:72961"
		  Ports			  [3, 2]
		  Position		  [315, 364, 365, 436]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in3"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree3"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72962"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72963"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72964"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72969"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72967"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72965"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72966"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree4"
		  SID			  "39:72970"
		  Ports			  [3, 2]
		  Position		  [395, 309, 445, 381]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree4"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72971"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72972"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72973"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72978"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72976"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72974"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72975"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree5"
		  SID			  "39:72979"
		  Ports			  [3, 2]
		  Position		  [475, 249, 525, 321]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in5"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree5"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72980"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72981"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72982"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72987"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72985"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72983"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72984"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree6"
		  SID			  "39:72988"
		  Ports			  [3, 2]
		  Position		  [560, 194, 610, 266]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in6"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree6"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72989"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72990"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:72991"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:72996"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:72994"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:72992"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:72993"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree7"
		  SID			  "39:72997"
		  Ports			  [3, 2]
		  Position		  [640, 139, 690, 211]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in7"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree7"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:72998"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:72999"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73000"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73005"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73003"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73001"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73002"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree8"
		  SID			  "39:73006"
		  Ports			  [3, 2]
		  Position		  [720, 35, 770, 105]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in8"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree8"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73007"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73008"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73009"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73014"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73012"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73010"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73011"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay8"
		  SID			  "39:72942"
		  Ports			  [1, 1]
		  Position		  [60, 487, 120, 543]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d8"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:72925"
		  Position		  [800, 35, 820, 55]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:72927"
		  Position		  [250, 520, 270, 540]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:72929"
		  Position		  [330, 465, 350, 485]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "39:72931"
		  Position		  [410, 405, 430, 425]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out4"
		  SID			  "39:72933"
		  Position		  [490, 350, 510, 370]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out5"
		  SID			  "39:72935"
		  Position		  [575, 295, 595, 315]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out6"
		  SID			  "39:72937"
		  Position		  [655, 240, 675, 260]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out7"
		  SID			  "39:72939"
		  Position		  [735, 180, 755, 200]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out8"
		  SID			  "39:72941"
		  Position		  [800, 85, 820, 105]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [330, 0; 0, -205]
		    DstBlock		    "adder_tree8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 240]
		    DstBlock		    "delay8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [25, 0; 0, 80]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 55]
		    DstBlock		    "adder_tree4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 85]
		    DstBlock		    "adder_tree3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 50]
		    DstBlock		    "adder_tree5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 85]
		    DstBlock		    "adder_tree4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree6"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree7"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0; 0, 80]
		    DstBlock		    "adder_tree6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree7"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in8"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out8"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in7"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree7"
		  SrcPort		  1
		  Points		  [5, 0; 0, -115]
		  DstBlock		  "adder_tree8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree7"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out7"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in6"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree6"
		  SrcPort		  1
		  Points		  [5, 0; 0, -60]
		  DstBlock		  "adder_tree7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree6"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "out6"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in5"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree5"
		  SrcPort		  1
		  Points		  [10, 0; 0, -60]
		  DstBlock		  "adder_tree6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree5"
		  SrcPort		  2
		  Points		  [15, 0; 0, 5]
		  DstBlock		  "out5"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree4"
		  SrcPort		  1
		  Points		  [5, 0; 0, -70]
		  DstBlock		  "adder_tree5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree4"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out4"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in3"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree3"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 60]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d8"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay8"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder3"
	      SID		      "39:73015"
	      Ports		      [9, 9]
	      Position		      [225, 110, 270, 270]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		3
		Name			"pa_i4_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa_i4_4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"pa_i4_6"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		9
		Name			"pa_i4_8"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73016"
		  Position		  [80, 390, 100, 410]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73018"
		  Position		  [80, 440, 100, 460]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73020"
		  Position		  [165, 365, 185, 385]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  SID			  "39:73022"
		  Position		  [250, 305, 270, 325]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in4"
		  SID			  "39:73024"
		  Position		  [330, 250, 350, 270]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in5"
		  SID			  "39:73026"
		  Position		  [410, 195, 430, 215]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in6"
		  SID			  "39:73028"
		  Position		  [490, 140, 510, 160]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in7"
		  SID			  "39:73030"
		  Position		  [575, 85, 595, 105]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in8"
		  SID			  "39:73032"
		  Position		  [15, 265, 35, 285]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73035"
		  Ports			  [3, 2]
		  Position		  [150, 414, 200, 486]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73036"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73037"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73038"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73043"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73041"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73039"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73040"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73044"
		  Ports			  [3, 2]
		  Position		  [235, 419, 285, 491]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73045"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73046"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73047"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73052"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73050"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73048"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73049"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree3"
		  SID			  "39:73053"
		  Ports			  [3, 2]
		  Position		  [315, 364, 365, 436]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in3"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree3"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73054"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73055"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73056"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73061"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73059"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73057"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73058"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree4"
		  SID			  "39:73062"
		  Ports			  [3, 2]
		  Position		  [395, 309, 445, 381]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree4"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73063"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73064"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73065"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73070"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73068"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73066"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73067"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree5"
		  SID			  "39:73071"
		  Ports			  [3, 2]
		  Position		  [475, 249, 525, 321]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in5"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree5"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73072"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73073"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73074"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73079"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73077"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73075"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73076"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree6"
		  SID			  "39:73080"
		  Ports			  [3, 2]
		  Position		  [560, 194, 610, 266]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in6"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree6"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73081"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73082"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73083"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73088"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73086"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73084"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73085"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree7"
		  SID			  "39:73089"
		  Ports			  [3, 2]
		  Position		  [640, 139, 690, 211]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in7"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree7"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73090"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73091"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73092"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73097"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73095"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73093"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73094"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree8"
		  SID			  "39:73098"
		  Ports			  [3, 2]
		  Position		  [720, 35, 770, 105]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in8"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree8"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73099"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73100"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73101"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73106"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73104"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73102"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73103"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay8"
		  SID			  "39:73034"
		  Ports			  [1, 1]
		  Position		  [60, 487, 120, 543]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d8"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73017"
		  Position		  [800, 35, 820, 55]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73019"
		  Position		  [250, 520, 270, 540]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73021"
		  Position		  [330, 465, 350, 485]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "39:73023"
		  Position		  [410, 405, 430, 425]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out4"
		  SID			  "39:73025"
		  Position		  [490, 350, 510, 370]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out5"
		  SID			  "39:73027"
		  Position		  [575, 295, 595, 315]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out6"
		  SID			  "39:73029"
		  Position		  [655, 240, 675, 260]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out7"
		  SID			  "39:73031"
		  Position		  [735, 180, 755, 200]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out8"
		  SID			  "39:73033"
		  Position		  [800, 85, 820, 105]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in8"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [330, 0; 0, -205]
		    DstBlock		    "adder_tree8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 240]
		    DstBlock		    "delay8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [25, 0; 0, 80]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 55]
		    DstBlock		    "adder_tree4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 85]
		    DstBlock		    "adder_tree3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [100, 0; 0, 50]
		    DstBlock		    "adder_tree5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 85]
		    DstBlock		    "adder_tree4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree6"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in6"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree7"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0; 0, 80]
		    DstBlock		    "adder_tree6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree7"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in8"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree8"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out8"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in7"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree7"
		  SrcPort		  1
		  Points		  [5, 0; 0, -115]
		  DstBlock		  "adder_tree8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree7"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out7"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in6"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree6"
		  SrcPort		  1
		  Points		  [5, 0; 0, -60]
		  DstBlock		  "adder_tree7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree6"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "out6"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in5"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree5"
		  SrcPort		  1
		  Points		  [10, 0; 0, -60]
		  DstBlock		  "adder_tree6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree5"
		  SrcPort		  2
		  Points		  [15, 0; 0, 5]
		  DstBlock		  "out5"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree4"
		  SrcPort		  1
		  Points		  [5, 0; 0, -70]
		  DstBlock		  "adder_tree5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree4"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out4"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in3"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree3"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 60]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d8"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay8"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      SID		      "39:72827"
	      Position		      [305, 120, 325, 140]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      SID		      "39:72828"
	      Position		      [305, 170, 325, 190]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      SID		      "39:72829"
	      Position		      [305, 220, 325, 240]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out4"
	      SID		      "39:72830"
	      Position		      [305, 270, 325, 290]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 35; -30, 0; 0, 80; 30, 0; 0, -5; 5, 0]
		DstBlock		"p_adder1"
		DstPort			2
	      }
	      Branch {
		Points			[5, 0]
		DstBlock		"p_adder1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "pa_i4_8"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      9
	      Points		      [5, 0; 0, 30]
	      DstBlock		      "out4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i4_6"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      7
	      Points		      [5, 0; 0, 10]
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i4_4"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      5
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i4_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      3
	      Points		      [5, 0; 0, -30]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i3_8"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      9
	      DstBlock		      "p_adder3"
	      DstPort		      9
	    }
	    Line {
	      Name		      "pa_i3_7"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      8
	      DstBlock		      "p_adder3"
	      DstPort		      8
	    }
	    Line {
	      Name		      "pa_i3_6"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      7
	      DstBlock		      "p_adder3"
	      DstPort		      7
	    }
	    Line {
	      Name		      "pa_i3_5"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      6
	      DstBlock		      "p_adder3"
	      DstPort		      6
	    }
	    Line {
	      Name		      "pa_i3_4"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      5
	      DstBlock		      "p_adder3"
	      DstPort		      5
	    }
	    Line {
	      Name		      "pa_i3_3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      4
	      DstBlock		      "p_adder3"
	      DstPort		      4
	    }
	    Line {
	      Name		      "pa_i3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      3
	      DstBlock		      "p_adder3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "pa_i3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      2
	      DstBlock		      "p_adder3"
	      DstPort		      2
	    }
	    Line {
	      Name		      "sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      1
	      DstBlock		      "p_adder3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i2_8"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      9
	      DstBlock		      "p_adder2"
	      DstPort		      9
	    }
	    Line {
	      Name		      "pa_i2_7"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      8
	      DstBlock		      "p_adder2"
	      DstPort		      8
	    }
	    Line {
	      Name		      "pa_i2_6"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      7
	      DstBlock		      "p_adder2"
	      DstPort		      7
	    }
	    Line {
	      Name		      "pa_i2_5"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      6
	      DstBlock		      "p_adder2"
	      DstPort		      6
	    }
	    Line {
	      Name		      "pa_i2_4"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      5
	      DstBlock		      "p_adder2"
	      DstPort		      5
	    }
	    Line {
	      Name		      "pa_i2_3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      4
	      DstBlock		      "p_adder2"
	      DstPort		      4
	    }
	    Line {
	      Name		      "pa_i2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      3
	      DstBlock		      "p_adder2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "pa_i2_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      2
	      DstBlock		      "p_adder2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      1
	      DstBlock		      "p_adder2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in8"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "p_adder1"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "in7"
	      SrcPort		      1
	      Points		      [0, -35; -30, 0; 0, -75; 30, 0; 0, 10]
	      DstBlock		      "p_adder1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "in6"
	      SrcPort		      1
	      Points		      [0, -30; -30, 0; 0, -35]
	      DstBlock		      "p_adder1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "in5"
	      SrcPort		      1
	      Points		      [0, -35]
	      DstBlock		      "p_adder1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "in4"
	      SrcPort		      1
	      DstBlock		      "p_adder1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      Points		      [0, 35]
	      DstBlock		      "p_adder1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      Points		      [0, 35; -30, 0; 0, 35]
	      DstBlock		      "p_adder1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage2_dec2"
	  SID			  "39:73107"
	  Ports			  [4, 2]
	  Position		  [140, 172, 190, 258]
	  AttributesFormatString  "nonrecursive\n11_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "sig3_1"
	    PropagatedSignals	    "pa_i4_2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "sig3_2"
	    PropagatedSignals	    "pa_i4_4"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Stage2_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      SID		      "39:73108"
	      Position		      [15, 30, 35, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      SID		      "39:73109"
	      Position		      [15, 80, 35, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      SID		      "39:73110"
	      Position		      [15, 130, 35, 150]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in4"
	      SID		      "39:73111"
	      Position		      [15, 180, 35, 200]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder1"
	      SID		      "39:73114"
	      Ports		      [5, 5]
	      Position		      [60, 40, 110, 140]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"sync_in2"
		PropagatedSignals	"adder_tree_sync_in4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pa_i2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pa_i2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"pa_i2_3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa_i2_4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73115"
		  Position		  [80, 165, 100, 185]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73117"
		  Position		  [80, 215, 100, 235]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73119"
		  Position		  [165, 140, 185, 160]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  SID			  "39:73121"
		  Position		  [250, 85, 270, 105]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in4"
		  SID			  "39:73123"
		  Position		  [15, 150, 35, 170]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73126"
		  Ports			  [3, 2]
		  Position		  [150, 189, 200, 261]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73127"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73128"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73129"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73134"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73132"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73130"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73131"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73135"
		  Ports			  [3, 2]
		  Position		  [235, 194, 285, 266]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73136"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73137"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73138"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73143"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73141"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73139"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73140"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree3"
		  SID			  "39:73144"
		  Ports			  [3, 2]
		  Position		  [315, 139, 365, 211]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in3"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree3"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73145"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73146"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73147"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73152"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73150"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73148"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73149"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree4"
		  SID			  "39:73153"
		  Ports			  [3, 2]
		  Position		  [395, 35, 445, 105]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree4"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73154"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73155"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73156"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73161"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73159"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73157"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73158"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay4"
		  SID			  "39:73125"
		  Ports			  [1, 1]
		  Position		  [60, 267, 120, 323]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73116"
		  Position		  [475, 35, 495, 55]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73118"
		  Position		  [250, 295, 270, 315]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73120"
		  Position		  [330, 240, 350, 260]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "39:73122"
		  Position		  [410, 180, 430, 200]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out4"
		  SID			  "39:73124"
		  Position		  [475, 85, 495, 105]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [120, 0; 0, -90]
		    DstBlock		    "adder_tree4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 135]
		    DstBlock		    "delay4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [25, 0; 0, 80]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree3"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree4"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree4"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out4"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in3"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -115]
		  DstBlock		  "adder_tree4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree3"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -60]
		  DstBlock		  "adder_tree3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 60]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder2"
	      SID		      "39:73162"
	      Ports		      [5, 5]
	      Position		      [140, 40, 190, 140]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"sync_in3"
		PropagatedSignals	"adder_tree_sync_in4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pa_i3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pa_i3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"pa_i3_3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa_i3_4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73163"
		  Position		  [80, 165, 100, 185]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73165"
		  Position		  [80, 215, 100, 235]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73167"
		  Position		  [165, 140, 185, 160]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  SID			  "39:73169"
		  Position		  [250, 85, 270, 105]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in4"
		  SID			  "39:73171"
		  Position		  [15, 150, 35, 170]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73174"
		  Ports			  [3, 2]
		  Position		  [150, 189, 200, 261]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73175"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73176"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73177"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73182"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73180"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73178"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73179"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73183"
		  Ports			  [3, 2]
		  Position		  [235, 194, 285, 266]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73184"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73185"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73186"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73191"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73189"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73187"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73188"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree3"
		  SID			  "39:73192"
		  Ports			  [3, 2]
		  Position		  [315, 139, 365, 211]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in3"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree3"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73193"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73194"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73195"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73200"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73198"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73196"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73197"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree4"
		  SID			  "39:73201"
		  Ports			  [3, 2]
		  Position		  [395, 35, 445, 105]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree4"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73202"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73203"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73204"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73209"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73207"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73205"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73206"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay4"
		  SID			  "39:73173"
		  Ports			  [1, 1]
		  Position		  [60, 267, 120, 323]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73164"
		  Position		  [475, 35, 495, 55]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73166"
		  Position		  [250, 295, 270, 315]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73168"
		  Position		  [330, 240, 350, 260]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "39:73170"
		  Position		  [410, 180, 430, 200]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out4"
		  SID			  "39:73172"
		  Position		  [475, 85, 495, 105]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [120, 0; 0, -90]
		    DstBlock		    "adder_tree4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 135]
		    DstBlock		    "delay4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [25, 0; 0, 80]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree3"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree4"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree4"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out4"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in3"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -115]
		  DstBlock		  "adder_tree4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree3"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -60]
		  DstBlock		  "adder_tree3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 60]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder3"
	      SID		      "39:73210"
	      Ports		      [5, 5]
	      Position		      [225, 40, 270, 140]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		3
		Name			"pa_i4_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa_i4_4"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73211"
		  Position		  [80, 165, 100, 185]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73213"
		  Position		  [80, 215, 100, 235]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73215"
		  Position		  [165, 140, 185, 160]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  SID			  "39:73217"
		  Position		  [250, 85, 270, 105]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in4"
		  SID			  "39:73219"
		  Position		  [15, 150, 35, 170]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73222"
		  Ports			  [3, 2]
		  Position		  [150, 189, 200, 261]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73223"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73224"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73225"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73230"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73228"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73226"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73227"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73231"
		  Ports			  [3, 2]
		  Position		  [235, 194, 285, 266]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73232"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73233"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73234"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73239"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73237"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73235"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73236"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree3"
		  SID			  "39:73240"
		  Ports			  [3, 2]
		  Position		  [315, 139, 365, 211]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in3"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree3"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73241"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73242"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73243"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73248"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73246"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73244"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73245"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree4"
		  SID			  "39:73249"
		  Ports			  [3, 2]
		  Position		  [395, 35, 445, 105]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree4"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73250"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73251"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73252"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73257"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73255"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73253"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73254"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay4"
		  SID			  "39:73221"
		  Ports			  [1, 1]
		  Position		  [60, 267, 120, 323]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d4"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73212"
		  Position		  [475, 35, 495, 55]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73214"
		  Position		  [250, 295, 270, 315]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73216"
		  Position		  [330, 240, 350, 260]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  SID			  "39:73218"
		  Position		  [410, 180, 430, 200]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out4"
		  SID			  "39:73220"
		  Position		  [475, 85, 495, 105]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in4"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [120, 0; 0, -90]
		    DstBlock		    "adder_tree4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 135]
		    DstBlock		    "delay4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [105, 0; 0, 50]
		    DstBlock		    "adder_tree3"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [25, 0; 0, 80]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [10, 0; 0, 80]
		    DstBlock		    "adder_tree3"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree4"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree4"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out4"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in3"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -115]
		  DstBlock		  "adder_tree4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree3"
		  SrcPort		  2
		  Points		  [10, 0; 0, -5]
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -60]
		  DstBlock		  "adder_tree3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  Points		  [10, 0; 0, 5]
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 60]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d4"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      SID		      "39:73112"
	      Position		      [305, 75, 325, 95]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      SID		      "39:73113"
	      Position		      [305, 125, 325, 145]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"p_adder1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 10]
		DstBlock		"p_adder1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "pa_i4_4"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      5
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i4_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      3
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i3_4"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      5
	      DstBlock		      "p_adder3"
	      DstPort		      5
	    }
	    Line {
	      Name		      "pa_i3_3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      4
	      DstBlock		      "p_adder3"
	      DstPort		      4
	    }
	    Line {
	      Name		      "pa_i3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      3
	      DstBlock		      "p_adder3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "pa_i3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      2
	      DstBlock		      "p_adder3"
	      DstPort		      2
	    }
	    Line {
	      Name		      "sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      1
	      DstBlock		      "p_adder3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i2_4"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      5
	      DstBlock		      "p_adder2"
	      DstPort		      5
	    }
	    Line {
	      Name		      "pa_i2_3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      4
	      DstBlock		      "p_adder2"
	      DstPort		      4
	    }
	    Line {
	      Name		      "pa_i2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      3
	      DstBlock		      "p_adder2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "pa_i2_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      2
	      DstBlock		      "p_adder2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      1
	      DstBlock		      "p_adder2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in4"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "p_adder1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "p_adder1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "p_adder1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage3_dec2"
	  SID			  "39:73258"
	  Ports			  [2, 1]
	  Position		  [225, 185, 270, 240]
	  AttributesFormatString  "nonrecursive\n14_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "sig4_1"
	    PropagatedSignals	    "pa_i4_2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Stage3_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      SID		      "39:73259"
	      Position		      [15, 30, 35, 50]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      SID		      "39:73260"
	      Position		      [15, 80, 35, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder1"
	      SID		      "39:73262"
	      Ports		      [3, 3]
	      Position		      [60, 30, 110, 100]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"sync_in2"
		PropagatedSignals	"adder_tree_sync_in2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pa_i2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pa_i2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73263"
		  Position		  [80, 75, 100, 95]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73265"
		  Position		  [80, 125, 100, 145]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73267"
		  Position		  [15, 105, 35, 125]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73270"
		  Ports			  [3, 2]
		  Position		  [150, 75, 200, 145]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73271"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73272"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73273"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73278"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73276"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73274"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73275"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73279"
		  Ports			  [3, 2]
		  Position		  [235, 49, 285, 121]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73280"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73281"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73282"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73287"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73285"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73283"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73284"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay2"
		  SID			  "39:73269"
		  Ports			  [1, 1]
		  Position		  [60, 172, 120, 228]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73264"
		  Position		  [315, 50, 335, 70]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73266"
		  Position		  [250, 150, 270, 170]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73268"
		  Position		  [315, 100, 335, 120]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [90, 0; 0, -45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 15; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0; 0, -25]
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -35]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [15, 0; 0, 30]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder2"
	      SID		      "39:73288"
	      Ports		      [3, 3]
	      Position		      [140, 30, 190, 100]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"sync_in3"
		PropagatedSignals	"adder_tree_sync_in2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"pa_i3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pa_i3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73289"
		  Position		  [80, 75, 100, 95]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73291"
		  Position		  [80, 125, 100, 145]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73293"
		  Position		  [15, 105, 35, 125]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73296"
		  Ports			  [3, 2]
		  Position		  [150, 75, 200, 145]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73297"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73298"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73299"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73304"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73302"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73300"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73301"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73305"
		  Ports			  [3, 2]
		  Position		  [235, 49, 285, 121]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73306"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73307"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73308"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73313"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73311"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73309"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73310"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay2"
		  SID			  "39:73295"
		  Ports			  [1, 1]
		  Position		  [60, 172, 120, 228]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73290"
		  Position		  [315, 50, 335, 70]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73292"
		  Position		  [250, 150, 270, 170]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73294"
		  Position		  [315, 100, 335, 120]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [90, 0; 0, -45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 15; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0; 0, -25]
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -35]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [15, 0; 0, 30]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p_adder3"
	      SID		      "39:73314"
	      Ports		      [3, 3]
	      Position		      [225, 30, 270, 100]
	      AttributesFormatString  "Accumulation Length = 2\nAdd Latency = 1\nDelay Length =1"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		3
		Name			"pa_i4_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"p_adder3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  SID			  "39:73315"
		  Position		  [80, 75, 100, 95]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  SID			  "39:73317"
		  Position		  [80, 125, 100, 145]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  SID			  "39:73319"
		  Position		  [15, 105, 35, 125]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  SID			  "39:73322"
		  Ports			  [3, 2]
		  Position		  [150, 75, 200, 145]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree1"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73323"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73324"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73325"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73330"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73328"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73326"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73327"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  SID			  "39:73331"
		  Ports			  [3, 2]
		  Position		  [235, 49, 285, 121]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Port {
		    PortNumber		    1
		    Name		    "adder_tree_sync_in2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  System {
		    Name		    "adder_tree2"
		    Location		    [70, 200, 650, 460]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "39:73332"
		    Position		    [15, 140, 35, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_1"
		    SID			    "39:73333"
		    Position		    [15, 80, 35, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din_2"
		    SID			    "39:73334"
		    Position		    [15, 30, 35, 50]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "adder_0"
		    SID			    "39:73339"
		    Ports		    [2, 1]
		    Position		    [60, 36, 120, 94]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Saturate"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a "
		    "+ b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline"
		    "\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    SID			    "39:73337"
		    Ports		    [1, 1]
		    Position		    [60, 122, 120, 178]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    sg_icon_stat	    "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    SID			    "39:73335"
		    Position		    [150, 140, 170, 160]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "39:73336"
		    Position		    [150, 55, 170, 75]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "adder_0"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din_1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "adder_0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din_2"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "adder_0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay2"
		  SID			  "39:73321"
		  Ports			  [1, 1]
		  Position		  [60, 172, 120, 228]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "d2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73316"
		  Position		  [315, 50, 335, 70]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  SID			  "39:73318"
		  Position		  [250, 150, 270, 170]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  SID			  "39:73320"
		  Position		  [315, 100, 335, 120]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [90, 0; 0, -45; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [25, 0; 0, 15; 90, 0]
		    DstBlock		    "adder_tree2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0; 0, -25]
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		  }
		}
		Line {
		  Name			  "adder_tree_sync_in2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  Points		  [5, 0; 0, 5]
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  Name			  "adder_tree_sync_in1"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -35]
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  Points		  [15, 0; 0, 30]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  Name			  "d2"
		  Labels		  [0, 0; 0, 0]
		  SrcBlock		  "delay2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -65]
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      SID		      "39:73261"
	      Position		      [305, 80, 325, 100]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"p_adder1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"p_adder1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "pa_i4_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder3"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      3
	      DstBlock		      "p_adder3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "pa_i3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      2
	      DstBlock		      "p_adder3"
	      DstPort		      2
	    }
	    Line {
	      Name		      "sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder2"
	      SrcPort		      1
	      DstBlock		      "p_adder3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa_i2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      3
	      DstBlock		      "p_adder2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "pa_i2_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      2
	      DstBlock		      "p_adder2"
	      DstPort		      2
	    }
	    Line {
	      Name		      "sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "p_adder1"
	      SrcPort		      1
	      DstBlock		      "p_adder2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "p_adder1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage4_dec2"
	  SID			  "39:73340"
	  Ports			  [1, 1]
	  Position		  [305, 190, 355, 230]
	  AttributesFormatString  "nonrecursive\n17_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "sig5_1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Stage4_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "39:73341"
	      Position		      [15, 55, 35, 75]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Down_sample1"
	      SID		      "39:73373"
	      Ports		      [1, 1]
	      Position		      [580, 95, 630, 135]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Down_sample1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  SID			  "39:73374"
		  Position		  [115, 30, 135, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "39:73376"
		  Ports			  [0, 1]
		  Position		  [15, 132, 70, 158]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  SID			  "39:73377"
		  Ports			  [0, 1]
		  Position		  [15, 40, 75, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "0"
		  operation		  "Down"
		  start_count		  "1"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,0,1,white,blue,0,99b2647d,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf\\lfloor--\\rfloor}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "39:73378"
		  Ports			  [2, 1]
		  Position		  [185, 47, 245, 103]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');d"
		  "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "39:73379"
		  Ports			  [2, 1]
		  Position		  [100, 82, 155, 138]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "55,56,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35"
		  ".77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77"
		  " 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
		  "'\\bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "39:73375"
		  Position		  [275, 65, 295, 85]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "39:73344"
	      Ports		      [3, 2]
	      Position		      [150, 30, 200, 100]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in1_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73345"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73346"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73347"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73352"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73350"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73348"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73349"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "39:73354"
	      Ports		      [3, 2]
	      Position		      [325, 45, 375, 115]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73355"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73356"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73357"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73362"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73360"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73358"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73359"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree3"
	      SID		      "39:73364"
	      Ports		      [3, 2]
	      Position		      [500, 60, 550, 130]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		2
		Name			"delay_in3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73365"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73366"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73367"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73372"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73370"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73368"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73369"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1_1"
	      SID		      "39:73343"
	      Ports		      [1, 1]
	      Position		      [60, 112, 120, 168]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out1_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2_1"
	      SID		      "39:73353"
	      Ports		      [1, 1]
	      Position		      [235, 127, 295, 183]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay3_1"
	      SID		      "39:73363"
	      Ports		      [1, 1]
	      Position		      [405, 147, 465, 203]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "39:73342"
	      Position		      [660, 105, 680, 125]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"adder_tree1"
		DstPort			2
	      }
	      Branch {
		Points			[45, 0; 0, -25]
		DstBlock		"adder_tree1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"delay1_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in1_1"
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		Points			[50, 0; 0, -5]
		DstBlock		"adder_tree2"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 70]
		DstBlock		"delay2_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in2_1"
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		DstBlock		"adder_tree3"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 80]
		DstBlock		"delay3_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Down_sample1"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_in3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree3"
	      SrcPort		      2
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Down_sample1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay3_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -55]
	      DstBlock		      "adder_tree3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "adder_tree3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay2_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      Points		      [50, 0; 0, 5]
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out1_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay1_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage5_dec2"
	  SID			  "39:73380"
	  Ports			  [1, 1]
	  Position		  [385, 190, 435, 230]
	  AttributesFormatString  "nonrecursive\n20_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "sig6_1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Stage5_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "39:73381"
	      Position		      [15, 55, 35, 75]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Down_sample1"
	      SID		      "39:73413"
	      Ports		      [1, 1]
	      Position		      [580, 95, 630, 135]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Down_sample1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  SID			  "39:73414"
		  Position		  [115, 30, 135, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "39:73416"
		  Ports			  [0, 1]
		  Position		  [15, 132, 70, 158]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "2"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  SID			  "39:73417"
		  Ports			  [0, 1]
		  Position		  [15, 40, 75, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "0"
		  operation		  "Down"
		  start_count		  "1"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "2"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,0,1,white,blue,0,99b2647d,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf\\lfloor--\\rfloor}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "39:73418"
		  Ports			  [2, 1]
		  Position		  [185, 47, 245, 103]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');d"
		  "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "39:73419"
		  Ports			  [2, 1]
		  Position		  [100, 82, 155, 138]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "55,56,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35"
		  ".77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77"
		  " 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
		  "'\\bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "39:73415"
		  Position		  [275, 65, 295, 85]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "39:73384"
	      Ports		      [3, 2]
	      Position		      [150, 30, 200, 100]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in1_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73385"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73386"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73387"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73392"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73390"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73388"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73389"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "39:73394"
	      Ports		      [3, 2]
	      Position		      [325, 45, 375, 115]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73395"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73396"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73397"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73402"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73400"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73398"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73399"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree3"
	      SID		      "39:73404"
	      Ports		      [3, 2]
	      Position		      [500, 60, 550, 130]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		2
		Name			"delay_in3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73405"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73406"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73407"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73412"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73410"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73408"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73409"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1_1"
	      SID		      "39:73383"
	      Ports		      [1, 1]
	      Position		      [60, 112, 120, 168]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out1_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2_1"
	      SID		      "39:73393"
	      Ports		      [1, 1]
	      Position		      [235, 127, 295, 183]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay3_1"
	      SID		      "39:73403"
	      Ports		      [1, 1]
	      Position		      [405, 147, 465, 203]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "39:73382"
	      Position		      [660, 105, 680, 125]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"adder_tree1"
		DstPort			2
	      }
	      Branch {
		Points			[45, 0; 0, -25]
		DstBlock		"adder_tree1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"delay1_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in1_1"
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		Points			[50, 0; 0, -5]
		DstBlock		"adder_tree2"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 70]
		DstBlock		"delay2_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in2_1"
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		DstBlock		"adder_tree3"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 80]
		DstBlock		"delay3_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Down_sample1"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_in3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree3"
	      SrcPort		      2
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Down_sample1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay3_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -55]
	      DstBlock		      "adder_tree3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "adder_tree3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay2_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      Points		      [50, 0; 0, 5]
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out1_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay1_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage6_dec2"
	  SID			  "39:73420"
	  Ports			  [1, 1]
	  Position		  [465, 190, 515, 230]
	  AttributesFormatString  "nonrecursive\n23_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "sig7_1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Stage6_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "39:73421"
	      Position		      [15, 55, 35, 75]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Down_sample1"
	      SID		      "39:73453"
	      Ports		      [1, 1]
	      Position		      [580, 95, 630, 135]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Down_sample1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  SID			  "39:73454"
		  Position		  [115, 30, 135, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "39:73456"
		  Ports			  [0, 1]
		  Position		  [15, 132, 70, 158]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "4"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  SID			  "39:73457"
		  Ports			  [0, 1]
		  Position		  [15, 40, 75, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "0"
		  operation		  "Down"
		  start_count		  "1"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "4"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,0,1,white,blue,0,99b2647d,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf\\lfloor--\\rfloor}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "39:73458"
		  Ports			  [2, 1]
		  Position		  [185, 47, 245, 103]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');d"
		  "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "39:73459"
		  Ports			  [2, 1]
		  Position		  [100, 82, 155, 138]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "55,56,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35"
		  ".77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77"
		  " 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
		  "'\\bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "39:73455"
		  Position		  [275, 65, 295, 85]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "39:73424"
	      Ports		      [3, 2]
	      Position		      [150, 30, 200, 100]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in1_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73425"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73426"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73427"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73432"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73430"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73428"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73429"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "39:73434"
	      Ports		      [3, 2]
	      Position		      [325, 45, 375, 115]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73435"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73436"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73437"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73442"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73440"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73438"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73439"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree3"
	      SID		      "39:73444"
	      Ports		      [3, 2]
	      Position		      [500, 60, 550, 130]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		2
		Name			"delay_in3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73445"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73446"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73447"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73452"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73450"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73448"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73449"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1_1"
	      SID		      "39:73423"
	      Ports		      [1, 1]
	      Position		      [60, 112, 120, 168]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out1_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2_1"
	      SID		      "39:73433"
	      Ports		      [1, 1]
	      Position		      [235, 127, 295, 183]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay3_1"
	      SID		      "39:73443"
	      Ports		      [1, 1]
	      Position		      [405, 147, 465, 203]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,d390c2d8,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "39:73422"
	      Position		      [660, 105, 680, 125]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"adder_tree1"
		DstPort			2
	      }
	      Branch {
		Points			[45, 0; 0, -25]
		DstBlock		"adder_tree1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"delay1_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in1_1"
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		Points			[50, 0; 0, -5]
		DstBlock		"adder_tree2"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 70]
		DstBlock		"delay2_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in2_1"
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		DstBlock		"adder_tree3"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 80]
		DstBlock		"delay3_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Down_sample1"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_in3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree3"
	      SrcPort		      2
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Down_sample1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay3_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -55]
	      DstBlock		      "adder_tree3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "adder_tree3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay2_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      Points		      [50, 0; 0, 5]
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out1_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay1_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Stage7_dec2"
	  SID			  "39:73460"
	  Ports			  [1, 1]
	  Position		  [550, 190, 595, 230]
	  AttributesFormatString  "nonrecursive\n26_in\npolyphase:off"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Stage7_dec2"
	    Location		    [70, 200, 650, 460]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "39:73461"
	      Position		      [15, 55, 35, 75]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Down_sample1"
	      SID		      "39:73493"
	      Ports		      [1, 1]
	      Position		      [580, 95, 630, 135]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Down_sample1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  SID			  "39:73494"
		  Position		  [115, 30, 135, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "39:73496"
		  Ports			  [0, 1]
		  Position		  [15, 132, 70, 158]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "8"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  SID			  "39:73497"
		  Ports			  [0, 1]
		  Position		  [15, 40, 75, 100]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "0"
		  operation		  "Down"
		  start_count		  "1"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "8"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,0,1,white,blue,0,99b2647d,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf\\lfloor--\\rfloor}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "39:73498"
		  Ports			  [2, 1]
		  Position		  [185, 47, 245, 103]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  sg_icon_stat		  "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');d"
		  "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "39:73499"
		  Ports			  [2, 1]
		  Position		  [100, 82, 155, 138]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "55,56,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35"
		  ".77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77"
		  " 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
		  "'\\bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n '"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "39:73495"
		  Position		  [275, 65, 295, 85]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      SID		      "39:73464"
	      Ports		      [3, 2]
	      Position		      [150, 30, 200, 100]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in1_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree1"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73465"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73466"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73467"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73472"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73470"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73468"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73469"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      SID		      "39:73474"
	      Ports		      [3, 2]
	      Position		      [325, 45, 375, 115]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		1
		Name			"adder_tree_sync_in3"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		2
		Name			"delay_in2_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree2"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73475"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73476"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73477"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73482"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73480"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73478"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73479"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree3"
	      SID		      "39:73484"
	      Ports		      [3, 2]
	      Position		      [500, 60, 550, 130]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Port {
		PortNumber		2
		Name			"delay_in3_1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      System {
		Name			"adder_tree3"
		Location		[70, 200, 650, 460]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "39:73485"
		  Position		  [15, 140, 35, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_1"
		  SID			  "39:73486"
		  Position		  [15, 80, 35, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din_2"
		  SID			  "39:73487"
		  Position		  [15, 30, 35, 50]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_0"
		  SID			  "39:73492"
		  Ports			  [2, 1]
		  Position		  [60, 36, 120, 94]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "1"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode',"
		  "'on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  SID			  "39:73490"
		  Ports			  [1, 1]
		  Position		  [60, 122, 120, 178]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "60,56,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  SID			  "39:73488"
		  Position		  [150, 140, 170, 160]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "39:73489"
		  Position		  [150, 55, 170, 75]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "adder_0"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din_1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "adder_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din_2"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "adder_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1_1"
	      SID		      "39:73463"
	      Ports		      [1, 1]
	      Position		      [60, 112, 120, 168]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "8"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,e47f993a,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out1_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2_1"
	      SID		      "39:73473"
	      Ports		      [1, 1]
	      Position		      [235, 127, 295, 183]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "8"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,e47f993a,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out2_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay3_1"
	      SID		      "39:73483"
	      Ports		      [1, 1]
	      Position		      [405, 147, 465, 203]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "8"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,e47f993a,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"delay_out3_2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "39:73462"
	      Position		      [660, 105, 680, 125]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"adder_tree1"
		DstPort			2
	      }
	      Branch {
		Points			[45, 0; 0, -25]
		DstBlock		"adder_tree1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"delay1_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in1_1"
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		Points			[50, 0; 0, -5]
		DstBlock		"adder_tree2"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 70]
		DstBlock		"delay2_1"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "delay_in2_1"
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		Labels			[1, 0]
		DstBlock		"adder_tree3"
		DstPort			2
	      }
	      Branch {
		Labels			[0, 0]
		Points			[5, 0; 0, 80]
		DstBlock		"delay3_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Down_sample1"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_in3_1"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree3"
	      SrcPort		      2
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Down_sample1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out3_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay3_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -55]
	      DstBlock		      "adder_tree3"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in3"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree2"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "adder_tree3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out2_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay2_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "adder_tree_sync_in2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "adder_tree1"
	      SrcPort		      1
	      Points		      [50, 0; 0, 5]
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "delay_out1_2"
	      Labels		      [0, 0; 0, 0]
	      SrcBlock		      "delay1_1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -50]
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  SID			  "39:25818"
	  Position		  [630, 200, 650, 220]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Stage7_dec2"
	  SrcPort		  1
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  Name			  "sig7_1"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage6_dec2"
	  SrcPort		  1
	  DstBlock		  "Stage7_dec2"
	  DstPort		  1
	}
	Line {
	  Name			  "sig6_1"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage5_dec2"
	  SrcPort		  1
	  DstBlock		  "Stage6_dec2"
	  DstPort		  1
	}
	Line {
	  Name			  "sig5_1"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage4_dec2"
	  SrcPort		  1
	  DstBlock		  "Stage5_dec2"
	  DstPort		  1
	}
	Line {
	  Name			  "sig4_1"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage3_dec2"
	  SrcPort		  1
	  Points		  [5, 0; 0, -5]
	  DstBlock		  "Stage4_dec2"
	  DstPort		  1
	}
	Line {
	  Name			  "sig3_2"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage2_dec2"
	  SrcPort		  2
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "Stage3_dec2"
	  DstPort		  2
	}
	Line {
	  Name			  "sig3_1"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage2_dec2"
	  SrcPort		  1
	  DstBlock		  "Stage3_dec2"
	  DstPort		  1
	}
	Line {
	  Name			  "sig2_4"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage1_dec2"
	  SrcPort		  4
	  Points		  [5, 0; 0, -25]
	  DstBlock		  "Stage2_dec2"
	  DstPort		  4
	}
	Line {
	  Name			  "sig2_3"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage1_dec2"
	  SrcPort		  3
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "Stage2_dec2"
	  DstPort		  3
	}
	Line {
	  Name			  "sig2_2"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage1_dec2"
	  SrcPort		  2
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Stage2_dec2"
	  DstPort		  2
	}
	Line {
	  Name			  "sig2_1"
	  Labels		  [0, 0; 0, 0]
	  SrcBlock		  "Stage1_dec2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Stage2_dec2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in8"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  Points		  [0, -35; -30, 0; 0, -35]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  Points		  [0, -35; 5, 0]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  Points		  [0, 45]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  Points		  [0, 35; -30, 0; 0, 40]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Stage1_dec2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      SID		      "69"
      Ports		      [1, 1]
      Position		      [830, 140, 890, 160]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outpu"
      "t type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><"
      "br>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      on
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,631,621"
      block_type	      "slice"
      block_version	      "11.4"
      sg_icon_stat	      "60,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.94"
      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "71"
      Position		      [270, 158, 285, 172]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "72"
      Position		      [270, 173, 285, 187]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "73"
      Position		      [270, 188, 285, 202]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      SID		      "79"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [1125, 24, 1171, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.436"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      hw_sys		      "ROACH:sx95t"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      iBOB_clk_src	      "sys_clk"
      BEE2_ctrl_clk_src	      "sys_clk"
      BEE2_usr_clk_src	      "sys_clk"
      ROACH_clk_src	      "adc0_clk"
      ROACH2_clk_src	      "adc0_clk"
      CORR_clk_src	      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc440_ext"
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc083000x2"
      SID		      "70"
      Tag		      "xps:adc083000x2"
      Ports		      [3, 11]
      Position		      [135, 25, 235, 215]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/adc083000x2"
      LibraryVersion	      "*1.436"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "adc_083000x2"
      MaskDescription	      "The ADC block converts analog inputs to digital outputs. \nEvery clock cycle, the inputs "
      "are sampled and digitized to \n8 bit binary point numbers in the range of [-1, 1).  \n\nOnline block-specific do"
      "cumentation: http://casper.berkeley.edu/wiki/Adc083000"
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\sys_adc\\sys_adc.html''])')"
      MaskPromptString	      "Use ZD0K0?|Use ZDOK1?|Demux ADCs by 2?|Interleave 2 ADC boards?|Verbose Block Creation?|"
      "Add ports for control registers?|ADC clock rate (MHz)|Sample Period|Output Bit Width"
      MaskStyleString	      "checkbox,checkbox,checkbox,checkbox,checkbox,checkbox,edit,edit,edit"
      MaskVariables	      "use_adc0=@1;use_adc1=@2;demux_adc=@3;clock_sync=@4;verbose=@5;using_ctrl=@6;adc_clk_rate=@7"
      ";sample_period=@8;bit_width=@9;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskInitialization      "adc083000_mask;"
      MaskSelfModifiable      on
      MaskDisplay	      "\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "on|off|off|off|off|off|800|1|8"
      System {
	Name			"adc083000x2"
	Location		[90, 133, 1615, 1029]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"136"
	SIDPrevWatermark	"66"
	Block {
	  BlockType		  Inport
	  Name			  "adc0_sync_sim"
	  SID			  "70:1"
	  Position		  [310, 503, 340, 517]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc0_data_valid_sim"
	  SID			  "70:2"
	  Position		  [310, 603, 340, 617]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc0_data_in"
	  SID			  "70:67"
	  Position		  [310, 208, 340, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc0_sim"
	  SID			  "70:68"
	  Ports			  [1, 9]
	  Position		  [425, 100, 520, 330]
	  AncestorBlock		  "xps_library/ADCs/adc_sim"
	  LibraryVersion	  "*1.436"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "adc_sim"
	  MaskDescription	  "This block simulates the behavior of a demuxed ADC, which takes\nas input a waveform and returns"
	  " digital samples in parallel at\na slower rate.  \n\nThis block is used to simulate the behavior "
	  MaskPromptString	  "Number of Output Streams|Sample Bit Width"
	  MaskStyleString	  "edit,edit"
	  MaskVariables		  "nStreams=@1;bit_width=@2;"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskInitialization	  "adc_sim_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|8"
	  System {
	    Name		    "adc0_sim"
	    Location		    [101, 142, 1011, 669]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "36"
	    SIDPrevWatermark	    "36"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_adc_data_in"
	      SID		      "70:68:16"
	      Position		      [310, 103, 340, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "adc_bias"
	      SID		      "70:68:17"
	      Position		      [445, 100, 475, 120]
	      Bias		      "128"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "adc_gain"
	      SID		      "70:68:18"
	      Position		      [390, 100, 420, 120]
	      Gain		      "128"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "overflow_detector"
	      SID		      "70:68:19"
	      Ports		      [8, 1]
	      Position		      [740, 507, 850, 698]
	      AncestorBlock	      "casper_library/Misc/of_detect_bus"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "of_detect_bus"
	      MaskPromptString	      "Number of Streams|Bit Width"
	      MaskStyleString	      "edit,edit"
	      MaskVariables	      "nStreams=@1;bit_width=@2;"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskInitialization      "adc_overflow_detector_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', b"
	      "it_width);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|8"
	      System {
		Name			"overflow_detector"
		Location		[584, 262, 941, 683]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"13"
		Block {
		  BlockType		  Inport
		  Name			  "s0"
		  SID			  "70:68:19:1"
		  Position		  [45, 33, 75, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s1"
		  SID			  "70:68:19:2"
		  Position		  [45, 118, 75, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s2"
		  SID			  "70:68:19:3"
		  Position		  [45, 203, 75, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s3"
		  SID			  "70:68:19:4"
		  Position		  [45, 288, 75, 302]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s4"
		  SID			  "70:68:19:5"
		  Position		  [45, 58, 75, 72]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s5"
		  SID			  "70:68:19:6"
		  Position		  [45, 143, 75, 157]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s6"
		  SID			  "70:68:19:7"
		  Position		  [45, 228, 75, 242]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s7"
		  SID			  "70:68:19:8"
		  Position		  [45, 313, 75, 327]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "70:68:19:9"
		  Ports			  [4, 1]
		  Position		  [235, 117, 265, 153]
		  Inputs		  "++++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "of0"
		  SID			  "70:68:19:10"
		  Ports			  [2, 1]
		  Position		  [105, 25, 145, 80]
		  LibraryVersion	  "1.14"
		  SourceBlock		  "casper_library_misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of1"
		  SID			  "70:68:19:11"
		  Ports			  [2, 1]
		  Position		  [105, 110, 145, 165]
		  LibraryVersion	  "1.14"
		  SourceBlock		  "casper_library_misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of2"
		  SID			  "70:68:19:12"
		  Ports			  [2, 1]
		  Position		  [105, 195, 145, 250]
		  LibraryVersion	  "1.14"
		  SourceBlock		  "casper_library_misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of3"
		  SID			  "70:68:19:13"
		  Ports			  [2, 1]
		  Position		  [105, 280, 145, 335]
		  LibraryVersion	  "1.14"
		  SourceBlock		  "casper_library_misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Outport
		  Name			  "overflow"
		  SID			  "70:68:19:14"
		  Position		  [285, 118, 315, 132]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "s0"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s4"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of0"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s1"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s5"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of1"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "s2"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s6"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of2"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "s3"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s7"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of3"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "overflow"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample0_ds"
	      SID		      "70:68:20"
	      Ports		      [1, 1]
	      Position		      [640, 93, 675, 127]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "1"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample1_ds"
	      SID		      "70:68:21"
	      Ports		      [1, 1]
	      Position		      [640, 143, 675, 177]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "2"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample2_ds"
	      SID		      "70:68:22"
	      Ports		      [1, 1]
	      Position		      [640, 193, 675, 227]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "3"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample3_ds"
	      SID		      "70:68:23"
	      Ports		      [1, 1]
	      Position		      [640, 243, 675, 277]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "4"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample4_ds"
	      SID		      "70:68:24"
	      Ports		      [1, 1]
	      Position		      [640, 293, 675, 327]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "5"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample5_ds"
	      SID		      "70:68:25"
	      Ports		      [1, 1]
	      Position		      [640, 343, 675, 377]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "6"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample6_ds"
	      SID		      "70:68:26"
	      Ports		      [1, 1]
	      Position		      [640, 393, 675, 427]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "7"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample7_ds"
	      SID		      "70:68:27"
	      Ports		      [1, 1]
	      Position		      [640, 443, 675, 477]
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "0"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s0"
	      SID		      "70:68:28"
	      Position		      [735, 103, 765, 117]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s1"
	      SID		      "70:68:29"
	      Position		      [735, 153, 765, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s2"
	      SID		      "70:68:30"
	      Position		      [735, 203, 765, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s3"
	      SID		      "70:68:31"
	      Position		      [735, 253, 765, 267]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s4"
	      SID		      "70:68:32"
	      Position		      [735, 303, 765, 317]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s5"
	      SID		      "70:68:33"
	      Position		      [735, 353, 765, 367]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s6"
	      SID		      "70:68:34"
	      Position		      [735, 403, 765, 417]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s7"
	      SID		      "70:68:35"
	      Position		      [735, 453, 765, 467]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      "70:68:36"
	      Position		      [865, 598, 895, 612]
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sim_adc_data_in"
	      SrcPort		      1
	      DstBlock		      "adc_gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_gain"
	      SrcPort		      1
	      DstBlock		      "adc_bias"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "overflow_detector"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_bias"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"sample0_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample1_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample2_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample3_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample4_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample5_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample6_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample7_ds"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample0_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			1
	      }
	      Branch {
		DstBlock		"s0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample1_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			2
	      }
	      Branch {
		DstBlock		"s1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample2_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			3
	      }
	      Branch {
		DstBlock		"s2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample3_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			4
	      }
	      Branch {
		DstBlock		"s3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample4_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			5
	      }
	      Branch {
		DstBlock		"s4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample5_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			6
	      }
	      Branch {
		DstBlock		"s5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample6_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			7
	      }
	      Branch {
		DstBlock		"s6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample7_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			8
	      }
	      Branch {
		DstBlock		"s7"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_data_valid"
	  SID			  "70:88"
	  Ports			  [1, 1]
	  Position		  [840, 598, 895, 622]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_outofrange"
	  SID			  "70:86"
	  Ports			  [1, 1]
	  Position		  [840, 548, 895, 572]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s0"
	  SID			  "70:69"
	  Ports			  [1, 1]
	  Position		  [840, 98, 895, 122]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s0_conv"
	  SID			  "70:70"
	  Ports			  [1, 1]
	  Position		  [1050, 95, 1130, 125]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s1"
	  SID			  "70:71"
	  Ports			  [1, 1]
	  Position		  [840, 148, 895, 172]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s1_conv"
	  SID			  "70:72"
	  Ports			  [1, 1]
	  Position		  [1050, 145, 1130, 175]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s2"
	  SID			  "70:73"
	  Ports			  [1, 1]
	  Position		  [840, 198, 895, 222]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s2_conv"
	  SID			  "70:74"
	  Ports			  [1, 1]
	  Position		  [1050, 195, 1130, 225]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s3"
	  SID			  "70:75"
	  Ports			  [1, 1]
	  Position		  [840, 248, 895, 272]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s3_conv"
	  SID			  "70:76"
	  Ports			  [1, 1]
	  Position		  [1050, 245, 1130, 275]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s4"
	  SID			  "70:77"
	  Ports			  [1, 1]
	  Position		  [840, 298, 895, 322]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s4_conv"
	  SID			  "70:78"
	  Ports			  [1, 1]
	  Position		  [1050, 295, 1130, 325]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s5"
	  SID			  "70:79"
	  Ports			  [1, 1]
	  Position		  [840, 348, 895, 372]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s5_conv"
	  SID			  "70:80"
	  Ports			  [1, 1]
	  Position		  [1050, 345, 1130, 375]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s6"
	  SID			  "70:81"
	  Ports			  [1, 1]
	  Position		  [840, 398, 895, 422]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s6_conv"
	  SID			  "70:82"
	  Ports			  [1, 1]
	  Position		  [1050, 395, 1130, 425]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s7"
	  SID			  "70:83"
	  Ports			  [1, 1]
	  Position		  [840, 448, 895, 472]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s7_conv"
	  SID			  "70:84"
	  Ports			  [1, 1]
	  Position		  [1050, 445, 1130, 475]
	  LibraryVersion	  "1.436"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	  }
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cic_filter_testing_to_compile_adc083000x2_adc0_user_sync"
	  SID			  "70:85"
	  Ports			  [1, 1]
	  Position		  [840, 498, 895, 522]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s0"
	  SID			  "70:45"
	  Position		  [1220, 103, 1250, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s1"
	  SID			  "70:47"
	  Position		  [1220, 153, 1250, 167]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s2"
	  SID			  "70:49"
	  Position		  [1220, 203, 1250, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s3"
	  SID			  "70:51"
	  Position		  [1220, 253, 1250, 267]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s4"
	  SID			  "70:53"
	  Position		  [1220, 303, 1250, 317]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s5"
	  SID			  "70:55"
	  Position		  [1220, 353, 1250, 367]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s6"
	  SID			  "70:57"
	  Position		  [1220, 403, 1250, 417]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s7"
	  SID			  "70:59"
	  Position		  [1220, 453, 1250, 467]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_sync"
	  SID			  "70:61"
	  Position		  [1220, 503, 1250, 517]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_outofrange"
	  SID			  "70:62"
	  Position		  [1220, 553, 1250, 567]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_data_valid"
	  SID			  "70:63"
	  Position		  [1220, 603, 1250, 617]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sim_adc0_data_in"
	  SrcPort		  1
	  DstBlock		  "adc0_sim"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s0"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s0_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s0_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  2
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s1"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s1_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s1_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  3
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s2"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s2_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s2_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  4
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s3"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s3_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s3_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  5
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s4"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s4_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s4_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  6
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s5"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s5_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s5_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  7
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s6"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s6_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s6_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  8
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s7"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s7_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_s7_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sync_sim"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_sync"
	  SrcPort		  1
	  DstBlock		  "adc0_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sim"
	  SrcPort		  9
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_outofrange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_outofrange"
	  SrcPort		  1
	  DstBlock		  "adc0_outofrange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_data_valid_sim"
	  SrcPort		  1
	  DstBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cic_filter_testing_to_compile_adc083000x2_adc0_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "adc0_data_valid"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "snap1"
      SID		      "76"
      Ports		      [3]
      Position		      [950, 82, 1010, 218]
      AncestorBlock	      "casper_library_scopes/snap"
      LibraryVersion	      "*1.68"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "snap"
      MaskDescription	      "The <i>snap</i> block provides a packaged solution to capturing data from\nthe FPGA fabri"
      "c and making it accessible from the CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32 bit"
      " wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide Shared BRAMs to effect a\n64 bit capture"
      ")."
      MaskHelp		      "eval('xlWeb(''http://casper.berkeley.edu/wiki/Snap'')')"
      MaskPromptString	      "No. of samples(2^?)"
      MaskStyleString	      "edit"
      MaskVariables	      "nsamples=@1;"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11"
      System {
	Name			"snap1"
	Location		[149, 228, 1055, 596]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"2676"
	SIDPrevWatermark	"2676"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "76:37"
	  Position		  [495, 113, 525, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  SID			  "76:38"
	  Position		  [255, 203, 285, 217]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "76:39"
	  Position		  [265, 123, 295, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  "76:2658"
	  Ports			  [0, 1]
	  Position		  [450, 199, 465, 211]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "15,12,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 15 15 0 0 ],[0 0 12 12 0 ]);\npatch([4.775 6.22 7.22 8.22 9.22 7.22 5.775 4.775 ],[7.11 7.11 8.11 7.1"
	  "1 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([5.775 7.22 6.22 4.775 5.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931 0.946 0"
	  ".973 ]);\npatch([4.775 6.22 7.22 5.775 4.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([5.775 9.22 8.22 7.22 "
	  "6.22 4.775 5.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon grap"
	  "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "76:2659"
	  Ports			  [0, 1]
	  Position		  [290, 227, 325, 243]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "35,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  SID			  "76:42"
	  Position		  [40, 265, 70, 295]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "76:2661"
	  Ports			  [0, 1]
	  Position		  [290, 147, 325, 163]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "35,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "76:2662"
	  Ports			  [1, 1]
	  Position		  [375, 223, 395, 237]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 9.22 11.22 9"
	  ".22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0.931 0.94"
	  "6 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([7.55 14.44 12.44 10."
	  "44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon t"
	  "ext');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "76:2663"
	  Ports			  [2, 1]
	  Position		  [410, 202, 440, 238]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,36,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 36 36 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[22.44 22.44 26.44 "
	  "22.44 26.44 26.44 26.44 22.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[18.44 18.44 22.44 22.44 18.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[14.44 14.44 18.44 18.44 14.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[10.44 10.44 14.44 10.44 14.44 14.44 10.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf(''"
	  ",'COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "76:2664"
	  Ports			  [3, 1]
	  Position		  [340, 92, 355, 168]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "15,76,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 10.8571 65.1429 76 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 15 15 0 0 ],[0 10.8571 65.1429 76 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ]"
	  ",[40.22 40.22 42.22 40.22 42.22 42.22 42.22 40.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[38.22 38.22 40.2"
	  "2 40.22 38.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[36.22 36.22 38.22 38.22 36.22 ],[1 1 1 ]"
	  ");\npatch([4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[34.22 34.22 36.22 34.22 36.22 36.22 34.22 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('b"
	  "lack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  "76:2665"
	  Ports			  [3, 1]
	  Position		  [340, 172, 355, 248]
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "15,76,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 10.8571 65.1429 76 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 15 15 0 0 ],[0 10.8571 65.1429 76 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ]"
	  ",[40.22 40.22 42.22 40.22 42.22 42.22 42.22 40.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[38.22 38.22 40.2"
	  "2 40.22 38.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[36.22 36.22 38.22 38.22 36.22 ],[1 1 1 ]"
	  ");\npatch([4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[34.22 34.22 36.22 34.22 36.22 36.22 34.22 ],[0.931 0.946 0.973 ])"
	  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	  "nput',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('b"
	  "lack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "76:2666"
	  Ports			  [3, 1]
	  Position		  [480, 195, 525, 245]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 37."
	  "66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');p"
	  "ort_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "76:2667"
	  Ports			  [3, 1]
	  Position		  [640, 255, 685, 305]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 50 50 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 37."
	  "66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');p"
	  "ort_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  SID			  "76:2668"
	  Ports			  [1, 1]
	  Position		  [545, 112, 575, 128]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  SID			  "76:2669"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [715, 265, 815, 295]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "cic_filter_testing_to_compile_snap1_addr_user_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bram"
	  SID			  "76:2670"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [625, 91, 705, 149]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AncestorBlock		  "xps_library/Shared BRAM"
	  LibraryVersion	  "*1.436"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Output Data Type|Address width|Data Width|Data Binary Point|Initial 32-bit values (simulation o"
	  "nly)|Sample rate"
	  MaskStyleString	  "popup(Unsigned|Signed  (2's comp)),edit,popup(8|16|32|64|128),edit,edit,edit"
	  MaskVariables		  "arith_type=&1;addr_width=@2;data_width=@3;data_bin_pt=@4;init_vals=@5;sample_rate=@6;"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskInitialization	  "shared_bram_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "pixels"
	  MaskValueString	  "Unsigned|nsamples|32|0|0|1"
	  System {
	    Name		    "bram"
	    Location		    [2278, 190, 3337, 754]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "49"
	    SIDPrevWatermark	    "49"
	    Block {
	      BlockType		      Inport
	      Name		      "addr"
	      SID		      "76:2670:1"
	      Position		      [25, 193, 55, 207]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      SID		      "76:2670:2"
	      Position		      [25, 238, 55, 252]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      SID		      "76:2670:3"
	      Position		      [25, 283, 55, 297]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "calc_add"
	      SID		      "76:2670:4"
	      Ports		      [1, 1]
	      Position		      [115, 190, 155, 210]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"calc_add"
		Location		[991, 318, 1574, 725]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "76:2670:5"
		  Position		  [15, 253, 45, 267]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_sub"
		  SID			  "76:2670:6"
		  Ports			  [2, 1]
		  Position		  [250, 201, 285, 279]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 78 78 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 78 78 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[44.55 44.55 49."
		  "55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[39.55 39.55 44.55 44.55 39."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[34.55 34.55 39.55 39.55 34.55 ],[1 1 1 ]);\npa"
		  "tch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  SID			  "76:2670:7"
		  Ports			  [2, 1]
		  Position		  [340, 150, 360, 270]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[62.22 62.22"
		  " 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62.22 62.22 60."
		  "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],[1 1 1 ]);\npatch"
		  "([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','texmode','on');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "76:2670:8"
		  Ports			  [0, 1]
		  Position		  [175, 211, 195, 229]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "max(0, 32/data_width-1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "536,513,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf("
		  "'','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_addr"
		  SID			  "76:2670:9"
		  Ports			  [1, 1]
		  Position		  [80, 248, 115, 272]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,636,521"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');po"
		  "rt_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsw"
		  SID			  "76:2670:10"
		  Ports			  [1, 1]
		  Position		  [170, 249, 200, 271]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1059,231,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
		  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "manipulate"
		  SID			  "76:2670:11"
		  Ports			  [0, 1]
		  Position		  [350, 71, 370, 89]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "min(1, floor(32/data_width) - 1)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "525,644,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf("
		  "'','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "msw"
		  SID			  "76:2670:12"
		  Ports			  [1, 1]
		  Position		  [165, 169, 195, 191]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "addr_width - max(1, log2(32/data_width))"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "956,177,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
		  "el('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mux"
		  SID			  "76:2670:13"
		  Ports			  [3, 1]
		  Position		  [420, 46, 445, 244]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.3"
		  "25 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8."
		  "325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[96.33 96.3"
		  "3 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.33 96.33 93.33 96.33"
		  " 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
		  "text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');p"
		  "ort_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		  "\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "76:2670:14"
		  Position		  [505, 138, 535, 152]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "convert_addr"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lsw"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "manipulate"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "msw"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_sub"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "convert_addr"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		  Position		  [232, 322]
		}
		Annotation {
		  Name			  "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian inste"
		  "ad of\nlittle, otherwise\npass through"
		  Position		  [235, 77]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cic_filter_testing_to_compile_snap1_bram_addr"
	      SID		      "76:2670:45"
	      Ports		      [1, 1]
	      Position		      [360, 189, 415, 211]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'A5','B9','A9','C1','A3','G6','E9','A6','A7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'}},'Xilinx'=>{'"
	      "jtaghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev"
	      "_Shared_BRAM_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,403,473"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cic_filter_testing_to_compile_snap1_bram_data_in"
	      SID		      "76:2670:46"
	      Ports		      [1, 1]
	      Position		      [360, 234, 415, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'}},'Xilinx'="
	      ">{'jtaghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>"
	      "'uprev_Shared_BRAM_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,403,473"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cic_filter_testing_to_compile_snap1_bram_data_out"
	      SID		      "76:2670:47"
	      Ports		      [1, 1]
	      Position		      [680, 235, 735, 255]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'}},'Xilinx'"
	      "=>{'jtaghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'},'xdspkit'=>{'non_memory_mapped_port'"
	      "=>'uprev_Shared_BRAM_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cic_filter_testing_to_compile_snap1_bram_we"
	      SID		      "76:2670:48"
	      Ports		      [1, 1]
	      Position		      [360, 279, 415, 301]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{'A14'}"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'}},'Xilinx'=>{'jt"
	      "aghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Sha"
	      "red_BRAM_we'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_addr"
	      SID		      "76:2670:15"
	      Ports		      [1, 1]
	      Position		      [215, 188, 250, 212]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,78,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_din"
	      SID		      "76:2670:16"
	      Ports		      [1, 1]
	      Position		      [85, 233, 120, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "26,186,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_din1"
	      SID		      "76:2670:17"
	      Ports		      [1, 1]
	      Position		      [215, 233, 250, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "26,186,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_we"
	      SID		      "76:2670:18"
	      Ports		      [1, 1]
	      Position		      [215, 278, 250, 302]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "mem"
	      SID		      "76:2670:19"
	      Ports		      [3, 1]
	      Position		      [515, 179, 590, 311]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"mem"
		Location		[880, 221, 1516, 694]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "76:2670:20"
		  Position		  [45, 153, 75, 167]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  SID			  "76:2670:21"
		  Position		  [45, 193, 75, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  SID			  "76:2670:22"
		  Position		  [45, 233, 75, 247]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Disregard Subsystem"
		  SID			  "76:2670:23"
		  Tag			  "discardX"
		  Ports			  []
		  Position		  [44, 20, 95, 70]
		  ShowName		  off
		  AttributesFormatString  "Disregard Subsystem\\nFor Generation"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Disregard Subsystem"
		  SourceType		  "Xilinx Disregard Subsystem For Generation Block"
		  infoedit		  "Place this block into a subsystem to have System Generator ignore the subsystem during code generatio"
		  "n. This block can be used in combination with the Simulation Multiplexer block to provide an alternative simulatio"
		  "n model for another subsystem (e.g., to provide a simulation model for a black box)."
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "disregard"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "51,50,-1,-1,darkgray,black,0,0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0.1]);\np"
		  "atch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37 25 13 5 1"
		  "6 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
		  "fprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "calc_add"
		  SID			  "76:2670:24"
		  Ports			  [1, 1]
		  Position		  [225, 150, 265, 170]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "calc_add"
		    Location		    [992, 345, 1575, 752]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "76:2670:25"
		    Position		    [15, 253, 45, 267]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "add_sub"
		    SID			    "76:2670:26"
		    Ports		    [2, 1]
		    Position		    [250, 201, 285, 279]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "0"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "max(1, log2(32/data_width))"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "24,152,419,344"
		    block_type		    "addsub"
		    block_version	    "11.4"
		    sg_icon_stat	    "35,78,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 78 78 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 78 78 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[44.55 44."
		    "55 49.55 44.55 49.55 49.55 49.55 44.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[39.55 39.55 44.55 4"
		    "4.55 39.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[34.55 34.55 39.55 39.55 34.55 ],[1 1"
		    " 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[29.55 29.55 34.55 29.55 34.55 34.55 29.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
		    ";port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bf{a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    SID			    "76:2670:27"
		    Ports		    [2, 1]
		    Position		    [340, 150, 360, 270]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "20,120,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 120 120 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 120 120 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[62.22"
		    " 62.22 64.22 62.22 64.22 64.22 64.22 62.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[60.22 60.22 62.22 6"
		    "2.22 60.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[58.22 58.22 60.22 60.22 58.22 ],[1 1 1 "
		    "]);\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[56.22 56.22 58.22 56.22 58.22 58.22 56.22 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','"
		    "texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const"
		    SID			    "76:2670:28"
		    Ports		    [0, 1]
		    Position		    [175, 211, 195, 229]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "max(0, 32/data_width-1)"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "max(1, log2(32/data_width))"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "sample_rate"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "537,540,474,439"
		    block_type		    "constant"
		    block_version	    "11.4"
		    sg_icon_stat	    "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11."
		    "22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9"
		    ".22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch(["
		    "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf(''"
		    ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'"
		    "0');\nfprintf('','COMMENT: end icon text');\n"
		    sg_list_contents	    "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))'"
		    ",'inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|"
		    "PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>"
		    ">17','opselect'=>'C'}}}"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_addr"
		    SID			    "76:2670:29"
		    Ports		    [1, 1]
		    Position		    [80, 248, 115, 272]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "addr_width"
		    bin_pt		    "0"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "21,51,636,521"
		    block_type		    "convert"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15"
		    ".33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12."
		    "33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 "
		    "9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncol"
		    "or('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "lsw"
		    SID			    "76:2670:30"
		    Ports		    [1, 1]
		    Position		    [170, 249, 200, 271]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "max(1, log2(32/data_width))"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1059,231,540,482"
		    block_type		    "slice"
		    block_version	    "11.4"
		    sg_icon_stat	    "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.3"
		    "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 "
		    "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 "
		    "],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 "
		    "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('bl"
		    "ack');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "manipulate"
		    SID			    "76:2670:31"
		    Ports		    [0, 1]
		    Position		    [350, 71, 370, 89]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "min(1, floor(32/data_width) - 1)"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "sample_rate"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "524,617,474,439"
		    block_type		    "constant"
		    block_version	    "11.4"
		    sg_icon_stat	    "20,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11."
		    "22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9"
		    ".22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch(["
		    "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf(''"
		    ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'"
		    "0');\nfprintf('','COMMENT: end icon text');"
		    sg_list_contents	    "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))'"
		    ",'inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|"
		    "PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>"
		    ">17','opselect'=>'C'}}}"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "msw"
		    SID			    "76:2670:32"
		    Ports		    [1, 1]
		    Position		    [165, 169, 195, 191]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "addr_width - max(1, log2(32/data_width))"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "956,177,540,482"
		    block_type		    "slice"
		    block_version	    "11.4"
		    sg_icon_stat	    "30,22,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.3"
		    "3 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 "
		    "14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 "
		    "],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 "
		    "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('bl"
		    "ack');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mux"
		    SID			    "76:2670:33"
		    Ports		    [3, 1]
		    Position		    [420, 46, 445, 244]
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "11.4"
		    sg_icon_stat	    "25,198,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 28.2857 169.714 198 0 "
		    "],[0.77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 28.2857 169.714 198 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12."
		    "66 8.325 5.325 ],[102.33 102.33 105.33 102.33 105.33 105.33 105.33 102.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 "
		    "5.325 8.325 ],[99.33 99.33 102.33 102.33 99.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],["
		    "96.33 96.33 99.33 99.33 96.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[93.33 93.33 96.33"
		    " 93.33 96.33 96.33 93.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMEN"
		    "T: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\n"
		    "color('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT"
		    ": end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "76:2670:34"
		    Position		    [505, 138, 535, 152]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "convert_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "add_sub"
		    SrcPort		    1
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msw"
		    SrcPort		    1
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "manipulate"
		    SrcPort		    1
		    DstBlock		    "mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mux"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "lsw"
		    SrcPort		    1
		    DstBlock		    "add_sub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "const"
		    SrcPort		    1
		    DstBlock		    "add_sub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_addr"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -80]
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian in"
		    "stead of\nlittle, otherwise\npass through"
		    Position		    [235, 77]
		    }
		    Annotation {
		    Name		    "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		    Position		    [232, 322]
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram"
		  SID			  "76:2670:35"
		  Ports			  [3, 1]
		  Position		  [320, 143, 380, 257]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "2^addr_width"
		  initVector		  "init_vals"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read After Write"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "22,98,435,384"
		  block_type		  "spram"
		  block_version		  "11.4"
		  sg_icon_stat		  "60,114,3,1,white,blue,0,afe23399,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 114 114 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 60 60 0 0 ],[0 0 114 114 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[65.88 65.8"
		  "8 73.88 65.88 73.88 73.88 73.88 65.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[57.88 57.88 65.88 65.88 5"
		  "7.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[49.88 49.88 57.88 57.88 49.88 ],[1 1 1 ]);\npa"
		  "tch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[41.88 41.88 49.88 41.88 49.88 49.88 41.88 ],[0.931 0.946 0.973 ]);\n"
		  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
		  "ut',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\n\ncolor("
		  "'black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_addr"
		  SID			  "76:2670:36"
		  Ports			  [1, 1]
		  Position		  [110, 150, 165, 170]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway In"
		  SourceType		  "Xilinx Gateway In Block"
		  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed "
		  "point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_rate"
		  dbl_ovrd		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  hdl_port		  "on"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>{'non_"
		  "memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,419,481"
		  block_type		  "gatewayin"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
		  "t',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_data_in"
		  SID			  "76:2670:37"
		  Ports			  [1, 1]
		  Position		  [110, 190, 165, 210]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway In"
		  SourceType		  "Xilinx Gateway In Block"
		  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed "
		  "point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "data_width"
		  bin_pt		  "data_bin_pt"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_rate"
		  dbl_ovrd		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  hdl_port		  "on"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim'=>{'n"
		  "on_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "28,260,419,481"
		  block_type		  "gatewayin"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
		  "t',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_data_out"
		  SID			  "76:2670:38"
		  Ports			  [1, 1]
		  Position		  [525, 189, 580, 211]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  hdl_port		  on
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosim'=>{'"
		  "non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "23,125,403,473"
		  block_type		  "gatewayout"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14"
		  ".33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33"
		  " 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
		  "1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 "
		  "0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_munge_in"
		  SID			  "76:2670:39"
		  Ports			  [1, 1]
		  Position		  [225, 188, 265, 212]
		  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
		  AttributesFormatString  "[0]\n32 bits"
		  AncestorBlock		  "casper_library_flow_control/munge"
		  UserDataPersistent	  on
		  UserData		  "DataTag10"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "munge"
		  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the orde"
		  "r specified (most significant division = 0,least = number divisions-1)"
		  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order"
		  MaskStyleString	  "edit,edit,edit"
		  MaskVariables		  "divisions=@1;div_size=@2;order=@3;"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'or"
		  "der', order);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1|32|[0]"
		  System {
		    Name		    "sim_munge_in"
		    Location		    [418, 599, 1518, 964]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "2"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "76:2670:39:1"
		    Position		    [40, 30, 70, 50]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "76:2670:39:2"
		    Position		    [670, 30, 700, 50]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_munge_out"
		  SID			  "76:2670:40"
		  Ports			  [1, 1]
		  Position		  [435, 188, 475, 212]
		  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
		  AttributesFormatString  "[0]\n32 bits"
		  AncestorBlock		  "casper_library_flow_control/munge"
		  UserDataPersistent	  on
		  UserData		  "DataTag11"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  MaskType		  "munge"
		  MaskDescription	  "Splits an input bus into the specified number of divisions and then recombines them in the orde"
		  "r specified (most significant division = 0,least = number divisions-1)"
		  MaskPromptString	  "Number of divisions|Division size (bits)|Division packing order"
		  MaskStyleString	  "edit,edit,edit"
		  MaskVariables		  "divisions=@1;div_size=@2;order=@3;"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskInitialization	  "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'or"
		  "der', order);"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1|32|[0]"
		  System {
		    Name		    "sim_munge_out"
		    Location		    [418, 599, 1518, 964]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "2"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "76:2670:40:1"
		    Position		    [40, 30, 70, 50]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    SID			    "76:2670:40:2"
		    Position		    [670, 30, 700, 50]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sim_we"
		  SID			  "76:2670:41"
		  Ports			  [1, 1]
		  Position		  [110, 230, 165, 250]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway In"
		  SourceType		  "Xilinx Gateway In Block"
		  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed "
		  "point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_rate"
		  dbl_ovrd		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  hdl_port		  "on"
		  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}},'Xilinx'=>{'jtaghwcosim'=>{'non_me"
		  "mory_mapped_port'=>'sim_we'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}}}"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayin"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "55,20,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.6"
		  "5 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
		  "t',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "76:2670:42"
		  Position		  [615, 193, 645, 207]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "calc_add"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_munge_out"
		  SrcPort		  1
		  DstBlock		  "sim_data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_munge_in"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "sim_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "sim_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_data_out"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "sim_we"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_addr"
		  SrcPort		  1
		  DstBlock		  "calc_add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_data_in"
		  SrcPort		  1
		  DstBlock		  "sim_munge_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sim_we"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ram"
		  SrcPort		  1
		  DstBlock		  "sim_munge_out"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Undo data manipulation on way in and redo on way out for simulated data"
		  Position		  [372, 288]
		}
		Annotation {
		  Name			  "Undo address \nmanipulation for\nsimulated data"
		  Position		  [244, 114]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "munge_in"
	      SID		      "76:2670:43"
	      Ports		      [1, 1]
	      Position		      [145, 233, 185, 257]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "[0]\n32 bits"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order"
	      MaskStyleString	      "edit,edit,edit"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]"
	      System {
		Name			"munge_in"
		Location		[418, 599, 1518, 964]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"2"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "76:2670:43:1"
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "76:2670:43:2"
		  Position		  [670, 30, 700, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "munge_out"
	      SID		      "76:2670:44"
	      Ports		      [1, 1]
	      Position		      [830, 234, 870, 256]
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "[0]\n32 bits"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "munge"
	      MaskDescription	      "Splits an input bus into the specified number of divisions and then recombines them in t"
	      "he order specified (most significant division = 0,least = number divisions-1)"
	      MaskPromptString	      "Number of divisions|Division size (bits)|Division packing order"
	      MaskStyleString	      "edit,edit,edit"
	      MaskVariables	      "divisions=@1;div_size=@2;order=@3;"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskInitialization      "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n "
	      "   'order', order);"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|32|[0]"
	      System {
		Name			"munge_out"
		Location		[418, 599, 1518, 964]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"2"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "76:2670:44:1"
		  Position		  [40, 30, 70, 50]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "76:2670:44:2"
		  Position		  [670, 30, 700, 50]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      SID		      "76:2670:49"
	      Position		      [935, 238, 965, 252]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "convert_din"
	      SrcPort		      1
	      DstBlock		      "munge_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_din1"
	      SrcPort		      1
	      DstBlock		      "cic_filter_testing_to_compile_snap1_bram_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_addr"
	      SrcPort		      1
	      DstBlock		      "cic_filter_testing_to_compile_snap1_bram_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "calc_add"
	      SrcPort		      1
	      DstBlock		      "convert_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "munge_out"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "munge_in"
	      SrcPort		      1
	      DstBlock		      "convert_din1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cic_filter_testing_to_compile_snap1_bram_we"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cic_filter_testing_to_compile_snap1_bram_data_in"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cic_filter_testing_to_compile_snap1_bram_addr"
	      SrcPort		      1
	      DstBlock		      "mem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_we"
	      SrcPort		      1
	      DstBlock		      "cic_filter_testing_to_compile_snap1_bram_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "convert_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr"
	      SrcPort		      1
	      DstBlock		      "calc_add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cic_filter_testing_to_compile_snap1_bram_data_out"
	      SrcPort		      1
	      DstBlock		      "munge_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "convert_din"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mem"
	      SrcPort		      1
	      DstBlock		      "cic_filter_testing_to_compile_snap1_bram_data_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ctrl"
	  SID			  "76:2671"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [85, 265, 185, 295]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  LibraryVersion	  "1.436"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "cic_filter_testing_to_compile_snap1_ctrl_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "enable"
	  SID			  "76:2672"
	  Ports			  [1, 1]
	  Position		  [210, 266, 245, 294]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 28 28 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([12.1 25."
	  "88 21.88 17.88 13.88 8.1 12.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  SID			  "76:2673"
	  Ports			  [2, 3]
	  Position		  [545, 162, 585, 198]
	  LibraryVersion	  "1.14"
	  LinkData {
	    BlockName		    "Counter3"
	    DialogParameters {
	      sg_icon_stat	      "50,56,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 56 56 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[28.77 2"
	      "8.77 35.77 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[21.77 21.77 28.77 28."
	      "77 21.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[14.77 14.77 21.77 14.77 21.77 21.7"
	      "7 14.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black'"
	      ");disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter1"
	    DialogParameters {
	      sg_icon_stat	      "25,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Logical1"
	    DialogParameters {
	      sg_icon_stat	      "45,55,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 55 55 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 55 55 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[33."
	      "66 33.66 39.66 33.66 39.66 39.66 39.66 33.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[27.66 27.66 3"
	      "3.66 33.66 27.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[21.66 21.66 27.66 27.66 21.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[15.66 15.66 21.66 15.66 21.66 21.66 15.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Logical5"
	    DialogParameters {
	      sg_icon_stat	      "55,73,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 73 73 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 73 73 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[43.77 43.77 50.77 43.77 50.77 50.77 50.77 43.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[36.7"
	      "7 36.77 43.77 43.77 36.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[29.77 29.77 36.7"
	      "7 36.77 29.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[22.77 22.77 29.77 22.77 29.7"
	      "7 29.77 22.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "enable"
	    DialogParameters {
	      sg_icon_stat	      "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "enable1"
	    DialogParameters {
	      sg_icon_stat	      "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	  }
	  SourceBlock		  "casper_library_misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  CounterBits		  "nsamples"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  SID			  "76:2674"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [315, 271, 350, 289]
	  LibraryVersion	  "1.14"
	  LinkData {
	    BlockName		    "Delay"
	    DialogParameters {
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Logical"
	    DialogParameters {
	      sg_icon_stat	      "60,87,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 87 87 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 87 87 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[51.8"
	      "8 51.88 59.88 51.88 59.88 59.88 59.88 51.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[43.88 43.88 51.8"
	      "8 51.88 43.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[35.88 35.88 43.88 43.88 35.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[27.88 27.88 35.88 27.88 35.88 35.88 27.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor"
	      "('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	  }
	  SourceBlock		  "casper_library_misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  Reference
	  Name			  "trig1"
	  SID			  "76:2675"
	  Ports			  [1, 1]
	  Position		  [210, 171, 245, 199]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 28 28 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([12.1 25."
	  "88 21.88 17.88 13.88 8.1 12.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid"
	  SID			  "76:2676"
	  Ports			  [1, 1]
	  Position		  [210, 91, 245, 119]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "35,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 28 28 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[18.44 18.44 22.44 "
	  "18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[14.44 14.44 18.44 18.44 14.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([12.1 25."
	  "88 21.88 17.88 13.88 8.1 12.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "bram"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "enable"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "bram"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "Register1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ctrl"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "bram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "enable"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "trig1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [105, 0]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [100, 0; 0, 40]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "trig"
      SID		      "67"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [715, 136, 795, 164]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "1.436"
      LinkData {
	BlockName		"cic_filter_testing_to_compile_trig_user_data_out"
	DialogParameters {
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  period		  "1"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,1f31137e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf1','texmode','on');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf1','texmode','on"
	  "');\nfprintf('','COMMENT: end icon text');"
	}
      }
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "cic_filter_testing_to_compile_trig_user_data_out"
    }
    Line {
      SrcBlock		      "Parallel_CIC_filter1"
      SrcPort		      1
      Points		      [455, 0]
      DstBlock		      "snap1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [255, 0]
      DstBlock		      "snap1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "trig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "trig"
      SrcPort		      1
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      DstBlock		      "snap1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      1
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      2
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      3
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      4
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      5
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      6
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      6
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      7
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      8
      DstBlock		      "Parallel_CIC_filter1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Band-Limited\nWhite Noise"
      SrcPort		      1
      DstBlock		      "adc083000x2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, -20]
	DstBlock		"adc083000x2"
	DstPort			2
      }
      Branch {
	Points			[0, 45]
	DstBlock		"adc083000x2"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      9
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      10
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc083000x2"
      SrcPort		      11
      DstBlock		      "Terminator2"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  14
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    H     8    (     @         %    \"     $    !     0         %  0 \"@    $    *    :&%S:"
    "%]C;V1E          X   !0    !@    @    $          4    (     0   \"     !         !     @    8C,Q-6%E,S1B,S4T9#!B,3"
    "8U,SDU-35A9CEA-#$U9F8"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    F#L   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   \"@'0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   .@8   &    \"     (         !0    @    !     0    $       "
    "  !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    X!    8    (     @         %    \"     $    !     0         %  0"
    " '@    $   !T!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=            "
    "                       <W!E960                                 <&%C:V%G90                              <WEN=&AE<VE"
    "S7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8"
    "VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960            "
    " <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                   "
    "       26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960"
    "             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7"
    "W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V="
    "A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<"
    "F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979"
    "A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                         "
    "   8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T               "
    "         <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL     "
    "               8VQO8VM?;&]C                                  X   !(    !@    @    $          4    (     0   !$    "
    "!         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &    \"     0         !0    @    !    !P    $     "
    "    $     <   !6:7)T97@U  X   !     !@    @    $          4    (     0    D    !         !     )    >&,U=G-X.35T  "
    "        X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #@    &    \"     0        "
    " !0    @    !    !@    $         $     8   !F9C$Q,S8   X    P    !@    @    $          4    (               !     "
    "    !          #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    ,     8    (    ! "
    "         %    \"                0         0          X   !     !@    @    $          4    (     0    T    !       "
    "  !     -    0VQO8VL@16YA8FQE<P    X   !8    !@    @    $          4    (     0   \"8    !         !     F    +B]C"
    ":6-?9FEL=&5R7W1E<W1I;F=?=&]?8V]M<&EL92]S>7-G96X   X    P    !@    @    $          4    (               !         !"
    "          #@   $@    &    \"     0         !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@     "
    "    .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $          4 "
    "   (     0    P    !         !     ,    6%-4($1E9F%U;'1S      X    P    !@    @    $          4    (              "
    " !         !          #@   $     &    \"     0         !0    @    !    #     $         $     P   !)4T4@1&5F875L=',"
    "     #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %"
    "    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    $    !         !   0 U "
    "   #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          % "
    "   \"                0         0          X    P    !@    @    $          4    (               !         !        "
    "  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %   "
    " \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    "
    "06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,"
    "     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (      "
    "         !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,  "
    "   8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0  "
    "  L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !"
    "     &    <WES9V5N   .    ,     8    (    !          %    \"                0         0          X   !@    !@    @"
    "    $          4    (     0   \"X    !         !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6"
    "R!=+%L@70  #@    @#   &    \"     0         !0    @    !    UP(   $         $    -<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y"
    "4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C"
    ",W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34"
    "U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q"
    "+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*"
    "3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S "
    "N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!"
    "=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9"
    "P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<'"
    ")I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P    !@    @    $          4    (               !         !"
    "          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !      "
    "    %    \"                0         0          X   \"P!P  !@    @    \"          4    (     0    $    !          "
    "4 !  :     0   .X!  !N9V-?8V]N9FEG                     '-Y;G1H97-I<U]L86YG=6%G90          <WEN=&AE<VES7W1O;VP     "
    "          !C;&]C:U]L;V,                      'AI;&EN>&9A;6EL>0                  <&%R=                             "
    "!S<&5E9                            '1E<W1B96YC:                       <&%C:V%G90                        !D:7)E8W1O"
    "<GD                      '-Y<V-L:U]P97)I;V0                 8VQO8VM?=W)A<'!E<@                !D8VU?:6YP=71?8VQO8V"
    "M?<&5R:6]D     &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                      !S>6YT:%]F:6QE                "
    "     &EM<&Q?9FEL90                      8V5?8VQR                          !P<F5S97)V95]H:65R87)C:'D             #@"
    "   .@    &    \"     (         !0    @    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &E"
    "N8VQU9&5?8V8                       X    X    !@    @    &          4    (     0    $    !          D    (         "
    "   \\#\\.    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #     &    \" "
    "    0         !0    @    !    !     $         $  $ %9(1$P.    ,     8    (    !          %    \"     $    #     0 "
    "        0  , 6%-4  X    X    !@    @    $          4    (     0    8    !         !     &    9#=H86-K   .    .    "
    " 8    (    !          %    \"     $    '     0         0    !P   %9I<G1E>#4 #@   $     &    \"     0         !0   "
    " @    !    \"0    $         $     D   !X8S5V<W@Y-70         #@   #     &    \"     0         !0    @    !     @   "
    " $         $  \" \"TQ   .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@  "
    "  @    $          4    (     0    8    !         !     &    9F8Q,3,V   .    6     8    (    !          %    \"    "
    " $    F     0         0    )@   \"XO8VEC7V9I;'1E<E]T97-T:6YG7W1O7V-O;7!I;&4O<WES9V5N   .    ,     8    (    !     "
    "     %    \"     $    !     0         0  $ -0    X   !     !@    @    $          4    (     0    T    !         ! "
    "    -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,    !         !   P Q,#  #@   #   "
    "  &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $  "
    "  1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X   !     !@    @    $          4    (     0    T    "
    "!         !     -    6%-4($1E9F%U;'1S*@    X   !     !@    @    $          4    (     0    T    !         !     - "
    "   25-%($1E9F%U;'1S*@    X    X    !@    @    &          4    (     0    $    !          D    (               .   "
    " .     8    (    !@         %    \"     $    !     0         )    \"               #@   * =   &    \"     (       "
    "  !0    @    !     0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X   !8!   !@    @    \"   "
    "       4    (     0    $    !          4 !  3     0   )@   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;"
    "75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-"
    "O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9"
    "V5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    "
    "X   \"X    !@    @    !          4    (     0    (    !          X   !     !@    @    $          4    (     0    L"
    "    !         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4    (     0    L    !         !   "
    "  +    3D=#($YE=&QI<W0       X   \"H    !@    @    !          4    (     0    (    !          X    X    !@    @   "
    " $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    "
    "'     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !     0    $         $  ! #$    ."
    "    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    ( "
    "    0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !  "
    "  &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #  "
    "   0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !     '    1&5F875L=  .    "
    "Z!@   8    (     @         %    \"     $    !     0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #@$   "
    "!@    @    \"          4    (     0    $    !          4 !  >     0   '0$  !I;F9O961I=                            "
    " !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9                          "
    "       !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;        "
    "             !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD        "
    "                   !P<F]J7W1Y<&5?<V=A9'9A;F-E9             !P<F]J7W1Y<&4                           !3>6YT:%]F:6QE7"
    "W-G861V86YC960           !3>6YT:%]F:6QE                          !);7!L7V9I;&5?<V=A9'9A;F-E9             !);7!L7V9"
    "I;&4                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>"
    "7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9      "
    "   !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;"
    "F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@         "
    "               !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8"
    "V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)"
    "S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:"
    "7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                            "
    "     #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         ."
    "    .     8    (    !          %    \"     $    '     0         0    !P   %9I<G1E>#4 #@   $     &    \"     0     "
    "    !0    @    !    \"0    $         $     D   !X8S5V<W@Y-70         #@   #     &    \"     0         !0    @    !"
    "     @    $         $  \" \"TQ   .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$"
    "S-@  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %"
    "    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (               !         !       "
    "   #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   %@    &  "
    "  \"     0         !0    @    !    )@    $         $    \"8    N+V-I8U]F:6QT97)?=&5S=&EN9U]T;U]C;VUP:6QE+W-Y<V=E;@"
    "  #@   #     &    \"     0         !0    @               $         $          .    2     8    (    !          %   "
    " \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    @    $          4    (    "
    "           !         !          #@   $     &    \"     0         !0    @    !    #     $         $     P   !84U0@1"
    "&5F875L=',     #@   #     &    \"     0         !0    @               $         $          .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8    (    !          %    \" "
    "               0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@  "
    " #     &    \"     0         !0    @    !     0    $         $  ! #4    .    ,     8    (    !          %    \"   "
    "  $    \"     0         0  ( ,3    X    P    !@    @    $          4    (               !         !          #@   "
    "#     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"    "
    "            0         0          X    P    !@    @    $          4    (               !         !          #@   $@"
    "    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8"
    "    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   #     &    \"     0         !0    @               $         $          .    ,     8  "
    "  (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $   "
    " !         !   0 P    #@   $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0"
    "      #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    P    !@    @    "
    "$          4    (               !         !          #@   &     &    \"     0         !0    @    !    +@    $     "
    "    $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+')I9VAT+\"Q;(%TL6R!=   .    \" ,   8    (    !        "
    "  %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S"
    " @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,"
    "Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U-2 T-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S"
    ",S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34"
    "@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#"
    "$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@7"
    "2D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2"
    " Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX"
    "@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1"
    "E>'0G*3L #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !       "
    "   %    \"                0         0          X    P    !@    @    $          4    (               !         !   "
    "       #@   + '   &    \"     (         !0    @    !     0    $         !0 $ !H    !    [@$  &YG8U]C;VYF:6<       "
    "              <WEN=&AE<VES7VQA;F=U86=E          !S>6YT:&5S:7-?=&]O;                &-L;V-K7VQO8P                  "
    "    >&EL:6YX9F%M:6QY                  !P87)T                             '-P965D                            =&5S=&"
    ")E;F-H                      !P86-K86=E                         &1I<F5C=&]R>0                      <WES8VQK7W!E<FEO"
    "9                 !C;&]C:U]W<F%P<&5R                 &1C;5]I;G!U=%]C;&]C:U]P97)I;V0     8W)E871E7VEN=&5R9F%C95]D;V"
    "-U;65N= !P<F]J7W1Y<&4                      '-Y;G1H7V9I;&4                     :6UP;%]F:6QE                      !C"
    "95]C;'(                          '!R97-E<G9E7VAI97)A<F-H>0             .    Z     8    (     @         %    \"    "
    " $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@                      #@   #@"
    "    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4"
    "    (     0    $    !          D    (               .    ,     8    (    !          %    \"     $    $     0      "
    "   0  0 5DA$3 X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0  "
    "       !0    @    !    !@    $         $     8   !D-VAA8VL   X    X    !@    @    $          4    (     0    <    "
    "!         !     '    =FER=&5X-0 .    0     8    (    !          %    \"     $    )     0         0    \"0   'AC-79"
    "S>#DU=          .    ,     8    (    !          %    \"     $    \"     0         0  ( +3$   X    P    !@    @    "
    "$          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !@    $     "
    "    $     8   !F9C$Q,S8   X   !8    !@    @    $          4    (     0   \"8    !         !     F    +B]C:6-?9FEL="
    "&5R7W1E<W1I;F=?=&]?8V]M<&EL92]S>7-G96X   X    P    !@    @    $          4    (     0    $    !         !   0 U   "
    " #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    (    !          %    \"     $    #    "
    " 0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9"
    "V%T;W(         #@   $     &    \"     0         !0    @    !    #0    $         $     T   !84U0@1&5F875L=',J    #@"
    "   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',J    #@   #@    &    \" "
    "    8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0 "
    "   $    !          D    (               "
  }
}
