cscope 15 $HOME/STM32F4xx_DSP_StdPeriph_Lib_V1.4.0/Libraries/STM32F4xx_StdPeriph_Driver               0001790471
	@inc/misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

86 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

87 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
|| \

	)

89 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
|| \

	)

102 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

114 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

116 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

118 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

120 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
|| \

	)

124 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
|| \

	)

146 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

158 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

159 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

160 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

161 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

162 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

164 #ifde
__lulus


	@inc/ringbuf.h

25 #ide
__RINGBUF_H__


26 
	#__RINGBUF_H__


	)

34 #ifde
__lulus


38 
	~<as.h
>

50 
ut32_t
 
ui32Size
;

55 vީ
ut32_t
 
ui32WreIndex
;

60 vީ
ut32_t
 
ui32RdIndex
;

65 vީ
ut8_t
 *
pui8Buf
;

68 
	ttRgBufObje
;

75 
bo
 
RgBufFu
(
tRgBufObje
 *
psRgBuf
);

76 
bo
 
RgBufEmy
(
tRgBufObje
 *
psRgBuf
);

77 
RgBufFlush
(
tRgBufObje
 *
psRgBuf
);

78 
ut32_t
 
RgBufUd
(
tRgBufObje
 *
psRgBuf
);

79 
ut32_t
 
RgBufFe
(
tRgBufObje
 *
psRgBuf
);

80 
ut32_t
 
RgBufCtigUd
(
tRgBufObje
 *
psRgBuf
);

81 
ut32_t
 
RgBufCtigFe
(
tRgBufObje
 *
psRgBuf
);

82 
ut32_t
 
RgBufSize
(
tRgBufObje
 *
psRgBuf
);

83 
ut8_t
 
RgBufRdO
(
tRgBufObje
 *
psRgBuf
);

84 
RgBufRd
(
tRgBufObje
 *
psRgBuf
, 
ut8_t
 *
pui8Da
,

85 
ut32_t
 
ui32Lgth
);

86 
RgBufWreO
(
tRgBufObje
 *
psRgBuf
, 
ut8_t
 
ui8Da
);

87 
RgBufWre
(
tRgBufObje
 *
psRgBuf
, 
ut8_t
 *
pui8Da
,

88 
ut32_t
 
ui32Lgth
);

89 
RgBufAdvWre
(
tRgBufObje
 *
psRgBuf
,

90 
ut32_t
 
ui32NumBys
);

91 
RgBufAdvRd
(
tRgBufObje
 *
psRgBuf
,

92 
ut32_t
 
ui32NumBys
);

93 
RgBufIn
(
tRgBufObje
 *
psRgBuf
, vީ
ut8_t
 *
pui8Buf
,

94 
ut32_t
 
ui32Size
);

101 #ifde
__lulus


	@inc/stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
|| \

	)

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
|| \

	)

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
|| \

	)

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
|| \

	)

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
|| \

	)

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
|| \

	)

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
|| \

	)

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
|| \

	)

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
|| \

	)

299 ((
ALIGN
=
ADC_DaAlign_Le
))

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| \

	)

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
|| \

	)

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
|| \

	)

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
|| \

	)

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
|| \

	)

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
|| \

	)

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
|| \

	)

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| \

	)

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@inc/stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
|| \

	)

51 ((
PERIPH
=
CAN2
))

58 
ut16_t
 
CAN_Psr
;

61 
ut8_t
 
CAN_Mode
;

64 
ut8_t
 
CAN_SJW
;

69 
ut8_t
 
CAN_BS1
;

73 
ut8_t
 
CAN_BS2
;

76 
FuniڮS
 
CAN_TTCM
;

79 
FuniڮS
 
CAN_ABOM
;

82 
FuniڮS
 
CAN_AWUM
;

85 
FuniڮS
 
CAN_NART
;

88 
FuniڮS
 
CAN_RFLM
;

91 
FuniڮS
 
CAN_TXFP
;

93 } 
	tCAN_InTyDef
;

100 
ut16_t
 
CAN_FrIdHigh
;

104 
ut16_t
 
CAN_FrIdLow
;

108 
ut16_t
 
CAN_FrMaskIdHigh
;

113 
ut16_t
 
CAN_FrMaskIdLow
;

118 
ut16_t
 
CAN_FrFIFOAssignmt
;

121 
ut8_t
 
CAN_FrNumb
;

123 
ut8_t
 
CAN_FrMode
;

126 
ut8_t
 
CAN_FrS
;

129 
FuniڮS
 
CAN_FrAivi
;

131 } 
	tCAN_FrInTyDef
;

138 
ut32_t
 
StdId
;

141 
ut32_t
 
ExtId
;

144 
ut8_t
 
IDE
;

148 
ut8_t
 
RTR
;

152 
ut8_t
 
DLC
;

156 
ut8_t
 
Da
[8];

158 } 
	tCTxMsg
;

165 
ut32_t
 
StdId
;

168 
ut32_t
 
ExtId
;

171 
ut8_t
 
IDE
;

175 
ut8_t
 
RTR
;

179 
ut8_t
 
DLC
;

182 
ut8_t
 
Da
[8];

185 
ut8_t
 
FMI
;

188 } 
	tCRxMsg
;

200 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

201 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

205 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

206 
	#CANINITOK
 
CAN_InStus_Sucss


	)

215 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

216 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

217 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

218 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

220 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
|| \

	)

221 ((
MODE
=
CAN_Mode_LoBack
)|| \

222 ((
MODE
=
CAN_Mode_St
) || \

223 ((
MODE
=
CAN_Mode_St_LoBack
))

233 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

234 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

235 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
||\

	)

239 ((
MODE
=
CAN_OtgMode_Nm
)|| \

240 ((
MODE
=
CAN_OtgMode_S˕
))

250 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

251 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

259 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

260 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

261 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

262 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

264 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

	)

265 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

273 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

274 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

275 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

276 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

277 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

278 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

279 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

280 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

281 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

282 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

283 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

284 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

285 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

286 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

287 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

288 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

290 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

299 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

300 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

301 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

302 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

303 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

304 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

305 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

307 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

331 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

332 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
|| \

	)

335 ((
MODE
=
CAN_FrMode_IdLi
))

343 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

344 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
|| \

	)

347 ((
SCALE
=
CAN_FrS_32b
))

355 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

356 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
|| \

	)

358 ((
FIFO
=
CAN_FrFIFO1
))

361 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

362 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

389 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

390 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
|| \

	)

392 ((
IDTYPE
=
CAN_Id_Exnded
))

395 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

404 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

405 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

406 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

418 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

419 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

420 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

421 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

424 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

425 
	#CANTXOK
 
CAN_TxStus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

427 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

435 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

436 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

438 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

446 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

447 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

450 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

451 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

459 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

460 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

474 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

475 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

476 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

477 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

478 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

479 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

480 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

494 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

495 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

496 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

499 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

500 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

501 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

502 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

503 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

504 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

507 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

508 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

513 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

514 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

515 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

516 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
|| \

	)

519 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

520 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

523 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_SLAK
 ))

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
|| \

	)

528 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

540 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

543 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

544 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

545 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

546 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

547 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

548 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

551 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

552 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

555 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

556 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

557 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

558 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

559 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
||\

	)

568 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

569 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

570 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

571 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

572 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

573 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

575 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
||\

	)

576 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

577 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

578 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

579 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

580 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

593 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

596 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

597 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

598 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

599 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

600 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

601 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

604 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

605 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

606 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

609 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

610 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

611 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

614 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

615 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

621 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

624 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

625 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

627 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

628 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

630 #ifde
__lulus


	@inc/stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@inc/stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
|| \

	)

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
|| \

	)

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
|| \

	)

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
|| \

	)

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
|| \

	)

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@inc/stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
|| \

	)

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
|| \

	)

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
|| \

	)

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
|| \

	)

185 ((
STATE
=
DAC_OuutBufr_Dib
))

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
|| \

	)

197 ((
CHANNEL
=
DAC_Chl_2
))

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
|| \

	)

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
|| \

	)

223 ((
WAVE
=
DAC_Wave_Trng
))

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@inc/stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@inc/stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
|| \

	)

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
|| \

	)

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
|| \

	)

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
|| \

	)

157 ((
POLARITY
=
DCMI_VSPެy_High
))

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
|| \

	)

169 ((
POLARITY
=
DCMI_HSPެy_High
))

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
|| \

	)

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
|| \

	)

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
|| \

	)

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
|| \

	)

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@inc/stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
|| \

	)

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
|| \

	)

136 ((
CONTROLLER
=
DMA2
))

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
|| \

	)

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

	)

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
|| \

	)

194 ((
STATE
=
DMA_PhInc_Dib
))

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
|| \

	)

207 ((
STATE
=
DMA_MemyInc_Dib
))

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
|| \

	)

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
|| \

	)

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

	)

250 ((
MODE
=
DMA_Mode_Ccur
))

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

	)

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

	)

280 ((
STATE
=
DMA_FIFOMode_Eb
))

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

	)

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
|| \

	)

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
|| \

	)

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

	)

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
((((FLAG& 0x30000000!0x30000000&& (((FLAG& 0x30000000!0&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
|| \

	)

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
((((IT& 0x30000000!0x30000000&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
|| \

	)

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
|| \

	)

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
|| \

	)

537 ((
CTRL
=
DMA_FlowCl_Ph
))

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@inc/stm32f4xx_dma2d.h

30 #ide
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA2D_Mode
;

59 
ut32_t
 
DMA2D_CMode
;

62 
ut32_t
 
DMA2D_OuutBlue
;

70 
ut32_t
 
DMA2D_OuutG
;

78 
ut32_t
 
DMA2D_OuutRed
;

86 
ut32_t
 
DMA2D_OuutAha
;

92 
ut32_t
 
DMA2D_OuutMemyAdd
;

95 
ut32_t
 
DMA2D_OuutOfft
;

98 
ut32_t
 
DMA2D_NumbOfLe
;

101 
ut32_t
 
DMA2D_PixPLe
;

103 } 
	tDMA2D_InTyDef
;

109 
ut32_t
 
DMA2D_FGMA
;

112 
ut32_t
 
DMA2D_FGO
;

115 
ut32_t
 
DMA2D_FGCM
;

118 
ut32_t
 
DMA2D_FG_CLUT_CM
;

121 
ut32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
ut32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
ut32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
ut32_t
 
DMA2D_FGC_BLUE
;

133 
ut32_t
 
DMA2D_FGC_GREEN
;

136 
ut32_t
 
DMA2D_FGC_RED
;

139 
ut32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_InTyDef
;

146 
ut32_t
 
DMA2D_BGMA
;

149 
ut32_t
 
DMA2D_BGO
;

152 
ut32_t
 
DMA2D_BGCM
;

155 
ut32_t
 
DMA2D_BG_CLUT_CM
;

158 
ut32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
ut32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
ut32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
ut32_t
 
DMA2D_BGC_BLUE
;

170 
ut32_t
 
DMA2D_BGC_GREEN
;

173 
ut32_t
 
DMA2D_BGC_RED
;

176 
ut32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_InTyDef
;

193 
	#DMA2D_M2M
 ((
ut32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
ut32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
ut32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
ut32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
(((MODE=
DMA2D_M2M
|| ((MODE=
DMA2D_M2M_PFC
|| \

	)

199 ((
MODE
=
DMA2D_M2M_BLEND
|| ((MODE=
DMA2D_R2M
))

209 
	#DMA2D_ARGB8888
 ((
ut32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
ut32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
ut32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
ut32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
ut32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
(((MODE_ARGB=
DMA2D_ARGB8888
|| ((MODE_ARGB=
DMA2D_RGB888
|| \

	)

216 ((
MODE_ARGB
=
DMA2D_RGB565
|| ((MODE_ARGB=
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
=
DMA2D_ARGB4444
))

227 
	#DMA2D_Ouut_C
 ((
ut32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
((OGREEN<
DMA2D_Ouut_C
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
((ORED<
DMA2D_Ouut_C
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
((OBLUE<
DMA2D_Ouut_C
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
((OALPHA<
DMA2D_Ouut_C
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
ut32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
((OOFFSET<
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pix
 ((
ut32_t
)0x00003FFF)

	)

255 
	#DMA2D_Le
 ((
ut32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
((LINE<
DMA2D_Le
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
((PIXEL<
DMA2D_pix
)

	)

268 
	#OFFSET
 ((
ut32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
((FGO<
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
((BGO<
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
ut32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
ut32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
ut32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
ut32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
ut32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
ut32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
ut32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
ut32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
ut32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
ut32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
(((FGCM=
CM_ARGB8888
|| ((FGCM=
CM_RGB888
|| \

	)

296 ((
FGCM
=
CM_RGB565
|| ((FGCM=
CM_ARGB1555
) || \

297 ((
FGCM
=
CM_ARGB4444
|| ((FGCM=
CM_L8
) || \

298 ((
FGCM
=
CM_AL44
|| ((FGCM=
CM_AL88
) || \

299 ((
FGCM
=
CM_L4
|| ((FGCM=
CM_A8
) || \

300 ((
FGCM
=
CM_A4
))

302 
	#IS_DMA2D_BGCM
(
BGCM
(((BGCM=
CM_ARGB8888
|| ((BGCM=
CM_RGB888
|| \

	)

303 ((
BGCM
=
CM_RGB565
|| ((BGCM=
CM_ARGB1555
) || \

304 ((
BGCM
=
CM_ARGB4444
|| ((BGCM=
CM_L8
) || \

305 ((
BGCM
=
CM_AL44
|| ((BGCM=
CM_AL88
) || \

306 ((
BGCM
=
CM_L4
|| ((BGCM=
CM_A8
) || \

307 ((
BGCM
=
CM_A4
))

317 
	#CLUT_CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
ut32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
(((FG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((FG_CLUT_CM=
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
(((BG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((BG_CLUT_CM=
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
ut32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
((FG_CLUT_SIZE<
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
((FG_ALPHA_VALUE<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
((FGC_BLUE<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
((FGC_GREEN<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
((FGC_RED<
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
((BG_CLUT_SIZE<
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
((BG_ALPHA_VALUE<
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
((BGC_BLUE<
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
((BGC_GREEN<
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
((BGC_RED<
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
ut32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
ut32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
ut32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
(((FG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

361 ((
FG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
(((BG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

365 ((
BG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
(((IT=
DMA2D_IT_CTC
|| ((IT=
DMA2D_IT_CAE
|| \

	)

384 ((
IT
=
DMA2D_IT_TW
|| ((IT=
DMA2D_IT_TC
) || \

385 ((
IT
=
DMA2D_IT_TE
|| ((IT=
DMA2D_IT_CE
))

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
(((FLAG=
DMA2D_FLAG_CTC
|| ((FLAG=
DMA2D_FLAG_CAE
|| \

	)

404 ((
FLAG
=
DMA2D_FLAG_TW
|| ((FLAG=
DMA2D_FLAG_TC
) || \

405 ((
FLAG
=
DMA2D_FLAG_TE
|| ((FLAG=
DMA2D_FLAG_CE
))

416 
	#DEADTIME
 ((
ut32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
((DEAD_TIME<
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LeWmk
(
LeWmk
((LeWmk<
LINE_WATERMARK
)

	)

437 
DMA2D_DeIn
();

440 
DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

441 
DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

442 
DMA2D_STnsr
();

443 
DMA2D_AbtTnsr
();

444 
DMA2D_Sud
(
FuniڮS
 
NewS
);

445 
DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

446 
DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

447 
DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

448 
DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

449 
DMA2D_FGS
(
FuniڮS
 
NewS
);

450 
DMA2D_BGS
(
FuniڮS
 
NewS
);

451 
DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
);

452 
DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
);

455 
DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
);

456 
FgStus
 
DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
);

457 
DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
);

458 
ITStus
 
DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
);

459 
DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
);

461 #ifde
__lulus


	@inc/stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
|| \

	)

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

129 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

131 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
|| \

	)

132 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

133 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

134 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

135 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

136 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

137 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

138 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

139 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

140 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

141 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

142 ((
LINE
=
EXTI_Le22
))

156 
EXTI_DeIn
();

159 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

160 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

161 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

164 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

165 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

166 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

169 #ifde
__lulus


	@inc/stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
|| \

	)

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
|| \

	)

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
||\

	)

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x081FFFFF)||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

174 #i
defed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x080FFFFF)||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0803FFFF)||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

184 #i
defed
 (
STM32F411xE
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0807FFFF)||\

	)

186 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

196 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

197 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

198 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

199 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

200 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

201 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

202 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

203 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

204 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

205 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

206 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

207 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

208 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

209 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

210 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

211 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

212 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

213 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

214 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

215 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

216 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

217 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

218 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

219 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

220 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

222 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

230 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

231 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

232 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

240 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

241 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

242 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

243 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

244 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

245 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

246 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

247 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

248 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

249 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

250 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

251 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

252 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

253 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

254 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

255 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

256 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

257 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

258 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

259 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

260 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

261 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

262 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

263 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

264 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

266 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

274 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

275 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

278 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

	)

279 ((
LEVEL
=
OB_RDP_Lev_1
))

288 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

289 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

290 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

298 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

299 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

300 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

309 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

310 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

311 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

319 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

320 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

321 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

322 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

323 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
||\

	)

324 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

332 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

333 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

334 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

342 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

343 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

344 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

352 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

353 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

354 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

355 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

356 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

357 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

358 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

359 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

360 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

361 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
|| \

	)

362 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

363 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

364 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

372 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

373 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

374 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

375 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

376 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

384 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

385 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

386 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

387 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

388 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

396 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

400 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

404 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

408 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

412 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

417 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

427 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

428 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

429 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

430 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

431 
FLASH_InruiCacheRet
();

432 
FLASH_DaCacheRet
();

435 
FLASH_Uock
();

436 
FLASH_Lock
();

437 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

438 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

439 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

440 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

441 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

442 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

443 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

444 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

447 
FLASH_OB_Uock
();

448 
FLASH_OB_Lock
();

449 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

450 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

451 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

452 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

453 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

454 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

455 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

456 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

457 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

458 
FLASH_Stus
 
FLASH_OB_Launch
();

459 
ut8_t
 
FLASH_OB_GUr
();

460 
ut16_t
 
FLASH_OB_GWRP
();

461 
ut16_t
 
FLASH_OB_GWRP1
();

462 
ut16_t
 
FLASH_OB_GPCROP
();

463 
ut16_t
 
FLASH_OB_GPCROP1
();

464 
FgStus
 
FLASH_OB_GRDP
();

465 
ut8_t
 
FLASH_OB_GBOR
();

468 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

469 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

470 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

471 
FLASH_Stus
 
FLASH_GStus
();

472 
FLASH_Stus
 
FLASH_WaFLaOti
();

474 #ifde
__lulus


	@inc/stm32f4xx_flash_ramfunc.h

30 #ide
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

53 #i
defed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #i
defed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__mfunc
 

	)

72 #i
defed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__ibu__
((
	`i
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FshICmd
(
FuniڮS
 
NewS
);

85 
__RAM_FUNC
 
FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
);

88 #ifde
__lulus


	@inc/stm32f4xx_fmc.h

30 #ide
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FMC_AddssSupTime
;

60 
ut32_t
 
FMC_AddssHdTime
;

65 
ut32_t
 
FMC_DaSupTime
;

70 
ut32_t
 
FMC_BusTuAroundDuti
;

75 
ut32_t
 
FMC_CLKDivisi
;

79 
ut32_t
 
FMC_DaLcy
;

87 
ut32_t
 
FMC_AcssMode
;

89 }
	tFMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FMC_Bk
;

99 
ut32_t
 
FMC_DaAddssMux
;

103 
ut32_t
 
FMC_MemyTy
;

107 
ut32_t
 
FMC_MemyDaWidth
;

110 
ut32_t
 
FMC_BurAcssMode
;

114 
ut32_t
 
FMC_WaSiglPެy
;

118 
ut32_t
 
FMC_WpMode
;

122 
ut32_t
 
FMC_WaSiglAive
;

127 
ut32_t
 
FMC_WreOti
;

130 
ut32_t
 
FMC_WaSigl
;

134 
ut32_t
 
FMC_ExndedMode
;

137 
ut32_t
 
FMC_AsynchrousWa
;

141 
ut32_t
 
FMC_WreBur
;

144 
ut32_t
 
FMC_CtousClock
;

150 
FMC_NORSRAMTimgInTyDef
* 
FMC_RdWreTimgSu
;

152 
FMC_NORSRAMTimgInTyDef
* 
FMC_WreTimgSu
;

153 }
	tFMC_NORSRAMInTyDef
;

160 
ut32_t
 
FMC_SupTime
;

166 
ut32_t
 
FMC_WaSupTime
;

172 
ut32_t
 
FMC_HdSupTime
;

179 
ut32_t
 
FMC_HiZSupTime
;

184 }
	tFMC_NAND_PCCARDTimgInTyDef
;

191 
ut32_t
 
FMC_Bk
;

194 
ut32_t
 
FMC_Wau
;

197 
ut32_t
 
FMC_MemyDaWidth
;

200 
ut32_t
 
FMC_ECC
;

203 
ut32_t
 
FMC_ECCPageSize
;

206 
ut32_t
 
FMC_TCLRSupTime
;

210 
ut32_t
 
FMC_TARSupTime
;

214 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

216 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

217 }
	tFMC_NANDInTyDef
;

225 
ut32_t
 
FMC_Wau
;

228 
ut32_t
 
FMC_TCLRSupTime
;

232 
ut32_t
 
FMC_TARSupTime
;

237 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

239 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

241 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_IOSTimgSu
;

242 }
	tFMC_PCCARDInTyDef
;

250 
ut32_t
 
FMC_LdToAiveDay
;

254 
ut32_t
 
FMC_ExSfReeshDay
;

258 
ut32_t
 
FMC_SfReeshTime
;

262 
ut32_t
 
FMC_RowCyeDay
;

267 
ut32_t
 
FMC_WreRecovyTime
;

270 
ut32_t
 
FMC_RPDay
;

274 
ut32_t
 
FMC_RCDDay
;

278 }
	tFMC_SDRAMTimgInTyDef
;

287 
ut32_t
 
FMC_CommdMode
;

290 
ut32_t
 
FMC_CommdTg
;

293 
ut32_t
 
FMC_AutoReeshNumb
;

297 
ut32_t
 
FMC_ModeRegiDefi
;

299 }
	tFMC_SDRAMCommdTyDef
;

307 
ut32_t
 
FMC_Bk
;

310 
ut32_t
 
FMC_CumnBsNumb
;

313 
ut32_t
 
FMC_RowBsNumb
;

316 
ut32_t
 
FMC_SDMemyDaWidth
;

319 
ut32_t
 
FMC_IlBkNumb
;

322 
ut32_t
 
FMC_CASLcy
;

325 
ut32_t
 
FMC_WrePrei
;

328 
ut32_t
 
FMC_SDClockPiod
;

332 
ut32_t
 
FMC_RdBur
;

336 
ut32_t
 
FMC_RdPeDay
;

339 
FMC_SDRAMTimgInTyDef
* 
FMC_SDRAMTimgSu
;

341 }
	tFMC_SDRAMInTyDef
;

353 
	#FMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

354 
	#FMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

355 
	#FMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

356 
	#FMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_NORSRAM1
|| \

	)

359 ((
BANK
=
FMC_Bk1_NORSRAM2
) || \

360 ((
BANK
=
FMC_Bk1_NORSRAM3
) || \

361 ((
BANK
=
FMC_Bk1_NORSRAM4
))

369 
	#FMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

370 
	#FMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

373 ((
BANK
=
FMC_Bk3_NAND
))

381 
	#FMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

389 
	#FMC_Bk1_SDRAM
 ((
ut32_t
)0x00000000)

	)

390 
	#FMC_Bk2_SDRAM
 ((
ut32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_SDRAM
|| \

	)

393 ((
BANK
=
FMC_Bk2_SDRAM
))

408 
	#FMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

409 
	#FMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
(((MUX=
FMC_DaAddssMux_Dib
|| \

	)

412 ((
MUX
=
FMC_DaAddssMux_Eb
))

421 
	#FMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

422 
	#FMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

423 
	#FMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
(((MEMORY=
FMC_MemyTy_SRAM
|| \

	)

426 ((
MEMORY
=
FMC_MemyTy_PSRAM
)|| \

427 ((
MEMORY
=
FMC_MemyTy_NOR
))

436 
	#FMC_NORSRAM_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_MemyDaWidth_32b
 ((
ut32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NORSRAM_MemyDaWidth_8b
|| \

	)

441 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_16b
) || \

442 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_32b
))

451 
	#FMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

452 
	#FMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
(((STATE=
FMC_BurAcssMode_Dib
|| \

	)

455 ((
STATE
=
FMC_BurAcssMode_Eb
))

463 
	#FMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

464 
	#FMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
(((STATE=
FMC_AsynchrousWa_Dib
|| \

	)

467 ((
STATE
=
FMC_AsynchrousWa_Eb
))

475 
	#FMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

476 
	#FMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FMC_WaSiglPެy_Low
|| \

	)

479 ((
POLARITY
=
FMC_WaSiglPެy_High
))

487 
	#FMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

488 
	#FMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
(((MODE=
FMC_WpMode_Dib
|| \

	)

491 ((
MODE
=
FMC_WpMode_Eb
))

499 
	#FMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

500 
	#FMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FMC_WaSiglAive_BefeWaS
|| \

	)

503 ((
ACTIVE
=
FMC_WaSiglAive_DurgWaS
))

511 
	#FMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

512 
	#FMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FMC_WreOti_Dib
|| \

	)

515 ((
OPERATION
=
FMC_WreOti_Eb
))

523 
	#FMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

524 
	#FMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FMC_WaSigl_Dib
|| \

	)

527 ((
SIGNAL
=
FMC_WaSigl_Eb
))

535 
	#FMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

536 
	#FMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
(((MODE=
FMC_ExndedMode_Dib
|| \

	)

539 ((
MODE
=
FMC_ExndedMode_Eb
))

548 
	#FMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

549 
	#FMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
(((BURST=
FMC_WreBur_Dib
|| \

	)

552 ((
BURST
=
FMC_WreBur_Eb
))

561 
	#FMC_CClock_SyncOy
 ((
ut32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
ut32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
(((CCLOCK=
FMC_CClock_SyncOy
|| \

	)

565 ((
CCLOCK
=
FMC_CClock_SyncAsync
))

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
(((TIME> 0&& ((TIME<15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
((TIME<15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
(((DIV> 0&& ((DIV<15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
((LATENCY<15)

	)

621 
	#FMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

622 
	#FMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

623 
	#FMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

624 
	#FMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
(((MODE=
FMC_AcssMode_A
|| \

	)

627 ((
MODE
=
FMC_AcssMode_B
) || \

628 ((
MODE
=
FMC_AcssMode_C
) || \

629 ((
MODE
=
FMC_AcssMode_D
))

645 
	#FMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

646 
	#FMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FMC_Wau_Dib
|| \

	)

649 ((
FEATURE
=
FMC_Wau_Eb
))

657 
	#FMC_NAND_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

658 
	#FMC_NAND_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NAND_MemyDaWidth_8b
|| \

	)

661 ((
WIDTH
=
FMC_NAND_MemyDaWidth_16b
))

669 
	#FMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

670 
	#FMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
(((STATE=
FMC_ECC_Dib
|| \

	)

673 ((
STATE
=
FMC_ECC_Eb
))

681 
	#FMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FMC_ECCPageSize_256Bys
|| \

	)

689 ((
SIZE
=
FMC_ECCPageSize_512Bys
) || \

690 ((
SIZE
=
FMC_ECCPageSize_1024Bys
) || \

691 ((
SIZE
=
FMC_ECCPageSize_2048Bys
) || \

692 ((
SIZE
=
FMC_ECCPageSize_4096Bys
) || \

693 ((
SIZE
=
FMC_ECCPageSize_8192Bys
))

701 
	#IS_FMC_TCLR_TIME
(
TIME
((TIME<255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
((TIME<255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
((TIME<255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
((TIME<255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
((TIME<255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
((TIME<255)

	)

758 
	#FMC_CumnBs_Numb_8b
 ((
ut32_t
)0x00000000)

	)

759 
	#FMC_CumnBs_Numb_9b
 ((
ut32_t
)0x00000001)

	)

760 
	#FMC_CumnBs_Numb_10b
 ((
ut32_t
)0x00000002)

	)

761 
	#FMC_CumnBs_Numb_11b
 ((
ut32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
(((COLUMN=
FMC_CumnBs_Numb_8b
|| \

	)

764 ((
COLUMN
=
FMC_CumnBs_Numb_9b
) || \

765 ((
COLUMN
=
FMC_CumnBs_Numb_10b
) || \

766 ((
COLUMN
=
FMC_CumnBs_Numb_11b
))

775 
	#FMC_RowBs_Numb_11b
 ((
ut32_t
)0x00000000)

	)

776 
	#FMC_RowBs_Numb_12b
 ((
ut32_t
)0x00000004)

	)

777 
	#FMC_RowBs_Numb_13b
 ((
ut32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
(((ROW=
FMC_RowBs_Numb_11b
|| \

	)

780 ((
ROW
=
FMC_RowBs_Numb_12b
) || \

781 ((
ROW
=
FMC_RowBs_Numb_13b
))

790 
	#FMC_SDMemy_Width_8b
 ((
ut32_t
)0x00000000)

	)

791 
	#FMC_SDMemy_Width_16b
 ((
ut32_t
)0x00000010)

	)

792 
	#FMC_SDMemy_Width_32b
 ((
ut32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_SDMemy_Width_8b
|| \

	)

795 ((
WIDTH
=
FMC_SDMemy_Width_16b
) || \

796 ((
WIDTH
=
FMC_SDMemy_Width_32b
))

805 
	#FMC_IlBk_Numb_2
 ((
ut32_t
)0x00000000)

	)

806 
	#FMC_IlBk_Numb_4
 ((
ut32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
(((NUMBER=
FMC_IlBk_Numb_2
|| \

	)

809 ((
NUMBER
=
FMC_IlBk_Numb_4
))

819 
	#FMC_CAS_Lcy_1
 ((
ut32_t
)0x00000080)

	)

820 
	#FMC_CAS_Lcy_2
 ((
ut32_t
)0x00000100)

	)

821 
	#FMC_CAS_Lcy_3
 ((
ut32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
(((LATENCY=
FMC_CAS_Lcy_1
|| \

	)

824 ((
LATENCY
=
FMC_CAS_Lcy_2
) || \

825 ((
LATENCY
=
FMC_CAS_Lcy_3
))

834 
	#FMC_Wre_Prei_Dib
 ((
ut32_t
)0x00000000)

	)

835 
	#FMC_Wre_Prei_Eb
 ((
ut32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
(((WRITE=
FMC_Wre_Prei_Dib
|| \

	)

838 ((
WRITE
=
FMC_Wre_Prei_Eb
))

848 
	#FMC_SDClock_Dib
 ((
ut32_t
)0x00000000)

	)

849 
	#FMC_SDClock_Piod_2
 ((
ut32_t
)0x00000800)

	)

850 
	#FMC_SDClock_Piod_3
 ((
ut32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
(((PERIOD=
FMC_SDClock_Dib
|| \

	)

853 ((
PERIOD
=
FMC_SDClock_Piod_2
) || \

854 ((
PERIOD
=
FMC_SDClock_Piod_3
))

863 
	#FMC_Rd_Bur_Dib
 ((
ut32_t
)0x00000000)

	)

864 
	#FMC_Rd_Bur_Eb
 ((
ut32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
(((RBURST=
FMC_Rd_Bur_Dib
|| \

	)

867 ((
RBURST
=
FMC_Rd_Bur_Eb
))

876 
	#FMC_RdPe_Day_0
 ((
ut32_t
)0x00000000)

	)

877 
	#FMC_RdPe_Day_1
 ((
ut32_t
)0x00002000)

	)

878 
	#FMC_RdPe_Day_2
 ((
ut32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
(((DELAY=
FMC_RdPe_Day_0
|| \

	)

881 ((
DELAY
=
FMC_RdPe_Day_1
) || \

882 ((
DELAY
=
FMC_RdPe_Day_2
))

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

948 
	#FMC_Commd_Mode_nm
 ((
ut32_t
)0x00000000)

	)

949 
	#FMC_Commd_Mode_CLK_Ebd
 ((
ut32_t
)0x00000001)

	)

950 
	#FMC_Commd_Mode_PALL
 ((
ut32_t
)0x00000002)

	)

951 
	#FMC_Commd_Mode_AutoReesh
 ((
ut32_t
)0x00000003)

	)

952 
	#FMC_Commd_Mode_LdMode
 ((
ut32_t
)0x00000004)

	)

953 
	#FMC_Commd_Mode_Seesh
 ((
ut32_t
)0x00000005)

	)

954 
	#FMC_Commd_Mode_PowDown
 ((
ut32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
(((COMMAND=
FMC_Commd_Mode_nm
|| \

	)

957 ((
COMMAND
=
FMC_Commd_Mode_CLK_Ebd
) || \

958 ((
COMMAND
=
FMC_Commd_Mode_PALL
) || \

959 ((
COMMAND
=
FMC_Commd_Mode_AutoReesh
) || \

960 ((
COMMAND
=
FMC_Commd_Mode_LdMode
) || \

961 ((
COMMAND
=
FMC_Commd_Mode_Seesh
) || \

962 ((
COMMAND
=
FMC_Commd_Mode_PowDown
))

971 
	#FMC_Commd_Tg_bk2
 ((
ut32_t
)0x00000008)

	)

972 
	#FMC_Commd_Tg_bk1
 ((
ut32_t
)0x00000010)

	)

973 
	#FMC_Commd_Tg_bk1_2
 ((
ut32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
(((TARGET=
FMC_Commd_Tg_bk1
|| \

	)

976 ((
TARGET
=
FMC_Commd_Tg_bk2
) || \

977 ((
TARGET
=
FMC_Commd_Tg_bk1_2
))

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
(((NUMBER> 0&& ((NUMBER<16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
((CONTENT<8191)

	)

1005 
	#FMC_NmMode_Stus
 ((
ut32_t
)0x00000000)

	)

1006 
	#FMC_SfReeshMode_Stus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_PowDownMode_Stus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
(((STATUS=
FMC_NmMode_Stus
|| \

	)

1010 ((
STATUS
=
FMC_SfReeshMode_Stus
) || \

1011 ((
STATUS
=
FMC_PowDownMode_Stus
))

1025 
	#FMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

1026 
	#FMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

1027 
	#FMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

1028 
	#FMC_IT_Reesh
 ((
ut32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFBFC7=0x00000000&& ((IT!0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
(((IT=
FMC_IT_RisgEdge
|| \

	)

1032 ((
IT
=
FMC_IT_Lev
) || \

1033 ((
IT
=
FMC_IT_FlgEdge
) || \

1034 ((
IT
=
FMC_IT_Reesh
))

1036 
	#IS_FMC_IT_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1037 ((
BANK
=
FMC_Bk3_NAND
) || \

1038 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1039 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1040 ((
BANK
=
FMC_Bk2_SDRAM
))

1048 
	#FMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Reesh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
(((FLAG=
FMC_FLAG_RisgEdge
|| \

	)

1056 ((
FLAG
=
FMC_FLAG_Lev
) || \

1057 ((
FLAG
=
FMC_FLAG_FlgEdge
) || \

1058 ((
FLAG
=
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
=
FMC_FLAG_Reesh
) || \

1060 ((
FLAG
=
FMC_SDSR_BUSY
))

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1063 ((
BANK
=
FMC_Bk3_NAND
) || \

1064 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1065 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1066 ((
BANK
=
FMC_Bk2_SDRAM
) || \

1067 ((
BANK
=(
FMC_Bk1_SDRAM
 | 
FMC_Bk2_SDRAM
)))

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
((COUNT<8191)

	)

1094 
FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
);

1095 
FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1096 
FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1097 
FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1100 
FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
);

1101 
FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1102 
FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1103 
FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1104 
FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1105 
ut32_t
 
FMC_GECC
(ut32_
FMC_Bk
);

1108 
FMC_PCCARDDeIn
();

1109 
FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1110 
FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1111 
FMC_PCCARDCmd
(
FuniڮS
 
NewS
);

1114 
FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
);

1115 
FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1116 
FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1117 
FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
);

1118 
ut32_t
 
FMC_GModeStus
(ut32_
SDRAM_Bk
);

1119 
FMC_SReeshCou
(
ut32_t
 
FMC_Cou
);

1120 
FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
);

1121 
FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
);

1124 
FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
);

1125 
FgStus
 
FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1126 
FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1127 
ITStus
 
FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1128 
FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1130 #ifde
__lulus


	@inc/stm32f4xx_fsmc.h

30 #ide
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FSMC_AddssSupTime
;

60 
ut32_t
 
FSMC_AddssHdTime
;

65 
ut32_t
 
FSMC_DaSupTime
;

70 
ut32_t
 
FSMC_BusTuAroundDuti
;

75 
ut32_t
 
FSMC_CLKDivisi
;

79 
ut32_t
 
FSMC_DaLcy
;

87 
ut32_t
 
FSMC_AcssMode
;

89 }
	tFSMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FSMC_Bk
;

99 
ut32_t
 
FSMC_DaAddssMux
;

103 
ut32_t
 
FSMC_MemyTy
;

107 
ut32_t
 
FSMC_MemyDaWidth
;

110 
ut32_t
 
FSMC_BurAcssMode
;

114 
ut32_t
 
FSMC_AsynchrousWa
;

118 
ut32_t
 
FSMC_WaSiglPެy
;

122 
ut32_t
 
FSMC_WpMode
;

126 
ut32_t
 
FSMC_WaSiglAive
;

131 
ut32_t
 
FSMC_WreOti
;

134 
ut32_t
 
FSMC_WaSigl
;

138 
ut32_t
 
FSMC_ExndedMode
;

141 
ut32_t
 
FSMC_WreBur
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

146 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

147 }
	tFSMC_NORSRAMInTyDef
;

154 
ut32_t
 
FSMC_SupTime
;

160 
ut32_t
 
FSMC_WaSupTime
;

166 
ut32_t
 
FSMC_HdSupTime
;

173 
ut32_t
 
FSMC_HiZSupTime
;

178 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

247 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

248 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

249 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

250 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

258 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

259 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

267 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
|| \

	)

273 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

274 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

278 ((
BANK
=
FSMC_Bk3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

281 ((
BANK
=
FSMC_Bk3_NAND
) || \

282 ((
BANK
=
FSMC_Bk4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

285 ((
BANK
=
FSMC_Bk3_NAND
) || \

286 ((
BANK
=
FSMC_Bk4_PCCARD
))

296 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

297 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
|| \

	)

299 ((
MUX
=
FSMC_DaAddssMux_Eb
))

308 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

309 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

310 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
|| \

	)

312 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

313 ((
MEMORY
=
FSMC_MemyTy_NOR
))

322 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

323 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

325 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

334 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

335 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
|| \

	)

337 ((
STATE
=
FSMC_BurAcssMode_Eb
))

345 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
|| \

	)

348 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

356 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
|| \

	)

359 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

367 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

368 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
|| \

	)

370 ((
MODE
=
FSMC_WpMode_Eb
))

378 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

379 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
|| \

	)

381 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

389 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
|| \

	)

392 ((
OPERATION
=
FSMC_WreOti_Eb
))

400 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

401 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
|| \

	)

403 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

411 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

412 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
|| \

	)

415 ((
MODE
=
FSMC_ExndedMode_Eb
))

424 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

425 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
|| \

	)

427 ((
BURST
=
FSMC_WreBur_Eb
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

483 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

484 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

485 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

486 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
|| \

	)

488 ((
MODE
=
FSMC_AcssMode_B
) || \

489 ((
MODE
=
FSMC_AcssMode_C
) || \

490 ((
MODE
=
FSMC_AcssMode_D
))

506 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

507 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
|| \

	)

509 ((
FEATURE
=
FSMC_Wau_Eb
))

518 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

519 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
|| \

	)

521 ((
STATE
=
FSMC_ECC_Eb
))

529 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
|| \

	)

536 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

537 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

538 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

539 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

540 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

598 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
|| \

	)

601 ((
IT
=
FSMC_IT_Lev
) || \

602 ((
IT
=
FSMC_IT_FlgEdge
))

610 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
|| \

	)

615 ((
FLAG
=
FSMC_FLAG_Lev
) || \

616 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

617 ((
FLAG
=
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

636 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

638 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

639 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

642 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

643 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

644 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

645 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

646 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

647 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

650 
FSMC_PCCARDDeIn
();

651 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

652 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

653 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

656 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

657 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

658 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

659 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

660 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

662 #ifde
__lulus


	@inc/stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
|| \

	)

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
|| \

	)

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
|| \

	)

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
|| \

	)

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
|| \

	)

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
|| \

	)

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

255 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

256 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

261 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

262 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

263 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

269 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

270 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

271 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

277 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

278 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

283 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

284 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

285 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

286 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

287 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

288 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

293 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

294 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

295 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

296 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

297 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

302 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

303 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

304 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

305 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

310 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

315 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

316 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

317 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

318 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

319 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

324 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

325 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

326 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

327 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

328 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

330 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

331 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

336 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

337 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

342 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

347 #i
defed
 (
STM32F40_41xxx
)

348 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

351 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

352 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

355 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

356 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

361 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

367 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

372 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

374 #i
defed
 (
STM32F40_41xxx
)

375 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

376 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

377 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

378 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

379 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

380 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

381 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

382 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

383 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

384 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

385 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

386 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

387 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

388 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

389 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

390 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

391 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

392 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

395 #i
defed
 (
STM32F401xx
)

396 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

397 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

398 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

399 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

400 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

401 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

402 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

403 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

404 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

405 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

406 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

407 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

408 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

409 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

412 #i
defed
 (
STM32F411xE
)

413 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

416 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

417 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

418 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

419 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

420 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

421 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

422 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

423 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

424 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

425 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

426 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

427 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

428 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

429 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

430 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

431 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

432 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

433 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

434 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

435 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

436 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

437 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

438 ((
AF
=
GPIO_AF_LTDC
))

449 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

451 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

452 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

453 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

467 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

470 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

471 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

472 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

475 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

476 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

477 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

478 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

479 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

480 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

481 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

482 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

483 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

486 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

488 #ifde
__lulus


	@inc/stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
|| \

	)

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
|| \

	)

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

	)

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
|| \

	)

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
|| \

	)

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
|| \

	)

188 ((
FLAG
=
HASH_FLAG_DCIS
))

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@inc/stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

82 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
|| \

	)

83 ((
PERIPH
=
I2C2
) || \

84 ((
PERIPH
=
I2C3
))

90 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

100 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

101 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

102 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

103 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
|| \

	)

104 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

105 ((
MODE
=
I2C_Mode_SMBusHo
))

114 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

115 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

116 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
|| \

	)

117 ((
CYCLE
=
I2C_DutyCye_2
))

126 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

127 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

128 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
|| \

	)

129 ((
STATE
=
I2C_Ack_Dib
))

138 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

139 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

140 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
|| \

	)

141 ((
DIRECTION
=
I2C_Dei_Reiv
))

150 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

151 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

152 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
|| \

	)

153 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

162 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

163 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

164 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

165 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

166 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

167 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

168 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

169 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

170 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

171 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
|| \

	)

172 ((
REGISTER
=
I2C_Regi_CR2
) || \

173 ((
REGISTER
=
I2C_Regi_OAR1
) || \

174 ((
REGISTER
=
I2C_Regi_OAR2
) || \

175 ((
REGISTER
=
I2C_Regi_DR
) || \

176 ((
REGISTER
=
I2C_Regi_SR1
) || \

177 ((
REGISTER
=
I2C_Regi_SR2
) || \

178 ((
REGISTER
=
I2C_Regi_CCR
) || \

179 ((
REGISTER
=
I2C_Regi_TRISE
))

188 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

189 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

190 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
|| \

	)

191 ((
POSITION
=
I2C_NACKPosi_Cut
))

200 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

201 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

202 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
|| \

	)

203 ((
ALERT
=
I2C_SMBusA˹_High
))

212 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

213 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

214 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
|| \

	)

215 ((
POSITION
=
I2C_PECPosi_Cut
))

224 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

225 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

226 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

227 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

236 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

237 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

238 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

239 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

240 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

241 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

242 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

243 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

244 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

245 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

246 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

247 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

248 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

249 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

251 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

253 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
|| \

	)

254 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

255 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

256 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

257 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

258 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

259 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

272 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

273 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

274 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

275 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

276 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

277 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

278 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

284 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

285 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

286 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

287 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

288 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

289 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

290 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

291 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

292 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

293 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

294 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

295 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

296 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

297 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

299 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

301 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
|| \

	)

302 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

303 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

304 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

305 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

306 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

307 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

308 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

309 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

310 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

311 ((
FLAG
=
I2C_FLAG_SB
))

335 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

363 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

364 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

366 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

399 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

405 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

442 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

443 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

446 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

447 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

450 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

481 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

483 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

487 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

488 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

490 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

498 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
|| \

	)

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

502 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

503 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

504 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

506 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

507 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

508 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

509 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

515 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

516 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

517 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

526 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

535 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

548 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

551 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

552 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

553 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

555 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

559 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

561 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

564 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

565 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

566 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

567 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

568 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

571 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

572 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

575 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

577 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

578 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

581 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

582 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

585 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

586 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

678 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

684 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

690 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

693 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

694 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

697 #ifde
__lulus


	@inc/stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
|| \

	)

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
|| \

	)

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@inc/stm32f4xx_ltdc.h

30 #ide
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
LTDC_HSPެy
;

59 
ut32_t
 
LTDC_VSPެy
;

62 
ut32_t
 
LTDC_DEPެy
;

65 
ut32_t
 
LTDC_PCPެy
;

68 
ut32_t
 
LTDC_HizڏlSync
;

71 
ut32_t
 
LTDC_VtilSync
;

74 
ut32_t
 
LTDC_AccumuϋdHBP
;

77 
ut32_t
 
LTDC_AccumuϋdVBP
;

80 
ut32_t
 
LTDC_AccumuϋdAiveW
;

83 
ut32_t
 
LTDC_AccumuϋdAiveH
;

86 
ut32_t
 
LTDC_TٮWidth
;

89 
ut32_t
 
LTDC_TٮHeigh
;

92 
ut32_t
 
LTDC_BackgroundRedVue
;

95 
ut32_t
 
LTDC_BackgroundGVue
;

98 
ut32_t
 
LTDC_BackgroundBlueVue
;

100 } 
	tLTDC_InTyDef
;

108 
ut32_t
 
LTDC_HizڏlS
;

111 
ut32_t
 
LTDC_HizڏlSt
;

114 
ut32_t
 
LTDC_VtilS
;

117 
ut32_t
 
LTDC_VtilSt
;

120 
ut32_t
 
LTDC_PixFm
;

123 
ut32_t
 
LTDC_CڡtAha
;

126 
ut32_t
 
LTDC_DeuCBlue
;

129 
ut32_t
 
LTDC_DeuCG
;

132 
ut32_t
 
LTDC_DeuCRed
;

135 
ut32_t
 
LTDC_DeuCAha
;

138 
ut32_t
 
LTDC_BndgFa_1
;

141 
ut32_t
 
LTDC_BndgFa_2
;

144 
ut32_t
 
LTDC_CFBSAdss
;

146 
ut32_t
 
LTDC_CFBLeLgth
;

149 
ut32_t
 
LTDC_CFBPch
;

152 
ut32_t
 
LTDC_CFBLeNumb
;

154 } 
	tLTDC_Lay_InTyDef
;

162 
ut32_t
 
LTDC_POSX
;

163 
ut32_t
 
LTDC_POSY
;

164 } 
	tLTDC_PosTyDef
;

168 
ut32_t
 
LTDC_BlueWidth
;

169 
ut32_t
 
LTDC_GWidth
;

170 
ut32_t
 
LTDC_RedWidth
;

171 } 
	tLTDC_RGBTyDef
;

175 
ut32_t
 
LTDC_CKeyBlue
;

178 
ut32_t
 
LTDC_CKeyG
;

181 
ut32_t
 
LTDC_CKeyRed
;

183 } 
	tLTDC_CKeyg_InTyDef
;

187 
ut32_t
 
LTDC_CLUTAdss
;

190 
ut32_t
 
LTDC_BlueVue
;

193 
ut32_t
 
LTDC_GVue
;

196 
ut32_t
 
LTDC_RedVue
;

198 } 
	tLTDC_CLUT_InTyDef
;

210 
	#LTDC_HizڏlSYNC
 ((
ut32_t
)0x00000FFF)

	)

211 
	#LTDC_VtilSYNC
 ((
ut32_t
)0x000007FF)

	)

213 
	#IS_LTDC_HSYNC
(
HSYNC
((HSYNC<
LTDC_HizڏlSYNC
)

	)

214 
	#IS_LTDC_VSYNC
(
VSYNC
((VSYNC<
LTDC_VtilSYNC
)

	)

215 
	#IS_LTDC_AHBP
(
AHBP
((AHBP<
LTDC_HizڏlSYNC
)

	)

216 
	#IS_LTDC_AVBP
(
AVBP
((AVBP<
LTDC_VtilSYNC
)

	)

217 
	#IS_LTDC_AAW
(
AAW
((AAW<
LTDC_HizڏlSYNC
)

	)

218 
	#IS_LTDC_AAH
(
AAH
((AAH<
LTDC_VtilSYNC
)

	)

219 
	#IS_LTDC_TOTALW
(
TOTALW
((TOTALW<
LTDC_HizڏlSYNC
)

	)

220 
	#IS_LTDC_TOTALH
(
TOTALH
((TOTALH<
LTDC_VtilSYNC
)

	)

229 
	#LTDC_HSPެy_AL
 ((
ut32_t
)0x00000000

	)

230 
	#LTDC_HSPެy_AH
 
LTDC_GCR_HSPOL


	)

232 
	#IS_LTDC_HSPOL
(
HSPOL
(((HSPOL=
LTDC_HSPެy_AL
|| \

	)

233 ((
HSPOL
=
LTDC_HSPެy_AH
))

242 
	#LTDC_VSPެy_AL
 ((
ut32_t
)0x00000000

	)

243 
	#LTDC_VSPެy_AH
 
LTDC_GCR_VSPOL


	)

245 
	#IS_LTDC_VSPOL
(
VSPOL
(((VSPOL=
LTDC_VSPެy_AL
|| \

	)

246 ((
VSPOL
=
LTDC_VSPެy_AH
))

255 
	#LTDC_DEPެy_AL
 ((
ut32_t
)0x00000000

	)

256 
	#LTDC_DEPެy_AH
 
LTDC_GCR_DEPOL


	)

258 
	#IS_LTDC_DEPOL
(
DEPOL
(((DEPOL=
LTDC_VSPެy_AL
|| \

	)

259 ((
DEPOL
=
LTDC_DEPެy_AH
))

268 
	#LTDC_PCPެy_IPC
 ((
ut32_t
)0x00000000

	)

269 
	#LTDC_PCPެy_IIPC
 
LTDC_GCR_PCPOL


	)

271 
	#IS_LTDC_PCPOL
(
PCPOL
(((PCPOL=
LTDC_PCPެy_IPC
|| \

	)

272 ((
PCPOL
=
LTDC_PCPެy_IIPC
))

281 
	#LTDC_IMRd
 
LTDC_SRCR_IMR


	)

282 
	#LTDC_VBRd
 
LTDC_SRCR_VBR


	)

284 
	#IS_LTDC_RELOAD
(
RELOAD
(((RELOAD=
LTDC_IMRd
|| \

	)

285 ((
RELOAD
=
LTDC_VBRd
))

295 
	#LTDC_Back_C
 ((
ut32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueVue
(
BBLUE
((BBLUE<
LTDC_Back_C
)

	)

298 
	#IS_LTDC_BackGVue
(
BGREEN
((BGREEN<
LTDC_Back_C
)

	)

299 
	#IS_LTDC_BackRedVue
(
BRED
((BRED<
LTDC_Back_C
)

	)

309 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

310 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

312 
	#IS_LTDC_GET_POS
(
POS
(((POS<
LTDC_POS_CY
))

	)

323 
	#IS_LTDC_LIPOS
(
LIPOS
((LIPOS<0x7FF)

	)

333 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

334 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

335 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

336 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

339 
	#IS_LTDC_GET_CD
(
CD
(((CD=
LTDC_CD_VDES
|| ((CD=
LTDC_CD_HDES
|| \

	)

340 ((
CD
=
LTDC_CD_VSYNC
|| ((CD=
LTDC_CD_HSYNC
))

351 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

352 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

353 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

354 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

356 
	#IS_LTDC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFF0=0x00&& ((IT!0x00))

	)

366 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

367 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

368 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

369 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

372 
	#IS_LTDC_FLAG
(
FLAG
(((FLAG=
LTDC_FLAG_LI
|| ((FLAG=
LTDC_FLAG_FU
|| \

	)

373 ((
FLAG
=
LTDC_FLAG_TERR
|| ((FLAG=
LTDC_FLAG_RR
))

382 
	#LTDC_Pixfm_ARGB8888
 ((
ut32_t
)0x00000000)

	)

383 
	#LTDC_Pixfm_RGB888
 ((
ut32_t
)0x00000001)

	)

384 
	#LTDC_Pixfm_RGB565
 ((
ut32_t
)0x00000002)

	)

385 
	#LTDC_Pixfm_ARGB1555
 ((
ut32_t
)0x00000003)

	)

386 
	#LTDC_Pixfm_ARGB4444
 ((
ut32_t
)0x00000004)

	)

387 
	#LTDC_Pixfm_L8
 ((
ut32_t
)0x00000005)

	)

388 
	#LTDC_Pixfm_AL44
 ((
ut32_t
)0x00000006)

	)

389 
	#LTDC_Pixfm_AL88
 ((
ut32_t
)0x00000007)

	)

391 
	#IS_LTDC_Pixfm
(
Pixfm
(((Pixfm=
LTDC_Pixfm_ARGB8888
|| ((Pixfm=
LTDC_Pixfm_RGB888
|| \

	)

392 ((
Pixfm
=
LTDC_Pixfm_RGB565
|| ((Pixfm=
LTDC_Pixfm_ARGB1555
) || \

393 ((
Pixfm
=
LTDC_Pixfm_ARGB4444
|| ((Pixfm=
LTDC_Pixfm_L8
) || \

394 ((
Pixfm
=
LTDC_Pixfm_AL44
|| ((Pixfm=
LTDC_Pixfm_AL88
))

404 
	#LTDC_BndgFa1_CA
 ((
ut32_t
)0x00000400)

	)

405 
	#LTDC_BndgFa1_PAxCA
 ((
ut32_t
)0x00000600)

	)

407 
	#IS_LTDC_BndgFa1
(
BndgFa1
(((BndgFa1=
LTDC_BndgFa1_CA
|| ((BndgFa1=
LTDC_BndgFa1_PAxCA
))

	)

417 
	#LTDC_BndgFa2_CA
 ((
ut32_t
)0x00000005)

	)

418 
	#LTDC_BndgFa2_PAxCA
 ((
ut32_t
)0x00000007)

	)

420 
	#IS_LTDC_BndgFa2
(
BndgFa2
(((BndgFa2=
LTDC_BndgFa2_CA
|| ((BndgFa2=
LTDC_BndgFa2_PAxCA
))

	)

432 
	#LTDC_STOPPosi
 ((
ut32_t
)0x0000FFFF)

	)

433 
	#LTDC_STARTPosi
 ((
ut32_t
)0x00000FFF)

	)

435 
	#LTDC_DeuCCfig
 ((
ut32_t
)0x000000FF)

	)

436 
	#LTDC_CFmeBufr
 ((
ut32_t
)0x00001FFF)

	)

437 
	#LTDC_LeNumb
 ((
ut32_t
)0x000007FF)

	)

439 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
((HCONFIGST<
LTDC_STARTPosi
)

	)

440 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
((HCONFIGSP<
LTDC_STOPPosi
)

	)

441 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
((VCONFIGST<
LTDC_STARTPosi
)

	)

442 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
((VCONFIGSP<
LTDC_STOPPosi
)

	)

444 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
((DEFAULTCOLOR<
LTDC_DeuCCfig
)

	)

446 
	#IS_LTDC_CFBP
(
CFBP
((CFBP<
LTDC_CFmeBufr
)

	)

447 
	#IS_LTDC_CFBLL
(
CFBLL
((CFBLL<
LTDC_CFmeBufr
)

	)

449 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
((CFBLNBR<
LTDC_LeNumb
)

	)

461 
	#LTDC_ckeygCfig
 ((
ut32_t
)0x000000FF)

	)

463 
	#IS_LTDC_CKEYING
(
CKEYING
((CKEYING<
LTDC_ckeygCfig
)

	)

474 
	#LTDC_CLUTWR
 ((
ut32_t
)0x000000FF)

	)

476 
	#IS_LTDC_CLUTWR
(
CLUTWR
((CLUTWR<
LTDC_CLUTWR
)

	)

482 
LTDC_DeIn
();

485 
LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
);

486 
LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
);

487 
LTDC_Cmd
(
FuniڮS
 
NewS
);

488 
LTDC_DhCmd
(
FuniڮS
 
NewS
);

489 
LTDC_RGBTyDef
 
LTDC_GRGBWidth
();

490 
LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
);

491 
LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
);

492 
LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
);

493 
LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
);

494 
LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
);

495 
LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

496 
LTDC_PosTyDef
 
LTDC_GPosStus
();

497 
LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
);

498 
FgStus
 
LTDC_GCDStus
(
ut32_t
 
LTDC_CD
);

499 
LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
);

500 
LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
);

501 
LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

502 
LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

503 
LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

504 
LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
);

505 
LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
);

506 
LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
);

507 
LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
);

508 
LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
);

511 
LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
);

512 
FgStus
 
LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
);

513 
LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
);

514 
ITStus
 
LTDC_GITStus
(
ut32_t
 
LTDC_IT
);

515 
LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
);

517 #ifde
__lulus


	@inc/stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

	)

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
|| \

	)

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
|| \

	)

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

109 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

110 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

111 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

119 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

120 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

121 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

122 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
|| \

	)

123 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

124 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

132 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

133 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

134 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

135 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

136 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

137 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

138 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

139 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

142 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

144 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

145 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

146 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

147 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

150 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

151 ((
FLAG
=
PWR_FLAG_UDRDY
))

165 
PWR_DeIn
();

168 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

171 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

172 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

175 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

178 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

179 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

180 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

181 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

182 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

183 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

184 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

187 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

190 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

191 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

192 
PWR_ESTANDBYMode
();

195 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

196 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

198 #ifde
__lulus


	@inc/stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
|| \

	)

69 ((
HSE
=
RCC_HSE_Byss
))

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
|| \

	)

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

88 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

90 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
|| \

	)

91 ((
SOURCE
=
RCC_PLLSour_HSE
))

92 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

93 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

94 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

95 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

97 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

98 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

99 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((VALUE<63)

	)

101 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

102 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

103 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

104 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

106 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

107 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

109 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

110 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

111 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

112 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

113 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
||\

	)

114 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

115 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

116 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

125 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

126 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

127 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

128 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
|| \

	)

129 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

130 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

138 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

139 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

140 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

141 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

142 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

143 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

144 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

145 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

146 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

147 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
|| \

	)

148 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

149 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

150 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

151 ((
HCLK
=
RCC_SYSCLK_Div512
))

159 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

160 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

161 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

162 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

163 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

164 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
|| \

	)

165 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

166 ((
PCLK
=
RCC_HCLK_Div16
))

174 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

175 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

176 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

177 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

178 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

179 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

180 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

181 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

183 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

184 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
|| \

	)

185 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

186 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

187 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

188 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

197 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

198 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

199 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

200 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
|| \

	)

201 ((
LSE
=
RCC_LSE_Byss
))

209 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

210 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

211 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

212 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

213 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

214 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

215 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

216 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

217 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

218 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

219 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

220 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

221 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

222 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

223 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

224 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

225 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

226 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

227 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

228 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

229 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

230 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

231 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

232 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

233 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

234 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

235 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

236 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

237 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

238 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

239 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

240 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

241 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
|| \

	)

242 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

243 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

244 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

245 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

246 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

247 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

248 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

249 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

250 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

251 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

252 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

253 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

254 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

255 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

256 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

257 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

258 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

259 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

260 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

261 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

262 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

263 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

264 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

265 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

266 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

267 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

268 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

269 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

270 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

271 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

272 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

280 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

281 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

283 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

291 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

292 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

293 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

295 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
||\

	)

296 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

297 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

305 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

306 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

307 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

309 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
||\

	)

310 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

311 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

319 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

320 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

322 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

330 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

331 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

332 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

333 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

334 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

335 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

336 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

337 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

338 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

339 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

340 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

341 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

342 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

343 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

344 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

345 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

346 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

347 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

348 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

349 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

350 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

351 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

352 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

353 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

354 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

355 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

356 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

358 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x810BE800=0x00&& ((PERIPH!0x00))

	)

359 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xDD1FE800=0x00&& ((PERIPH!0x00))

	)

360 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x81106800=0x00&& ((PERIPH!0x00))

	)

369 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

370 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

371 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

372 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

373 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

374 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

382 #i
defed
 (
STM32F40_41xxx
)

383 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

386 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

387 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

390 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

398 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

399 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

400 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

401 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

402 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

403 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

404 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

405 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

406 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

407 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

408 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

409 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

410 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

411 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

412 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

413 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

414 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

415 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

416 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

417 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

418 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

419 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

420 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

421 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

422 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

423 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x09013600=0x00&& ((PERIPH!0x00))

	)

431 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

432 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

433 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

434 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

435 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

436 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

437 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

438 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

439 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

440 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

441 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

442 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

443 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

444 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

445 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

446 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

447 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

448 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

449 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

451 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFB8880CC=0x00&& ((PERIPH!0x00))

	)

452 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xFB8886CC=0x00&& ((PERIPH!0x00))

	)

461 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

462 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

463 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

464 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

465 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

466 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

467 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

468 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

469 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

470 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
|| \

	)

471 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

473 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
|| \

	)

474 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

475 ((
DIV
=
RCC_MCO1Div_5
))

483 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

484 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

485 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

486 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

487 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

488 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

489 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

490 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

491 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

492 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

	)

493 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

495 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
|| \

	)

496 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

497 ((
DIV
=
RCC_MCO2Div_5
))

505 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

506 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

507 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

508 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

509 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

510 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

511 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

512 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

513 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

514 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

515 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

516 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

517 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

518 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

520 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
|| \

	)

521 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

522 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

523 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

524 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

525 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

526 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

528 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

541 
RCC_DeIn
();

544 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

545 
EStus
 
RCC_WaFHSESUp
();

546 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

547 
RCC_HSICmd
(
FuniڮS
 
NewS
);

548 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

549 
RCC_LSICmd
(
FuniڮS
 
NewS
);

550 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

551 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

553 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

554 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

555 #i
defed
 (
STM32F411xE
)

556 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

557 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

558 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

562 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

563 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

564 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

565 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

566 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

567 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

570 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

571 
ut8_t
 
RCC_GSYSCLKSour
();

572 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

573 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

574 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

575 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

578 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

579 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

580 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

581 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

582 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

583 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

584 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

585 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

586 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

587 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

589 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

590 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

591 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

592 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

593 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

595 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

596 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

597 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

598 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

599 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

601 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

602 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

603 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

604 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

605 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

607 
RCC_LSEModeCfig
(
ut8_t
 
Mode
);

610 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

611 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

612 
RCC_CˬFg
();

613 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

614 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

616 #ifde
__lulus


	@inc/stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
|| \

	)

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
|| \

	)

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

106 #ifde
__lulus


	@inc/stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
|| \

	)

136 ((
FORMAT
=
RTC_HourFm_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
|| \

	)

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
|| \

	)

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
|| \

	)

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
|| \

	)

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
|| \

	)

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
|| \

	)

417 ((
POL
=
RTC_OuutPެy_Low
))

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
|| \

	)

429 ((
SIGN
=
RTC_CibSign_Negive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
|| \

	)

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
|| \

	)

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
|| \

	)

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
|| \

	)

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
|| \

	)

499 ((
OPERATION
=
RTC_SteOti_S
))

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
|| \

	)

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
|| \

	)

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
|| \

	)

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
|| \

	)

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

604 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

605 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
|| \

	)

607 ((
PIN
=
RTC_TamrP_PI8
))

615 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

616 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
|| \

	)

618 ((
PIN
=
RTC_TimeSmpP_PI8
))

626 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

627 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
|| \

	)

629 ((
TYPE
=
RTC_OuutTy_PushPu
))

638 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

639 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
|| \

	)

641 ((
SEL
=
RTC_ShiAdd1S_S
))

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
|| \

	)

680 ((
BKP
=
RTC_BKP_DR1
) || \

681 ((
BKP
=
RTC_BKP_DR2
) || \

682 ((
BKP
=
RTC_BKP_DR3
) || \

683 ((
BKP
=
RTC_BKP_DR4
) || \

684 ((
BKP
=
RTC_BKP_DR5
) || \

685 ((
BKP
=
RTC_BKP_DR6
) || \

686 ((
BKP
=
RTC_BKP_DR7
) || \

687 ((
BKP
=
RTC_BKP_DR8
) || \

688 ((
BKP
=
RTC_BKP_DR9
) || \

689 ((
BKP
=
RTC_BKP_DR10
) || \

690 ((
BKP
=
RTC_BKP_DR11
) || \

691 ((
BKP
=
RTC_BKP_DR12
) || \

692 ((
BKP
=
RTC_BKP_DR13
) || \

693 ((
BKP
=
RTC_BKP_DR14
) || \

694 ((
BKP
=
RTC_BKP_DR15
) || \

695 ((
BKP
=
RTC_BKP_DR16
) || \

696 ((
BKP
=
RTC_BKP_DR17
) || \

697 ((
BKP
=
RTC_BKP_DR18
) || \

698 ((
BKP
=
RTC_BKP_DR19
))

706 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

707 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
|| \

	)

732 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

734 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
=
RTC_FLAG_SHPF
))

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

751 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
|| \

	)

755 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

756 ((
IT
=
RTC_IT_TAMP1
))

757 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

766 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

767 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

781 
EStus
 
RTC_DeIn
();

784 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

785 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

786 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

787 
EStus
 
RTC_EInMode
();

788 
RTC_ExInMode
();

789 
EStus
 
RTC_WaFSynchro
();

790 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

791 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

795 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

796 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

797 
ut32_t
 
RTC_GSubSecd
();

798 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

799 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

800 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

803 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

804 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

805 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

806 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

807 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

808 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

811 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

812 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

813 
ut32_t
 
RTC_GWakeUpCou
();

814 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

817 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

818 
ut32_t
 
RTC_GSteOti
();

821 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

824 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

825 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

826 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

827 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

828 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

829 
ut32_t
 
RTC_SmohCibPlusPuls
,

830 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

833 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

834 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

835 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

836 
ut32_t
 
RTC_GTimeSmpSubSecd
();

839 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

840 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

841 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

842 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

843 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

844 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

845 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

848 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

849 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

853 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

854 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

855 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

858 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

861 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

862 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

863 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

864 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

865 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

867 #ifde
__lulus


	@inc/stm32f4xx_sai.h

30 #ide
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
SAI_AudioMode
;

59 
ut32_t
 
SAI_Proc
;

62 
ut32_t
 
SAI_DaSize
;

66 
ut32_t
 
SAI_FB
;

70 
ut32_t
 
SAI_ClockSobg
;

73 
ut32_t
 
SAI_Synchro
;

76 
ut32_t
 
SAI_OUTDRIV
;

81 
ut32_t
 
SAI_NoDivid
;

84 
ut32_t
 
SAI_MaDivid
;

88 
ut32_t
 
SAI_FIFOThshd
;

90 }
	tSAI_InTyDef
;

99 
ut32_t
 
SAI_FmeLgth
;

107 
ut32_t
 
SAI_AiveFmeLgth
;

113 
ut32_t
 
SAI_FSDefi
;

117 
ut32_t
 
SAI_FSPެy
;

121 
ut32_t
 
SAI_FSOfft
;

125 }
	tSAI_FmeInTyDef
;

133 
ut32_t
 
SAI_FBOfft
;

137 
ut32_t
 
SAI_SlSize
;

141 
ut32_t
 
SAI_SlNumb
;

145 
ut32_t
 
SAI_SlAive
;

148 }
	tSAI_SlInTyDef
;

156 
	#IS_SAI_PERIPH
(
PERIPH
((PERIPH=
SAI1
)

	)

158 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
|| \

	)

159 ((
PERIPH
=
SAI1_Block_B
))

165 
	#SAI_Mode_MaTx
 ((
ut32_t
)0x00000000)

	)

166 
	#SAI_Mode_MaRx
 ((
ut32_t
)0x00000001)

	)

167 
	#SAI_Mode_SveTx
 ((
ut32_t
)0x00000002)

	)

168 
	#SAI_Mode_SveRx
 ((
ut32_t
)0x00000003)

	)

169 
	#IS_SAI_BLOCK_MODE
(
MODE
(((MODE=
SAI_Mode_MaTx
|| \

	)

170 ((
MODE
=
SAI_Mode_MaRx
) || \

171 ((
MODE
=
SAI_Mode_SveTx
) || \

172 ((
MODE
=
SAI_Mode_SveRx
))

181 
	#SAI_Fe_Proc
 ((
ut32_t
)0x00000000)

	)

182 
	#SAI_SPDIF_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_0
)

	)

183 
	#SAI_AC97_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_1
)

	)

184 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
(((PROTOCOL=
SAI_Fe_Proc
|| \

	)

185 ((
PROTOCOL
=
SAI_SPDIF_Proc
) || \

186 ((
PROTOCOL
=
SAI_AC97_Proc
))

195 
	#SAI_DaSize_8b
 ((
ut32_t
)0x00000040)

	)

196 
	#SAI_DaSize_10b
 ((
ut32_t
)0x00000060)

	)

197 
	#SAI_DaSize_16b
 ((
ut32_t
)0x00000080)

	)

198 
	#SAI_DaSize_20b
 ((
ut32_t
)0x000000A0)

	)

199 
	#SAI_DaSize_24b
 ((
ut32_t
)0x000000C0)

	)

200 
	#SAI_DaSize_32b
 ((
ut32_t
)0x000000E0)

	)

201 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
(((DATASIZE=
SAI_DaSize_8b
|| \

	)

202 ((
DATASIZE
=
SAI_DaSize_10b
) || \

203 ((
DATASIZE
=
SAI_DaSize_16b
) || \

204 ((
DATASIZE
=
SAI_DaSize_20b
) || \

205 ((
DATASIZE
=
SAI_DaSize_24b
) || \

206 ((
DATASIZE
=
SAI_DaSize_32b
))

215 
	#SAI_FB_MSB
 ((
ut32_t
)0x00000000)

	)

216 
	#SAI_FB_LSB
 ((
ut32_t
)
SAI_xCR1_LSBFIRST
)

	)

217 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
(((BIT=
SAI_FB_MSB
|| \

	)

218 ((
BIT
=
SAI_FB_LSB
))

227 
	#SAI_ClockSobg_FlgEdge
 ((
ut32_t
)0x00000000)

	)

228 
	#SAI_ClockSobg_RisgEdge
 ((
ut32_t
)
SAI_xCR1_CKSTR
)

	)

229 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
(((CLOCK=
SAI_ClockSobg_FlgEdge
|| \

	)

230 ((
CLOCK
=
SAI_ClockSobg_RisgEdge
))

239 
	#SAI_Asynchrous
 ((
ut32_t
)0x00000000)

	)

240 
	#SAI_Synchrous
 ((
ut32_t
)
SAI_xCR1_SYNCEN_0
)

	)

241 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
(((SYNCHRO=
SAI_Synchrous
|| \

	)

242 ((
SYNCHRO
=
SAI_Asynchrous
))

251 
	#SAI_OuutDrive_Dibd
 ((
ut32_t
)0x00000000)

	)

252 
	#SAI_OuutDrive_Ebd
 ((
ut32_t
)
SAI_xCR1_OUTDRIV
)

	)

253 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
(((DRIVE=
SAI_OuutDrive_Dibd
|| \

	)

254 ((
DRIVE
=
SAI_OuutDrive_Ebd
))

265 
	#SAI_MaDivid_Ebd
 ((
ut32_t
)0x00000000)

	)

266 
	#SAI_MaDivid_Dibd
 ((
ut32_t
)
SAI_xCR1_NODIV
)

	)

267 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
(((NODIVIDER=
SAI_MaDivid_Ebd
|| \

	)

268 ((
NODIVIDER
=
SAI_MaDivid_Dibd
))

277 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
((DIVIDER<15)

	)

286 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
((8 <(LENGTH)&& ((LENGTH<256))

	)

295 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
((1 <(LENGTH)&& ((LENGTH<128))

	)

305 
	#SAI_FS_SFme
 ((
ut32_t
)0x00000000)

	)

306 
	#I2S_FS_ChlIdtifiti
 ((
ut32_t
)
SAI_xFRCR_FSDEF
)

	)

307 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
(((DEFINITION=
SAI_FS_SFme
|| \

	)

308 ((
DEFINITION
=
I2S_FS_ChlIdtifiti
))

317 
	#SAI_FS_AiveLow
 ((
ut32_t
)0x00000000)

	)

318 
	#SAI_FS_AiveHigh
 ((
ut32_t
)
SAI_xFRCR_FSPO
)

	)

319 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
(((POLARITY=
SAI_FS_AiveLow
|| \

	)

320 ((
POLARITY
=
SAI_FS_AiveHigh
))

329 
	#SAI_FS_FB
 ((
ut32_t
)0x00000000)

	)

330 
	#SAI_FS_BefeFB
 ((
ut32_t
)
SAI_xFRCR_FSOFF
)

	)

331 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
(((OFFSET=
SAI_FS_FB
|| \

	)

332 ((
OFFSET
=
SAI_FS_BefeFB
))

340 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
((OFFSET<24)

	)

349 
	#SAI_SlSize_DaSize
 ((
ut32_t
)0x00000000)

	)

350 
	#SAI_SlSize_16b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

351 
	#SAI_SlSize_32b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

352 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
(((SIZE=
SAI_SlSize_DaSize
|| \

	)

353 ((
SIZE
=
SAI_SlSize_16b
) || \

354 ((
SIZE
=
SAI_SlSize_32b
))

363 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
((1 <(NUMBER)&& ((NUMBER<16))

	)

372 
	#SAI_Sl_NAive
 ((
ut32_t
)0x00000000)

	)

373 
	#SAI_SlAive_0
 ((
ut32_t
)0x00010000)

	)

374 
	#SAI_SlAive_1
 ((
ut32_t
)0x00020000)

	)

375 
	#SAI_SlAive_2
 ((
ut32_t
)0x00040000)

	)

376 
	#SAI_SlAive_3
 ((
ut32_t
)0x00080000)

	)

377 
	#SAI_SlAive_4
 ((
ut32_t
)0x00100000)

	)

378 
	#SAI_SlAive_5
 ((
ut32_t
)0x00200000)

	)

379 
	#SAI_SlAive_6
 ((
ut32_t
)0x00400000)

	)

380 
	#SAI_SlAive_7
 ((
ut32_t
)0x00800000)

	)

381 
	#SAI_SlAive_8
 ((
ut32_t
)0x01000000)

	)

382 
	#SAI_SlAive_9
 ((
ut32_t
)0x02000000)

	)

383 
	#SAI_SlAive_10
 ((
ut32_t
)0x04000000)

	)

384 
	#SAI_SlAive_11
 ((
ut32_t
)0x08000000)

	)

385 
	#SAI_SlAive_12
 ((
ut32_t
)0x10000000)

	)

386 
	#SAI_SlAive_13
 ((
ut32_t
)0x20000000)

	)

387 
	#SAI_SlAive_14
 ((
ut32_t
)0x40000000)

	)

388 
	#SAI_SlAive_15
 ((
ut32_t
)0x80000000)

	)

389 
	#SAI_SlAive_ALL
 ((
ut32_t
)0xFFFF0000)

	)

391 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
((ACTIVE!0)

	)

401 
	#SAI_MoMode
 ((
ut32_t
)
SAI_xCR1_MONO
)

	)

402 
	#SAI_SeoMode
 ((
ut32_t
)0x00000000)

	)

403 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
(((MODE=
SAI_MoMode
||\

	)

404 ((
MODE
=
SAI_SeoMode
))

413 
	#SAI_Ouut_NRd
 ((
ut32_t
)0x00000000)

	)

414 
	#SAI_Ouut_Rd
 ((
ut32_t
)
SAI_xCR2_TRIS
)

	)

415 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
(((STATE=
SAI_Ouut_NRd
||\

	)

416 ((
STATE
=
SAI_Ouut_Rd
))

425 
	#SAI_Thshd_FIFOEmy
 ((
ut32_t
)0x00000000)

	)

426 
	#SAI_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000001)

	)

427 
	#SAI_FIFOThshd_HfFu
 ((
ut32_t
)0x00000002)

	)

428 
	#SAI_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000003)

	)

429 
	#SAI_FIFOThshd_Fu
 ((
ut32_t
)0x00000004)

	)

430 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SAI_Thshd_FIFOEmy
|| \

	)

431 ((
THRESHOLD
=
SAI_FIFOThshd_1QurFu
) || \

432 ((
THRESHOLD
=
SAI_FIFOThshd_HfFu
) || \

433 ((
THRESHOLD
=
SAI_FIFOThshd_3QursFu
) || \

434 ((
THRESHOLD
=
SAI_FIFOThshd_Fu
))

443 
	#SAI_NoComndg
 ((
ut32_t
)0x00000000)

	)

444 
	#SAI_ULaw_1CPL_Comndg
 ((
ut32_t
)0x00008000)

	)

445 
	#SAI_ALaw_1CPL_Comndg
 ((
ut32_t
)0x0000C000)

	)

446 
	#SAI_ULaw_2CPL_Comndg
 ((
ut32_t
)0x0000A000)

	)

447 
	#SAI_ALaw_2CPL_Comndg
 ((
ut32_t
)0x0000E000)

	)

448 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
(((MODE=
SAI_NoComndg
|| \

	)

449 ((
MODE
=
SAI_ULaw_1CPL_Comndg
) || \

450 ((
MODE
=
SAI_ALaw_1CPL_Comndg
) || \

451 ((
MODE
=
SAI_ULaw_2CPL_Comndg
) || \

452 ((
MODE
=
SAI_ALaw_2CPL_Comndg
))

461 
	#SAI_ZoVue
 ((
ut32_t
)0x00000000)

	)

462 
	#SAI_LaStVue
 ((
ut32_t
)
SAI_xCR2_MUTEVAL
)

	)

463 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
(((VALUE=
SAI_ZoVue
|| \

	)

464 ((
VALUE
=
SAI_LaStVue
))

473 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
((COUNTER<63)

	)

483 
	#SAI_IT_OVRUDR
 ((
ut32_t
)
SAI_xIMR_OVRUDRIE
)

	)

484 
	#SAI_IT_MUTEDET
 ((
ut32_t
)
SAI_xIMR_MUTEDETIE
)

	)

485 
	#SAI_IT_WCKCFG
 ((
ut32_t
)
SAI_xIMR_WCKCFGIE
)

	)

486 
	#SAI_IT_FREQ
 ((
ut32_t
)
SAI_xIMR_FREQIE
)

	)

487 
	#SAI_IT_CNRDY
 ((
ut32_t
)
SAI_xIMR_CNRDYIE
)

	)

488 
	#SAI_IT_AFSDET
 ((
ut32_t
)
SAI_xIMR_AFSDETIE
)

	)

489 
	#SAI_IT_LFSDET
 ((
ut32_t
)
SAI_xIMR_LFSDETIE
)

	)

491 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
(((IT=
SAI_IT_OVRUDR
|| \

	)

492 ((
IT
=
SAI_IT_MUTEDET
) || \

493 ((
IT
=
SAI_IT_WCKCFG
) || \

494 ((
IT
=
SAI_IT_FREQ
) || \

495 ((
IT
=
SAI_IT_CNRDY
) || \

496 ((
IT
=
SAI_IT_AFSDET
) || \

497 ((
IT
=
SAI_IT_LFSDET
))

506 
	#SAI_FLAG_OVRUDR
 ((
ut32_t
)
SAI_xSR_OVRUDR
)

	)

507 
	#SAI_FLAG_MUTEDET
 ((
ut32_t
)
SAI_xSR_MUTEDET
)

	)

508 
	#SAI_FLAG_WCKCFG
 ((
ut32_t
)
SAI_xSR_WCKCFG
)

	)

509 
	#SAI_FLAG_FREQ
 ((
ut32_t
)
SAI_xSR_FREQ
)

	)

510 
	#SAI_FLAG_CNRDY
 ((
ut32_t
)
SAI_xSR_CNRDY
)

	)

511 
	#SAI_FLAG_AFSDET
 ((
ut32_t
)
SAI_xSR_AFSDET
)

	)

512 
	#SAI_FLAG_LFSDET
 ((
ut32_t
)
SAI_xSR_LFSDET
)

	)

514 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

515 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

516 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

517 ((
FLAG
=
SAI_FLAG_FREQ
) || \

518 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

519 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

520 ((
FLAG
=
SAI_FLAG_LFSDET
))

522 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

523 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

524 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

525 ((
FLAG
=
SAI_FLAG_FREQ
) || \

526 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

527 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

528 ((
FLAG
=
SAI_FLAG_LFSDET
))

536 
	#SAI_FIFOStus_Emy
 ((
ut32_t
)0x00000000)

	)

537 
	#SAI_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00010000)

	)

538 
	#SAI_FIFOStus_1QurFu
 ((
ut32_t
)0x00020000)

	)

539 
	#SAI_FIFOStus_HfFu
 ((
ut32_t
)0x00030000)

	)

540 
	#SAI_FIFOStus_3QursFu
 ((
ut32_t
)0x00040000)

	)

541 
	#SAI_FIFOStus_Fu
 ((
ut32_t
)0x00050000)

	)

543 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
(((STATUS=
SAI_FIFOStus_Less1QurFu
 ) || \

	)

544 ((
STATUS
=
SAI_FIFOStus_HfFu
) || \

545 ((
STATUS
=
SAI_FIFOStus_1QurFu
) || \

546 ((
STATUS
=
SAI_FIFOStus_3QursFu
) || \

547 ((
STATUS
=
SAI_FIFOStus_Fu
) || \

548 ((
STATUS
=
SAI_FIFOStus_Emy
))

562 
SAI_DeIn
(
SAI_TyDef
* 
SAIx
);

565 
SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
);

566 
SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

567 
SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
);

568 
SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
);

569 
SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

570 
SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
);

572 
SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

573 
SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
);

574 
SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
);

575 
SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
);

576 
SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

577 
SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
);

578 
SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
);

579 
SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
);

582 
SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
);

583 
ut32_t
 
SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
);

586 
SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

589 
SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
);

590 
FgStus
 
SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

591 
SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

592 
ITStus
 
SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

593 
SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

594 
FuniڮS
 
SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

595 
ut32_t
 
SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

597 #ifde
__lulus


	@inc/stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
|| \

	)

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
|| \

	)

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
|| \

	)

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
|| \

	)

166 ((
WIDE
=
SDIO_BusWide_8b
))

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
|| \

	)

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
|| \

	)

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
|| \

	)

260 ((
WAIT
=
SDIO_Wa_Pd
))

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
|| \

	)

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
|| \

	)

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
|| \

	)

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
|| \

	)

356 ((
MODE
=
SDIO_TnsrMode_Block
))

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
|| \

	)

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
|| \

	)

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
|| \

	)

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@inc/stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

136 ((
PERIPH
=
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
|| \

	)

144 ((
PERIPH
=
I2S3ext
))

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
|| \

	)

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
|| \

	)

170 ((
MODE
=
SPI_Mode_Sve
))

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
|| \

	)

182 ((
DATASIZE
=
SPI_DaSize_8b
))

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
|| \

	)

194 ((
CPOL
=
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
|| \

	)

206 ((
CPHA
=
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
|| \

	)

218 ((
NSS
=
SPI_NSS_Hd
))

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
|| \

	)

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
|| \

	)

254 ((
BIT
=
SPI_FB_LSB
))

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
|| \

	)

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
|| \

	)

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
|| \

	)

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
|| \

	)

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
&& \

	)

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
|| \

	)

351 ((
CPOL
=
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
|| \

	)

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
|| \

	)

397 ((
DIRECTION
=
SPI_Dei_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
|| \

	)

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
|| \

	)

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
|| \

	)

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@inc/stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

65 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

66 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

67 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

68 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
|| \

	)

71 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

72 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

73 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

74 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

75 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

76 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

77 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

78 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

79 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

80 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

90 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

91 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

92 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

93 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

94 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

95 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

96 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

97 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

98 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

99 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

100 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

101 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

102 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

103 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

104 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

105 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
|| \

	)

107 ((
PINSOURCE
=
EXTI_PSour1
) || \

108 ((
PINSOURCE
=
EXTI_PSour2
) || \

109 ((
PINSOURCE
=
EXTI_PSour3
) || \

110 ((
PINSOURCE
=
EXTI_PSour4
) || \

111 ((
PINSOURCE
=
EXTI_PSour5
) || \

112 ((
PINSOURCE
=
EXTI_PSour6
) || \

113 ((
PINSOURCE
=
EXTI_PSour7
) || \

114 ((
PINSOURCE
=
EXTI_PSour8
) || \

115 ((
PINSOURCE
=
EXTI_PSour9
) || \

116 ((
PINSOURCE
=
EXTI_PSour10
) || \

117 ((
PINSOURCE
=
EXTI_PSour11
) || \

118 ((
PINSOURCE
=
EXTI_PSour12
) || \

119 ((
PINSOURCE
=
EXTI_PSour13
) || \

120 ((
PINSOURCE
=
EXTI_PSour14
) || \

121 ((
PINSOURCE
=
EXTI_PSour15
))

130 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

131 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

132 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

133 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

135 #i
defed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

139 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

140 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

143 #i
defed
 (
STM32F40_41xxx
)

144 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

145 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

146 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

147 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

150 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

151 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

152 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

153 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

156 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

157 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

158 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

159 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

160 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

161 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

172 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

173 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

175 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
|| \

	)

176 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

188 
SYSCFG_DeIn
();

189 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

190 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

191 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

192 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

193 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

194 
FgStus
 
SYSCFG_GComntiClStus
();

196 #ifde
__lulus


	@inc/stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

221 ((
PERIPH
=
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
|| \

	)

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
|| \

	)

271 ((
MODE
=
TIM_OPMode_Rive
))

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

291 ((
CHANNEL
=
TIM_Chl_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
|| \

	)

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
|| \

	)

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
|| \

	)

338 ((
POLARITY
=
TIM_OCPެy_Low
))

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
|| \

	)

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
|| \

	)

362 ((
STATE
=
TIM_OuutS_Eb
))

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
|| \

	)

374 ((
STATE
=
TIM_OuutNS_Eb
))

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
|| \

	)

386 ((
CCX
=
TIM_CCx_Dib
))

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
|| \

	)

398 ((
CCXN
=
TIM_CCxN_Dib
))

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
|| \

	)

410 ((
STATE
=
TIM_Bak_Dib
))

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
|| \

	)

422 ((
POLARITY
=
TIM_BakPެy_High
))

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
|| \

	)

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
|| \

	)

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
|| \

	)

462 ((
STATE
=
TIM_OSSIS_Dib
))

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
|| \

	)

474 ((
STATE
=
TIM_OSSRS_Dib
))

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
|| \

	)

486 ((
STATE
=
TIM_OCIdS_Ret
))

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
|| \

	)

498 ((
STATE
=
TIM_OCNIdS_Ret
))

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
|| \

	)

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
|| \

	)

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
|| \

	)

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
|| \

	)

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
|| \

	)

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
|| \

	)

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
|| \

	)

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
|| \

	)

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
|| \

	)

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
|| \

	)

770 ((
ACTION
=
TIM_FdAi_InAive
))

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
|| \

	)

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
|| \

	)

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
|| \

	)

829 ((
STATE
=
TIM_OCPld_Dib
))

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
|| \

	)

841 ((
STATE
=
TIM_OCFa_Dib
))

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
|| \

	)

854 ((
STATE
=
TIM_OCCˬ_Dib
))

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
|| \

	)

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

887 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

888 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

889 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

890 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
|| \

	)

892 ((
MODE
=
TIM_SveMode_Ged
) || \

893 ((
MODE
=
TIM_SveMode_Trigg
) || \

894 ((
MODE
=
TIM_SveMode_Ex1
))

903 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

904 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
|| \

	)

906 ((
STATE
=
TIM_MaSveMode_Dib
))

914 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
=
TIM5_LSI
)||\

933 ((
TIM_REMAP
=
TIM5_LSE
)||\

934 ((
TIM_REMAP
=
TIM5_RTC
)||\

935 ((
TIM_REMAP
=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
=
TIM11_HSE
))

945 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
|| \

	)

958 ((
FLAG
=
TIM_FLAG_CC1
) || \

959 ((
FLAG
=
TIM_FLAG_CC2
) || \

960 ((
FLAG
=
TIM_FLAG_CC3
) || \

961 ((
FLAG
=
TIM_FLAG_CC4
) || \

962 ((
FLAG
=
TIM_FLAG_COM
) || \

963 ((
FLAG
=
TIM_FLAG_Trigg
) || \

964 ((
FLAG
=
TIM_FLAG_Bak
) || \

965 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
=
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

996 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

997 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

998 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

999 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1000 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1001 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1002 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1003 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1004 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1005 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1006 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1007 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1008 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1009 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1010 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1011 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1012 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1013 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1026 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1027 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1028 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1029 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1030 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1031 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1032 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1033 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1034 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1035 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1036 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1037 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1038 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1039 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1043 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1044 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1045 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1046 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1049 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1050 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1051 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1052 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1053 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1054 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1055 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1056 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1058 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1059 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1060 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1062 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1063 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1064 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1066 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1067 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1068 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1071 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1072 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1073 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1074 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1075 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1076 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1080 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1081 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1082 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1083 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1084 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1085 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1086 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1087 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1088 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1089 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1090 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1094 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1095 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1097 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1101 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1102 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1103 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1105 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1106 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1107 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1108 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1111 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1112 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1113 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1114 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1115 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1116 
ut16_t
 
ExtTRGFr
);

1117 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1121 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1126 
ut16_t
 
ExtTRGFr
);

1129 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1130 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1131 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1134 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1136 #ifde
__lulus


	@inc/stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
))

119 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
) || \

122 ((
PERIPH
=
USART6
))

128 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

129 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
|| \

	)

132 ((
LENGTH
=
USART_WdLgth_9b
))

141 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

142 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

143 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

144 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
|| \

	)

146 ((
STOPBITS
=
USART_StBs_0_5
) || \

147 ((
STOPBITS
=
USART_StBs_2
) || \

148 ((
STOPBITS
=
USART_StBs_1_5
))

157 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

158 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

159 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
|| \

	)

161 ((
PARITY
=
USART_Py_Ev
) || \

162 ((
PARITY
=
USART_Py_Odd
))

171 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

181 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

182 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

183 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

184 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

186 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

187 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

197 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

198 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
|| \

	)

200 ((
CLOCK
=
USART_Clock_Eb
))

209 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

233 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

234 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
|| \

	)

236 ((
LASTBIT
=
USART_LaB_Eb
))

245 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

250 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

255 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

267 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

268 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

269 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

270 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

271 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

272 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

273 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

274 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

275 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

276 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
|| \

	)

277 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

286 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

298 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
|| \

	)

301 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

310 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

311 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
\

	)

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

323 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

324 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
|| \

	)

326 ((
MODE
=
USART_IrDAMode_Nm
))

335 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
|| \

	)

346 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

347 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

348 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

349 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

369 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

372 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

373 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

374 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

375 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

376 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

377 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

378 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

382 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

383 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

386 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

387 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

388 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

392 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

396 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

399 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

404 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

408 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

411 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

412 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

413 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

414 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

415 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 #ifde
__lulus


	@inc/stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
|| \

	)

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

118 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

121 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

125 
	}
}

136 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

138 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

142 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

143 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

145 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

148 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

149 
tm
 = (0x4 - 
tmriܙy
);

150 
tmpsub
 =mpsub >> 
tmriܙy
;

152 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

153 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

155 
tmriܙy
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

160 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

167 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

183 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

184 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

186 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

202 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 i(
NewS
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowMode
;

211 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

213 
	}
}

223 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

226 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

227 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

235 
	}
}

	@misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

86 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

87 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
|| \

	)

89 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
|| \

	)

102 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

114 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

116 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

118 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

120 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
|| \

	)

124 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
|| \

	)

146 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

158 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

159 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

160 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

161 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

162 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

164 #ifde
__lulus


	@src/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

118 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

121 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

125 
	}
}

136 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

138 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

142 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

143 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

145 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

148 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

149 
tm
 = (0x4 - 
tmriܙy
);

150 
tmpsub
 =mpsub >> 
tmriܙy
;

152 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

153 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

155 
tmriܙy
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

160 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

167 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

183 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

184 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

186 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

202 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 i(
NewS
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowMode
;

211 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

213 
	}
}

223 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

226 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

227 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

235 
	}
}

	@src/ringbuf.c

25 
	~<dbo.h
>

26 
	~<dt.h
>

28 
	~"c/rgbuf.h
"

29 
	~"m32f4xx.h
"

42 #ide
NULL


43 
	#NULL
 ((*)0)

	)

63 
	$UpdeIndexAtomic
(vީ
ut32_t
 *
pui32V
, ut32_
ui32D
,

64 
ut32_t
 
ui32Size
)

67 
bo
 
bIsOff
;

76 *
pui32V
 +
ui32D
;

84 *
pui32V
 >
ui32Size
)

86 *
pui32V
 -
ui32Size
;

93 
	}
}

110 
bo


111 
	$RgBufFu
(
tRgBufObje
 *
psRgBuf
)

113 
ut32_t
 
ui32Wre
;

114 
ut32_t
 
ui32Rd
;

124 
ui32Wre
 = 
psRgBuf
->
ui32WreIndex
;

125 
ui32Rd
 = 
psRgBuf
->
ui32RdIndex
;

130 ((((
ui32Wre
 + 1% 
psRgBuf
->
ui32Size
=
ui32Rd
? 
ue
 :

131 
l
);

132 
	}
}

149 
bo


150 
	$RgBufEmy
(
tRgBufObje
 *
psRgBuf
)

152 
ut32_t
 
ui32Wre
;

153 
ut32_t
 
ui32Rd
;

163 
ui32Wre
 = 
psRgBuf
->
ui32WreIndex
;

164 
ui32Rd
 = 
psRgBuf
->
ui32RdIndex
;

169 ((
ui32Wre
 =
ui32Rd
? 
ue
 : 
l
);

170 
	}
}

184 
	$RgBufFlush
(
tRgBufObje
 *
psRgBuf
)

186 
bo
 
bIsOff
;

197 
bIsOff
=0;

198 
psRgBuf
->
ui32RdIndex
 =sRgBuf->
ui32WreIndex
;

200 
	}
}

213 
ut32_t


214 
	$RgBufUd
(
tRgBufObje
 *
psRgBuf
)

216 
ut32_t
 
ui32Wre
;

217 
ut32_t
 
ui32Rd
;

227 
ui32Wre
 = 
psRgBuf
->
ui32WreIndex
;

228 
ui32Rd
 = 
psRgBuf
->
ui32RdIndex
;

233 ((
ui32Wre
 >
ui32Rd
) ? (ui32Write - ui32Read) :

234 (
psRgBuf
->
ui32Size
 - (
ui32Rd
 - 
ui32Wre
)));

235 
	}
}

248 
ut32_t


249 
	$RgBufFe
(
tRgBufObje
 *
psRgBuf
)

259 ((
psRgBuf
->
ui32Size
 - 1- 
	`RgBufUd
(psRingBuf));

260 
	}
}

276 
ut32_t


277 
	$RgBufCtigUd
(
tRgBufObje
 *
psRgBuf
)

279 
ut32_t
 
ui32Wre
;

280 
ut32_t
 
ui32Rd
;

290 
ui32Wre
 = 
psRgBuf
->
ui32WreIndex
;

291 
ui32Rd
 = 
psRgBuf
->
ui32RdIndex
;

296 ((
ui32Wre
 >
ui32Rd
) ? (ui32Write - ui32Read) :

297 (
psRgBuf
->
ui32Size
 - 
ui32Rd
));

298 
	}
}

313 
ut32_t


314 
	$RgBufCtigFe
(
tRgBufObje
 *
psRgBuf
)

316 
ut32_t
 
ui32Wre
;

317 
ut32_t
 
ui32Rd
;

327 
ui32Wre
 = 
psRgBuf
->
ui32WreIndex
;

328 
ui32Rd
 = 
psRgBuf
->
ui32RdIndex
;

333 if(
ui32Rd
 > 
ui32Wre
)

340 ((
ui32Rd
 - 
ui32Wre
) - 1);

351 (
psRgBuf
->
ui32Size
 - 
ui32Wre
 - ((
ui32Rd
 == 0) ? 1 : 0));

353 
	}
}

366 
ut32_t


367 
	$RgBufSize
(
tRgBufObje
 *
psRgBuf
)

377 (
psRgBuf
->
ui32Size
);

378 
	}
}

391 
ut8_t


392 
	$RgBufRdO
(
tRgBufObje
 *
psRgBuf
)

394 
ut8_t
 
ui8Temp
;

409 
ui8Temp
 = 
psRgBuf
->
pui8Buf
[psRgBuf->
ui32RdIndex
];

414 
	`UpdeIndexAtomic
(&
psRgBuf
->
ui32RdIndex
, 1,sRgBuf->
ui32Size
);

419 (
ui8Temp
);

420 
	}
}

436 
	$RgBufRd
(
tRgBufObje
 *
psRgBuf
, 
ut8_t
 *
pui8Da
, 
ut32_t
 
ui32Lgth
)

438 
ut32_t
 
ui32Temp
;

455 
ui32Temp
 = 0; ui32Tem< 
ui32Lgth
; ui32Temp++)

457 
pui8Da
[
ui32Temp
] = 
	`RgBufRdO
(
psRgBuf
);

459 
	}
}

478 
	$RgBufAdvRd
(
tRgBufObje
 *
psRgBuf
, 
ut32_t
 
ui32NumBys
)

480 
ut32_t
 
ui32Cou
;

491 
ui32Cou
 = 
	`RgBufUd
(
psRgBuf
);

492 
ui32Cou
 = (ui32Cou < 
ui32NumBys
) ? ui32Count : ui32NumBytes;

497 
	`UpdeIndexAtomic
(&
psRgBuf
->
ui32RdIndex
, 
ui32Cou
,

498 
psRgBuf
->
ui32Size
);

499 
	}
}

520 
	$RgBufAdvWre
(
tRgBufObje
 *
psRgBuf
,

521 
ut32_t
 
ui32NumBys
)

523 
ut32_t
 
ui32Cou
;

524 
bo
 
bIsOff
;

539 
ui32Cou
 = 
	`RgBufFe
(
psRgBuf
);

551 
psRgBuf
->
ui32WreIndex
 +
ui32NumBys
;

556 if(
psRgBuf
->
ui32WreIndex
 >psRgBuf->
ui32Size
)

558 
psRgBuf
->
ui32WreIndex
 -psRgBuf->
ui32Size
;

564 if(
ui32Cou
 < 
ui32NumBys
)

570 
psRgBuf
->
ui32RdIndex
 =sRgBuf->
ui32WreIndex
 + 1;

575 if(
psRgBuf
->
ui32RdIndex
 >psRgBuf->
ui32Size
)

577 
psRgBuf
->
ui32RdIndex
 -psRgBuf->
ui32Size
;

585 
	}
}

600 
	$RgBufWreO
(
tRgBufObje
 *
psRgBuf
, 
ut8_t
 
ui8Da
)

615 
psRgBuf
->
pui8Buf
[psRgBuf->
ui32WreIndex
] = 
ui8Da
;

620 
	`UpdeIndexAtomic
(&
psRgBuf
->
ui32WreIndex
, 1,sRgBuf->
ui32Size
);

621 
	}
}

637 
	$RgBufWre
(
tRgBufObje
 *
psRgBuf
, 
ut8_t
 *
pui8Da
,

638 
ut32_t
 
ui32Lgth
)

640 
ut32_t
 
ui32Temp
;

657 
ui32Temp
 = 0; ui32Tem< 
ui32Lgth
; ui32Temp++)

659 
	`RgBufWreO
(
psRgBuf
, 
pui8Da
[
ui32Temp
]);

661 
	}
}

677 
	$RgBufIn
(
tRgBufObje
 *
psRgBuf
,vީ
ut8_t
 *
pui8Buf
,

678 
ut32_t
 
ui32Size
)

690 
psRgBuf
->
ui32Size
 = ui32Size;

691 
psRgBuf
->
pui8Buf
 =ui8Buf;

692 
psRgBuf
->
ui32WreIndex
 =sRgBuf->
ui32RdIndex
 = 0;

693 
	}
}

	@src/stm32f4xx_adc.c

106 
	~"m32f4xx_adc.h
"

107 
	~"m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn
()

216 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

237 
ut32_t
 
tmeg1
 = 0;

238 
ut8_t
 
tmeg2
 = 0;

240 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

244 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

245 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

246 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

247 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

251 
tmeg1
 = 
ADCx
->
CR1
;

254 
tmeg1
 &
CR1_CLEAR_MASK
;

259 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

260 
ADC_InSu
->
ADC_Resuti
);

262 
ADCx
->
CR1
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
CR2
;

268 
tmeg1
 &
CR2_CLEAR_MASK
;

276 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

277 
ADC_InSu
->
ADC_ExTrigCv
 |

278 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

279 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

282 
ADCx
->
CR2
 = 
tmeg1
;

285 
tmeg1
 = 
ADCx
->
SQR1
;

288 
tmeg1
 &
SQR1_L_RESET
;

292 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

293 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

296 
ADCx
->
SQR1
 = 
tmeg1
;

297 
	}
}

310 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

313 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

316 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

319 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

322 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

325 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

328 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

331 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

332 
	}
}

341 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

343 
ut32_t
 
tmeg1
 = 0;

345 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

346 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

347 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

348 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

351 
tmeg1
 = 
ADC
->
CCR
;

354 
tmeg1
 &
CR_CLEAR_MASK
;

362 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

363 
ADC_CommInSu
->
ADC_Psr
 |

364 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

365 
ADC_CommInSu
->
ADC_TwoSamgDay
);

368 
ADC
->
CCR
 = 
tmeg1
;

369 
	}
}

377 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

380 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

383 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

386 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

389 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

457 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

463 
tmeg
 = 
ADCx
->
CR1
;

466 
tmeg
 &
CR1_AWDMode_RESET
;

469 
tmeg
 |
ADC_AlogWchdog
;

472 
ADCx
->
CR1
 = 
tmeg
;

473 
	}
}

484 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

485 
ut16_t
 
LowThshd
)

488 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

490 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

493 
ADCx
->
HTR
 = 
HighThshd
;

496 
ADCx
->
LTR
 = 
LowThshd
;

497 
	}
}

525 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

527 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

533 
tmeg
 = 
ADCx
->
CR1
;

536 
tmeg
 &
CR1_AWDCH_RESET
;

539 
tmeg
 |
ADC_Chl
;

542 
ADCx
->
CR1
 = 
tmeg
;

543 
	}
}

589 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

592 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 i(
NewS
 !
DISABLE
)

596 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 i(
NewS
 !
DISABLE
)

622 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

717 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

722 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

725 i(
ADC_Chl
 > 
ADC_Chl_9
)

728 
tmeg1
 = 
ADCx
->
SMPR1
;

731 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

734 
tmeg1
 &~
tmeg2
;

737 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

740 
tmeg1
 |
tmeg2
;

743 
ADCx
->
SMPR1
 = 
tmeg1
;

748 
tmeg1
 = 
ADCx
->
SMPR2
;

751 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

754 
tmeg1
 &~
tmeg2
;

757 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

760 
tmeg1
 |
tmeg2
;

763 
ADCx
->
SMPR2
 = 
tmeg1
;

766 i(
Rk
 < 7)

769 
tmeg1
 = 
ADCx
->
SQR3
;

772 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

775 
tmeg1
 &~
tmeg2
;

778 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

781 
tmeg1
 |
tmeg2
;

784 
ADCx
->
SQR3
 = 
tmeg1
;

787 i(
Rk
 < 13)

790 
tmeg1
 = 
ADCx
->
SQR2
;

793 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

796 
tmeg1
 &~
tmeg2
;

799 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

802 
tmeg1
 |
tmeg2
;

805 
ADCx
->
SQR2
 = 
tmeg1
;

811 
tmeg1
 = 
ADCx
->
SQR1
;

814 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

817 
tmeg1
 &~
tmeg2
;

820 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

823 
tmeg1
 |
tmeg2
;

826 
ADCx
->
SQR1
 = 
tmeg1
;

828 
	}
}

835 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

838 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

851 
FgStus
 
bus
 = 
RESET
;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

859 
bus
 = 
SET
;

864 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

879 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

907 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

910 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

932 
ut32_t
 
tmeg1
 = 0;

933 
ut32_t
 
tmeg2
 = 0;

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

940 
tmeg1
 = 
ADCx
->
CR1
;

943 
tmeg1
 &
CR1_DISCNUM_RESET
;

946 
tmeg2
 = 
Numb
 - 1;

947 
tmeg1
 |
tmeg2
 << 13;

950 
ADCx
->
CR1
 = 
tmeg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

965 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

968 i(
NewS
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

988 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ut16_t

ADCx
->
DR
;

992 
	}
}

1006 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1009  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1055 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1057 i(
NewS
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1079 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1106 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1107 i(
NewS
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1192 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1196 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1197 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1199 i(
ADC_Chl
 > 
ADC_Chl_9
)

1202 
tmeg1
 = 
ADCx
->
SMPR1
;

1204 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 &~
tmeg2
;

1208 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1210 
tmeg1
 |
tmeg2
;

1212 
ADCx
->
SMPR1
 = 
tmeg1
;

1217 
tmeg1
 = 
ADCx
->
SMPR2
;

1219 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 &~
tmeg2
;

1223 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1225 
tmeg1
 |
tmeg2
;

1227 
ADCx
->
SMPR2
 = 
tmeg1
;

1231 
tmeg1
 = 
ADCx
->
JSQR
;

1233 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 &~
tmeg2
;

1239 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1241 
tmeg1
 |
tmeg2
;

1243 
ADCx
->
JSQR
 = 
tmeg1
;

1244 
	}
}

1253 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1255 
ut32_t
 
tmeg1
 = 0;

1256 
ut32_t
 
tmeg2
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1262 
tmeg1
 = 
ADCx
->
JSQR
;

1265 
tmeg1
 &
JSQR_JL_RESET
;

1268 
tmeg2
 = 
Lgth
 - 1;

1269 
tmeg1
 |
tmeg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tmeg1
;

1273 
	}
}

1288 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1290 
__IO
 
ut32_t
 
tmp
 = 0;

1292 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1294 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1296 
tmp
 = (
ut32_t
)
ADCx
;

1297 
tmp
 +
ADC_InjeedChl
;

1300 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1301 
	}
}

1326 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1328 
ut32_t
 
tmeg
 = 0;

1330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1334 
tmeg
 = 
ADCx
->
CR2
;

1337 
tmeg
 &
CR2_JEXTSEL_RESET
;

1340 
tmeg
 |
ADC_ExTrigInjecCv
;

1343 
ADCx
->
CR2
 = 
tmeg
;

1344 
	}
}

1360 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1362 
ut32_t
 
tmeg
 = 0;

1364 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1367 
tmeg
 = 
ADCx
->
CR2
;

1369 
tmeg
 &
CR2_JEXTEN_RESET
;

1371 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1373 
ADCx
->
CR2
 = 
tmeg
;

1374 
	}
}

1381 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1384 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1396 
FgStus
 
bus
 = 
RESET
;

1398 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1404 
bus
 = 
SET
;

1409 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1423 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1428 i(
NewS
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1454 i(
NewS
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1479 
__IO
 
ut32_t
 
tmp
 = 0;

1482 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1485 
tmp
 = (
ut32_t
)
ADCx
;

1486 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1489  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1490 
	}
}

1584 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1586 
ut32_t
 
mask
 = 0;

1588 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1590 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
mask
 = (
ut8_t
)
ADC_IT
;

1594 
mask
 = (
ut32_t
)0x01 << itmask;

1596 i(
NewS
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
mask
;

1604 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1606 
	}
}

1621 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1623 
FgStus
 
bus
 = 
RESET
;

1625 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1632 
bus
 = 
SET
;

1637 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1656 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1679 
ITStus
 
bus
 = 
RESET
;

1680 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1683 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
mask
 = 
ADC_IT
 >> 8;

1690 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1693 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1696 
bus
 = 
SET
;

1701 
bus
 = 
RESET
;

1704  
bus
;

1705 
	}
}

1718 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1720 
ut8_t
 
mask
 = 0;

1722 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1728 
	}
}

	@src/stm32f4xx_can.c

84 
	~"m32f4xx_n.h
"

85 
	~"m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

102 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

105 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

108 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

134 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

166 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

169 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

171 i(
CANx
 =
CAN1
)

174 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

176 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

181 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

185 
	}
}

196 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

198 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

199 
ut32_t
 
wa_ack
 = 0x00000000;

201 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

204 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

205 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

208 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

209 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

210 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

211 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

212 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

215 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

218 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

221 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

223 
wa_ack
++;

227 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
InStus
 = 
CAN_InStus_Faed
;

234 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

236 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

240 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

244 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

246 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

250 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

254 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

260 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

264 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_NART
;

270 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

274 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

280 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

284 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

294 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

295 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

296 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

297 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

298 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

301 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

304 
wa_ack
 = 0;

306 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

308 
wa_ack
++;

312 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

314 
InStus
 = 
CAN_InStus_Faed
;

318 
InStus
 = 
CAN_InStus_Sucss
 ;

323  
InStus
;

324 
	}
}

333 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

335 
ut32_t
 
fr_numb_b_pos
 = 0;

337 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

338 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

339 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

340 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

343 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

346 
CAN1
->
FMR
 |
FMR_FINIT
;

349 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

355 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

359 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

360 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

361 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

365 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

366 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

367 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

370 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

373 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

379 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

380 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

381 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

385 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

388 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

393 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

397 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

400 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

403 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

406 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

410 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

412 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

424 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

429 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

432 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

435 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

438 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

441 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

444 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

447 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

450 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

453 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

456 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

459 
CAN_InSu
->
CAN_Psr
 = 1;

460 
	}
}

467 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

470 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

473 
CAN1
->
FMR
 |
FMR_FINIT
;

476 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

477 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

480 
CAN1
->
FMR
 &~
FMR_FINIT
;

481 
	}
}

492 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

498 i(
NewS
 !
DISABLE
)

501 
CANx
->
MCR
 |
MCR_DBF
;

506 
CANx
->
MCR
 &~
MCR_DBF
;

508 
	}
}

522 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

533 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

534 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

535 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

540 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

543 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

544 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

545 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

547 
	}
}

576 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

578 
ut8_t
 
sm_mabox
 = 0;

580 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

581 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

582 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

583 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

586 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

588 
sm_mabox
 = 0;

590 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

592 
sm_mabox
 = 1;

594 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

596 
sm_mabox
 = 2;

600 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

603 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

607 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

609 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

610 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

611 
TxMesge
->
RTR
);

615 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

616 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

617 
TxMesge
->
IDE
 | \

618 
TxMesge
->
RTR
);

622 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

624 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[0]));

631 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

632 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

633 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

634 ((
ut32_t
)
TxMesge
->
Da
[4]));

636 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

638  
sm_mabox
;

639 
	}
}

648 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

650 
ut32_t
 
e
 = 0;

653 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

656 
TnsmMabox
)

658 (
CAN_TXMAILBOX_0
):

659 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

661 (
CAN_TXMAILBOX_1
):

662 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

664 (
CAN_TXMAILBOX_2
):

665 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

668 
e
 = 
CAN_TxStus_Faed
;

671 
e
)

674 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

677 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

679 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

681 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

686 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

688 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

690 : 
e
 = 
CAN_TxStus_Faed
;

693  (
ut8_t

e
;

694 
	}
}

702 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

705 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

706 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

708 
Mabox
)

710 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

712 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

714 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

719 
	}
}

749 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

752 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

753 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

755 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

756 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

758 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

762 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

765 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

767 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

769 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

771 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

772 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

773 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

774 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

775 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

776 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

777 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

778 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

781 i(
FIFONumb
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

801 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

802 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

804 i(
FIFONumb
 =
CAN_FIFO0
)

806 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

811 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

813 
	}
}

821 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

823 
ut8_t
 
mesge_ndg
=0;

825 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

827 i(
FIFONumb
 =
CAN_FIFO0
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

831 i(
FIFONumb
 =
CAN_FIFO1
)

833 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

837 
mesge_ndg
 = 0;

839  
mesge_ndg
;

840 
	}
}

871 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

873 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

876 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

879 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

882 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

885 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

888 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

890 
timeout
--;

892 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

894 
us
 = 
CAN_ModeStus_Faed
;

898 
us
 = 
CAN_ModeStus_Sucss
;

901 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

904 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

907 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

909 
timeout
--;

911 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

913 
us
 = 
CAN_ModeStus_Faed
;

917 
us
 = 
CAN_ModeStus_Sucss
;

920 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

923 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

926 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

928 
timeout
--;

930 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

932 
us
 = 
CAN_ModeStus_Faed
;

936 
us
 = 
CAN_ModeStus_Sucss
;

941 
us
 = 
CAN_ModeStus_Faed
;

944  (
ut8_t

us
;

945 
	}
}

952 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

954 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

957 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

963 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

966 
pus
 = 
CAN_S˕_Ok
;

969  (
ut8_t
)
pus
;

970 
	}
}

977 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

979 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

980 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

983 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

986 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

989 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

991 
wa_ak
--;

993 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

996 
wakeupus
 = 
CAN_WakeUp_Ok
;

999  (
ut8_t
)
wakeupus
;

1000 
	}
}

1039 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1041 
ut8_t
 
rcode
=0;

1044 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1050  
rcode
;

1051 
	}
}

1064 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1066 
ut8_t
 
cou
=0;

1069 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1072 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1075  
cou
;

1076 
	}
}

1084 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1086 
ut8_t
 
cou
=0;

1089 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1092 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1095  
cou
;

1096 
	}
}

1289 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1292 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1293 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1296 i(
NewS
 !
DISABLE
)

1299 
CANx
->
IER
 |
CAN_IT
;

1304 
CANx
->
IER
 &~
CAN_IT
;

1306 
	}
}

1329 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1331 
FgStus
 
bus
 = 
RESET
;

1334 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1335 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1338 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1341 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1344 
bus
 = 
SET
;

1349 
bus
 = 
RESET
;

1352 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1355 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1358 
bus
 = 
SET
;

1363 
bus
 = 
RESET
;

1366 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1369 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1372 
bus
 = 
SET
;

1377 
bus
 = 
RESET
;

1380 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1383 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1386 
bus
 = 
SET
;

1391 
bus
 = 
RESET
;

1397 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1409  
bus
;

1410 
	}
}

1429 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1431 
ut32_t
 
agtmp
=0;

1433 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1434 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1436 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1439 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1443 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1445 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1448 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1450 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1453 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1455 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1458 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1463 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1466 
	}
}

1489 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1491 
ITStus
 
us
 = 
RESET
;

1493 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1494 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1497 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1500 
CAN_IT
)

1502 
CAN_IT_TME
:

1504 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1506 
CAN_IT_FMP0
:

1508 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1510 
CAN_IT_FF0
:

1512 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1514 
CAN_IT_FOV0
:

1516 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1518 
CAN_IT_FMP1
:

1520 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1522 
CAN_IT_FF1
:

1524 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1526 
CAN_IT_FOV1
:

1528 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1530 
CAN_IT_WKU
:

1532 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1534 
CAN_IT_SLK
:

1536 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1538 
CAN_IT_EWG
:

1540 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1542 
CAN_IT_EPV
:

1544 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1546 
CAN_IT_BOF
:

1548 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1550 
CAN_IT_LEC
:

1552 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1554 
CAN_IT_ERR
:

1556 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1560 
us
 = 
RESET
;

1567 
us
 = 
RESET
;

1571  
us
;

1572 
	}
}

1593 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1596 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1597 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1599 
CAN_IT
)

1601 
CAN_IT_TME
:

1603 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1605 
CAN_IT_FF0
:

1607 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1609 
CAN_IT_FOV0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1613 
CAN_IT_FF1
:

1615 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1617 
CAN_IT_FOV1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1621 
CAN_IT_WKU
:

1623 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1625 
CAN_IT_SLK
:

1627 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1629 
CAN_IT_EWG
:

1631 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1634 
CAN_IT_EPV
:

1636 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1639 
CAN_IT_BOF
:

1641 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1644 
CAN_IT_LEC
:

1646 
CANx
->
ESR
 = 
RESET
;

1648 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1650 
CAN_IT_ERR
:

1652 
CANx
->
ESR
 = 
RESET
;

1654 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1660 
	}
}

1671 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1673 
ITStus
 
ndgbus
 = 
RESET
;

1675 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1678 
ndgbus
 = 
SET
;

1683 
ndgbus
 = 
RESET
;

1685  
ndgbus
;

1686 
	}
}

	@src/stm32f4xx_crc.c

29 
	~"m32f4xx_c.h
"

56 
	$CRC_RetDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

69 
CRC
->
DR
 = 
Da
;

71  (
CRC
->
DR
);

72 
	}
}

80 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

82 
ut32_t
 
dex
 = 0;

84 
dex
 = 0; index < 
BufrLgth
; index++)

86 
CRC
->
DR
 = 
pBufr
[
dex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
ut32_t
 
	$CRC_GCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

108 
CRC
->
IDR
 = 
IDVue
;

109 
	}
}

116 
ut8_t
 
	$CRC_GIDRegi
()

118  (
CRC
->
IDR
);

119 
	}
}

	@src/stm32f4xx_cryp.c

164 
	~"m32f4xx_yp.h
"

165 
	~"m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

219 
	$CRYP_DeIn
()

222 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

238 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

239 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

240 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

251 i((
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

266 
	}
}

274 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

277 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

280 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

286 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

317 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

322 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

324 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

349 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

350 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

352 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
)

367 { 
ut32_t
 
mp
 = 0;

370 
	`as_m
(
	`IS_CRYP_PHASE
(
CRYP_Pha
));

373 
mp
 = 
CRYP
->
CR
;

376 
mp
 &(
ut32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
mp
 |(
ut32_t
)
CRYP_Pha
;

381 
CRYP
->
CR
 = 
mp
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

408 i(
NewS
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_DaIn
(
ut32_t
 
Da
)

448 
CRYP
->
DR
 = 
Da
;

449 
	}
}

456 
ut32_t
 
	$CRYP_DaOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

498 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

500 
__IO
 
ut32_t
 
timeout
 = 0;

501 
ut32_t
 
ckeckmask
 = 0, 
bus
;

502 
EStus
 
us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

511 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

527 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

529 
us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_CڋxtSave
->
CR_CutCfig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

555 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

556 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

557 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

558 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

559 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

560 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

561 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

564 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
us
 = 
SUCCESS
;

588  
us
;

589 
	}
}

602 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

606 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_CutCfig
;

609 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

684 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

687 i(
NewS
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

829 
ITStus
 
bus
 = 
RESET
;

831 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

837 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

853 
FuniڮS
 
	$CRYP_GCmdStus
()

855 
FuniڮS
 
e
 = 
DISABLE
;

857 i((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
e
 = 
ENABLE
;

865 
e
 = 
DISABLE
;

867  
e
;

868 
	}
}

883 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

885 
FgStus
 
bus
 = 
RESET
;

886 
ut32_t
 
meg
 = 0;

889 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
meg
 = 
CRYP
->
RISR
;

898 
meg
 = 
CRYP
->
SR
;

903 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

906 
bus
 = 
SET
;

911 
bus
 = 
RESET
;

915  
bus
;

916 
	}
}

	@src/stm32f4xx_cryp_aes.c

55 
	~"m32f4xx_yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

106 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

107 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

109 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

110 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

111 
__IO
 
ut32_t
 
cou
 = 0;

112 
ut32_t
 
busyus
 = 0;

113 
EStus
 
us
 = 
SUCCESS
;

114 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

115 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

116 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

117 
ut32_t
 
i
 = 0;

120 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

122 
Keysize
)

125 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

178 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

180 
	`CRYP_In
(&
AES_CRYP_InSuu
);

183 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

192 
cou
++;

193 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

195 i(
busyus
 !
RESET
)

197 
us
 = 
ERROR
;

202 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

209 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

212 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

215 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

217 
	`CRYP_In
(&
AES_CRYP_InSuu
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GCmdStus
(=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

236 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

237 
puddr
+=4;

238 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

239 
puddr
+=4;

240 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

241 
puddr
+=4;

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

246 
cou
 = 0;

249 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

250 
cou
++;

251 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

253 i(
busyus
 !
RESET
)

255 
us
 = 
ERROR
;

261 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

262 
ouuddr
+=4;

263 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

264 
ouuddr
+=4;

265 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

266 
ouuddr
+=4;

267 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

268 
ouuddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
us
;

276 
	}
}

294 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

295 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

296 
ut8_t
 *
Ouut
)

298 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

299 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

300 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

301 
__IO
 
ut32_t
 
cou
 = 0;

302 
ut32_t
 
busyus
 = 0;

303 
EStus
 
us
 = 
SUCCESS
;

304 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

305 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

306 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

307 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

308 
ut32_t
 
i
 = 0;

311 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

313 
Keysize
)

316 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

326 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

340 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

379 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

382 
	`CRYP_In
(&
AES_CRYP_InSuu
);

385 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

394 
cou
++;

395 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

397 i(
busyus
 !
RESET
)

399 
us
 = 
ERROR
;

404 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

410 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

413 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

415 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

417 
	`CRYP_In
(&
AES_CRYP_InSuu
);

420 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GCmdStus
(=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

439 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

440 
puddr
+=4;

441 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

442 
puddr
+=4;

443 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

444 
puddr
+=4;

445 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

446 
puddr
+=4;

448 
cou
 = 0;

451 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

452 
cou
++;

453 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

455 i(
busyus
 !
RESET
)

457 
us
 = 
ERROR
;

463 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

464 
ouuddr
+=4;

465 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

466 
ouuddr
+=4;

467 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

468 
ouuddr
+=4;

469 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

470 
ouuddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
us
;

478 
	}
}

496 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

497 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

498 
ut8_t
 *
Ouut
)

500 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

501 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

502 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

503 
__IO
 
ut32_t
 
cou
 = 0;

504 
ut32_t
 
busyus
 = 0;

505 
EStus
 
us
 = 
SUCCESS
;

506 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

507 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

508 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

509 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

510 
ut32_t
 
i
 = 0;

513 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

515 
Keysize
)

518 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

528 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

572 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

584 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

586 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

588 
	`CRYP_In
(&
AES_CRYP_InSuu
);

591 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GCmdStus
(=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

610 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

611 
puddr
+=4;

612 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

613 
puddr
+=4;

614 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

615 
puddr
+=4;

616 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

617 
puddr
+=4;

619 
cou
 = 0;

622 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

623 
cou
++;

624 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

626 i(
busyus
 !
RESET
)

628 
us
 = 
ERROR
;

634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

635 
ouuddr
+=4;

636 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

637 
ouuddr
+=4;

638 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

639 
ouuddr
+=4;

640 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

641 
ouuddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
us
;

648 
	}
}

670 
EStus
 
	$CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

671 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

672 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

673 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

674 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
)

676 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

677 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

678 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

679 
__IO
 
ut32_t
 
cou
 = 0;

680 
ut32_t
 
busyus
 = 0;

681 
EStus
 
us
 = 
SUCCESS
;

682 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

683 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

684 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

685 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

686 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

687 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

688 
ut64_t
 
hdngth
 = 
HLgth
 * 8;

689 
ut64_t
 
pugth
 = 
ILgth
 * 8;

690 
ut32_t
 
locou
 = 0;

693 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

695 
Keysize
)

698 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

708 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

722 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

762 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

765 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

766 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

768 
	`CRYP_In
(&
AES_CRYP_InSuu
);

772 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GCmdStus
(=
ENABLE
)

783 if(
HLgth
 != 0)

786 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GCmdStus
(=
DISABLE
)

795 (
ERROR
);

798 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

801 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

806 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

807 
hdaddr
+=4;

808 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

809 
hdaddr
+=4;

810 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

811 
hdaddr
+=4;

812 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

813 
hdaddr
+=4;

817 
cou
 = 0;

820 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

821 
cou
++;

822 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

824 i(
busyus
 !
RESET
)

826 
us
 = 
ERROR
;

831 if(
ILgth
 != 0)

834 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GCmdStus
(=
DISABLE
)

843 (
ERROR
);

846 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

849 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

853 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

854 
puddr
+=4;

855 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

856 
puddr
+=4;

857 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

858 
puddr
+=4;

859 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

860 
puddr
+=4;

863 
cou
 = 0;

866 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

867 
cou
++;

868 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

870 i(
busyus
 !
RESET
)

872 
us
 = 
ERROR
;

877 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

882 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

883 
ouuddr
+=4;

884 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

885 
ouuddr
+=4;

886 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

887 
ouuddr
+=4;

888 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

889 
ouuddr
+=4;

896 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GCmdStus
(=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

910 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

911 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

912 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

914 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

918 
gaddr
 = (
ut32_t
)
AuthTAG
;

920 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

921 
gaddr
+=4;

922 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

923 
gaddr
+=4;

924 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

925 
gaddr
+=4;

926 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

927 
gaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

939 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

942 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

943 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

945 
	`CRYP_In
(&
AES_CRYP_InSuu
);

949 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GCmdStus
(=
ENABLE
)

960 if(
HLgth
 != 0)

963 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GCmdStus
(=
DISABLE
)

972 (
ERROR
);

975 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

978 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

983 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

984 
hdaddr
+=4;

985 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

986 
hdaddr
+=4;

987 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

988 
hdaddr
+=4;

989 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

990 
hdaddr
+=4;

994 
cou
 = 0;

997 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

998 
cou
++;

999 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1001 i(
busyus
 !
RESET
)

1003 
us
 = 
ERROR
;

1008 if(
ILgth
 != 0)

1011 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1020 (
ERROR
);

1023 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1026 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1030 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1031 
puddr
+=4;

1032 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1033 
puddr
+=4;

1034 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1035 
puddr
+=4;

1036 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1037 
puddr
+=4;

1040 
cou
 = 0;

1043 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1044 
cou
++;

1045 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1047 i(
busyus
 !
RESET
)

1049 
us
 = 
ERROR
;

1054 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1059 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1060 
ouuddr
+=4;

1061 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1062 
ouuddr
+=4;

1063 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1064 
ouuddr
+=4;

1065 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1066 
ouuddr
+=4;

1073 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

1087 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

1088 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

1089 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

1091 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1095 
gaddr
 = (
ut32_t
)
AuthTAG
;

1097 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1098 
gaddr
+=4;

1099 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1100 
gaddr
+=4;

1101 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1102 
gaddr
+=4;

1103 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1104 
gaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
us
;

1110 
	}
}

1135 
EStus
 
	$CRYP_AES_CCM
(
ut8_t
 
Mode
,

1136 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

1137 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

1138 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

1139 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

1140 
ut8_t
 *
Ouut
,

1141 
ut8_t
 *
AuthTAG
, 
ut32_t
 
TAGSize
)

1143 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

1144 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

1145 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

1146 
__IO
 
ut32_t
 
cou
 = 0;

1147 
ut32_t
 
busyus
 = 0;

1148 
EStus
 
us
 = 
SUCCESS
;

1149 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

1150 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

1151 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

1152 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

1153 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

1154 
ut32_t
 
hdsize
 = 
HLgth
;

1155 
ut32_t
 
locou
 = 0;

1156 
ut32_t
 
bufridx
 = 0;

1157 
ut8_t
 
blockb0
[16] = {0};

1158 
ut8_t
 
r
[16] = {0};

1159 
ut32_t
 
mag
[4] = {0};

1160 
ut32_t
 
ddr
 = (ut32_t)
r
;

1161 
ut32_t
 
b0addr
 = (ut32_t)
blockb0
;

1164 if(
hdsize
 != 0)

1167 if(
hdsize
 < 65280)

1169 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
 >> 8) & 0xFF);

1170 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
) & 0xFF);

1171 
hdsize
 += 2;

1176 
HBufr
[
bufridx
++] = 0xFF;

1177 
HBufr
[
bufridx
++] = 0xFE;

1178 
HBufr
[
bufridx
++] = 
hdsize
 & 0xff000000;

1179 
HBufr
[
bufridx
++] = 
hdsize
 & 0x00ff0000;

1180 
HBufr
[
bufridx
++] = 
hdsize
 & 0x0000ff00;

1181 
HBufr
[
bufridx
++] = 
hdsize
 & 0x000000ff;

1182 
hdsize
 += 6;

1185 
locou
 = 0;ocou < 
hdsize
;oopcounter++)

1187 
HBufr
[
bufridx
++] = 
Hd
[
locou
];

1190 i((
hdsize
 % 16) != 0)

1193 
locou
 = 
hdsize
;oopcounter <= ((headersize/16) + 1) * 16;oopcounter++)

1195 
HBufr
[
locou
] = 0;

1198 
hdsize
 = ((headersize/16) + 1) * 16;

1201 
hdaddr
 = (
ut32_t
)
HBufr
;

1204 if(
hdsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | ((((
ut8_t

TAGSize
 - 2/ 2& 0x07 ) << 3 ) | ( ( (ut8_t(15 - 
NSize
) - 1) & 0x07);

1211 
locou
 = 0;ocou < 
NSize
;oopcounter++)

1213 
blockb0
[
locou
+1] = 
N
[loopcounter];

1215  ; 
locou
 < 13;oopcounter++)

1217 
blockb0
[
locou
+1] = 0;

1220 
blockb0
[14] = ((
ILgth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILgth
 & 0xFF);

1230 
r
[0] = 
blockb0
[0] & 0x07;

1232 
locou
 = 1;ocou < 
NSize
 + 1;oopcounter++)

1234 
r
[
locou
] = 
blockb0
[loopcounter];

1237 
r
[15] |= 0x01;

1240 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

1242 
Keysize
)

1245 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1255 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1269 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1292 
ddr
+=4;

1293 
AES_CRYP_IVInSuu
.
CRYP_IV0Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1294 
ddr
+=4;

1295 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1296 
ddr
+=4;

1297 
AES_CRYP_IVInSuu
.
CRYP_IV1Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1309 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1312 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

1313 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1315 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1319 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1321 
b0addr
 = (
ut32_t
)
blockb0
;

1323 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GCmdStus
(=
ENABLE
)

1339 if(
hdsize
 != 0)

1342 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1351 (
ERROR
);

1354 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1357 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1362 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1363 
hdaddr
+=4;

1364 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1365 
hdaddr
+=4;

1366 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1367 
hdaddr
+=4;

1368 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1369 
hdaddr
+=4;

1373 
cou
 = 0;

1376 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1377 
cou
++;

1378 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1380 i(
busyus
 !
RESET
)

1382 
us
 = 
ERROR
;

1387 if(
ILgth
 != 0)

1390 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1399 (
ERROR
);

1402 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1405 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1410 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1411 
puddr
+=4;

1412 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1413 
puddr
+=4;

1414 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1415 
puddr
+=4;

1416 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1417 
puddr
+=4;

1420 
cou
 = 0;

1423 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1424 
cou
++;

1425 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1427 i(
busyus
 !
RESET
)

1429 
us
 = 
ERROR
;

1434 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1439 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1440 
ouuddr
+=4;

1441 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1442 
ouuddr
+=4;

1443 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1444 
ouuddr
+=4;

1445 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1446 
ouuddr
+=4;

1453 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1462 (
ERROR
);

1465 
ddr
 = (
ut32_t
)
r
;

1467 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1468 
ddr
+=4;

1469 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1470 
ddr
+=4;

1471 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1472 
ddr
+=4;

1474 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1477 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1482 
mag
[0] = 
	`CRYP_DaOut
();

1483 
mag
[1] = 
	`CRYP_DaOut
();

1484 
mag
[2] = 
	`CRYP_DaOut
();

1485 
mag
[3] = 
	`CRYP_DaOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1497 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1500 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

1501 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1503 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1507 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1509 
b0addr
 = (
ut32_t
)
blockb0
;

1511 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GCmdStus
(=
ENABLE
)

1528 if(
hdsize
 != 0)

1531 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1540 (
ERROR
);

1543 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1546 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1551 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1552 
hdaddr
+=4;

1553 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1554 
hdaddr
+=4;

1555 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1556 
hdaddr
+=4;

1557 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1558 
hdaddr
+=4;

1562 
cou
 = 0;

1565 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1566 
cou
++;

1567 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1569 i(
busyus
 !
RESET
)

1571 
us
 = 
ERROR
;

1576 if(
ILgth
 != 0)

1579 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1588 (
ERROR
);

1591 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1594 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1599 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1600 
puddr
+=4;

1601 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1602 
puddr
+=4;

1603 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1604 
puddr
+=4;

1605 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1606 
puddr
+=4;

1609 
cou
 = 0;

1612 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1613 
cou
++;

1614 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1616 i(
busyus
 !
RESET
)

1618 
us
 = 
ERROR
;

1623 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1628 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1629 
ouuddr
+=4;

1630 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1631 
ouuddr
+=4;

1632 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1633 
ouuddr
+=4;

1634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1635 
ouuddr
+=4;

1642 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1651 (
ERROR
);

1654 
ddr
 = (
ut32_t
)
r
;

1656 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1657 
ddr
+=4;

1658 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1659 
ddr
+=4;

1660 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1661 
ddr
+=4;

1663 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1666 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1671 
mag
[0] = 
	`CRYP_DaOut
();

1672 
mag
[1] = 
	`CRYP_DaOut
();

1673 
mag
[2] = 
	`CRYP_DaOut
();

1674 
mag
[3] = 
	`CRYP_DaOut
();

1678 
locou
 = 0; (locou < 
TAGSize
);oopcounter++)

1681 *((
ut8_t
*)
gaddr
+
locou
*((ut8_t*)
mag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
us
;

1688 
	}
}

	@src/stm32f4xx_cryp_des.c

48 
	~"m32f4xx_yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

99 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

100 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

102 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

103 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

104 
__IO
 
ut32_t
 
cou
 = 0;

105 
ut32_t
 
busyus
 = 0;

106 
EStus
 
us
 = 
SUCCESS
;

107 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

108 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

109 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

110 
ut32_t
 
i
 = 0;

113 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

116 if
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

122 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

125 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

127 
	`CRYP_In
(&
DES_CRYP_InSuu
);

130 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GCmdStus
(=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

153 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

154 
puddr
+=4;

157 
cou
 = 0;

160 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

161 
cou
++;

162 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

164 i(
busyus
 !
RESET
)

166 
us
 = 
ERROR
;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

174 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

175 
ouuddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
us
;

183 
	}
}

200 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

201 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

203 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

204 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

205 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

206 
__IO
 
ut32_t
 
cou
 = 0;

207 
ut32_t
 
busyus
 = 0;

208 
EStus
 
us
 = 
SUCCESS
;

209 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

210 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

211 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

212 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

213 
ut32_t
 
i
 = 0;

216 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

225 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

228 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

230 
	`CRYP_In
(&
DES_CRYP_InSuu
);

233 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

239 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

242 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GCmdStus
(=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

279 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

280 
ouuddr
+=4;

281 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

282 
ouuddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
us
;

290 
	}
}

	@src/stm32f4xx_cryp_tdes.c

48 
	~"m32f4xx_yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

100 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

101 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

103 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

104 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

105 
__IO
 
ut32_t
 
cou
 = 0;

106 
ut32_t
 
busyus
 = 0;

107 
EStus
 
us
 = 
SUCCESS
;

108 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

109 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

110 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

111 
ut32_t
 
i
 = 0;

114 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

123 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

126 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

128 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

142 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GCmdStus
(=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

159 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

160 
puddr
+=4;

161 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

162 
puddr
+=4;

165 
cou
 = 0;

168 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

169 
cou
++;

170 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

172 i(
busyus
 !
RESET
)

174 
us
 = 
ERROR
;

180 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

181 
ouuddr
+=4;

182 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

183 
ouuddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
us
;

191 
	}
}

208 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

209 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

211 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

212 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

213 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

214 
__IO
 
ut32_t
 
cou
 = 0;

215 
ut32_t
 
busyus
 = 0;

216 
EStus
 
us
 = 
SUCCESS
;

217 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

218 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

219 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

220 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

221 
ut32_t
 
i
 = 0;

224 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

233 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

235 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

238 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

252 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

255 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

258 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GCmdStus
(=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

276 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

277 
puddr
+=4;

278 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

279 
puddr
+=4;

282 
cou
 = 0;

285 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

286 
cou
++;

287 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

289 i(
busyus
 !
RESET
)

291 
us
 = 
ERROR
;

297 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

300 
ouuddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
us
;

308 
	}
}

	@src/stm32f4xx_dac.c

131 
	~"m32f4xx_dac.h
"

132 
	~"m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

187 
	$DAC_DeIn
()

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

208 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

211 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

212 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

213 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

214 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

218 
tmeg1
 = 
DAC
->
CR
;

220 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

227 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

228 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

229 
DAC_InSu
->
DAC_OuutBufr
);

231 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

233 
DAC
->
CR
 = 
tmeg1
;

234 
	}
}

242 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

246 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

248 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

250 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

252 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

253 
	}
}

266 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

282 
	}
}

294 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

310 
	}
}

318 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

352 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

353 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

356 i(
NewS
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

366 
	}
}

378 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

380 
__IO
 
ut32_t
 
tmp
 = 0;

383 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

386 
tmp
 = (
ut32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

391 
	}
}

403 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

405 
__IO
 
ut32_t
 
tmp
 = 0;

408 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

411 
tmp
 = (
ut32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

416 
	}
}

431 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

433 
ut32_t
 
da
 = 0, 
tmp
 = 0;

436 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

438 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

441 i(
DAC_Align
 =
DAC_Align_8b_R
)

443 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

447 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

450 
tmp
 = (
ut32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

455 
	}
}

465 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

472 
tmp
 = (
ut32_t

DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

476  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

526 
	}
}

558 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

565 i(
NewS
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

573 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

575 
	}
}

590 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

592 
FgStus
 
bus
 = 
RESET
;

594 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

595 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

601 
bus
 = 
SET
;

606 
bus
 = 
RESET
;

609  
bus
;

610 
	}
}

625 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

628 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

629 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

633 
	}
}

648 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

650 
ITStus
 
bus
 = 
RESET
;

651 
ut32_t
 
abˡus
 = 0;

654 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

655 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

658 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

661 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

664 
bus
 = 
SET
;

669 
bus
 = 
RESET
;

672  
bus
;

673 
	}
}

688 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

691 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

692 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

696 
	}
}

	@src/stm32f4xx_dbgmcu.c

29 
	~"m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

58 
ut32_t
 
	$DBGMCU_GREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ut32_t
 
	$DBGMCU_GDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

87 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

88 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

89 i(
NewS
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

97 
	}
}

123 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

129 i(
NewS
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

137 
	}
}

152 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

166 
	}
}

	@src/stm32f4xx_dcmi.c

86 
	~"m32f4xx_dcmi.h
"

87 
	~"m32f4xx_rcc.h
"

126 
	$DCMI_DeIn
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

145 
ut32_t
 
mp
 = 0x0;

148 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

149 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

150 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

151 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

152 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

153 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

154 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
mp
 = 
DCMI
->
CR
;

163 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

169 
DCMI_InSu
->
DCMI_SynchroMode
 |

170 
DCMI_InSu
->
DCMI_PCKPެy
 |

171 
DCMI_InSu
->
DCMI_VSPެy
 |

172 
DCMI_InSu
->
DCMI_HSPެy
 |

173 
DCMI_InSu
->
DCMI_CtuRe
 |

174 
DCMI_InSu
->
DCMI_ExndedDaMode
);

176 
DCMI
->
CR
 = 
mp
;

177 
	}
}

185 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

188 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

189 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

190 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

191 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

192 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

193 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

194 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

195 
	}
}

205 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

208 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

212 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

213 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

228 i(
NewS
 !
DISABLE
)

231 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

248 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

249 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

250 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

251 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

266 i(
NewS
 !
DISABLE
)

269 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
ut32_t
 
	$DCMI_RdDa
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

380 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

383 i(
NewS
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

416 
FgStus
 
bus
 = 
RESET
;

417 
ut32_t
 
dcmeg
, 
meg
 = 0;

420 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

425 i(
dcmeg
 == 0x00)

427 
meg

DCMI
->
RISR
;

429 i(
dcmeg
 == 0x02)

431 
meg
 = 
DCMI
->
SR
;

435 
meg
 = 
DCMI
->
MISR
;

438 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

440 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

461 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

464 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

485 
ITStus
 
bus
 = 
RESET
;

486 
ut32_t
 
us
 = 0;

489 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i((
us
 !(
ut16_t
)
RESET
))

495 
bus
 = 
SET
;

499 
bus
 = 
RESET
;

501  
bus
;

502 
	}
}

515 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@src/stm32f4xx_dma.c

124 
	~"m32f4xx_dma.h
"

125 
	~"m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

148 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

149 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

150 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

151 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

152 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

153 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

199 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

202 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

205 
DMAy_Smx
->
CR
 = 0;

208 
DMAy_Smx
->
NDTR
 = 0;

211 
DMAy_Smx
->
PAR
 = 0;

214 
DMAy_Smx
->
M0AR
 = 0;

217 
DMAy_Smx
->
M1AR
 = 0;

220 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

223 i(
DMAy_Smx
 =
DMA1_Sm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

228 i(
DMAy_Smx
 =
DMA1_Sm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

233 i(
DMAy_Smx
 =
DMA1_Sm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

238 i(
DMAy_Smx
 =
DMA1_Sm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

243 i(
DMAy_Smx
 =
DMA1_Sm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

248 i(
DMAy_Smx
 =
DMA1_Sm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

253 i(
DMAy_Smx
 =
DMA1_Sm6
)

256 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

258 i(
DMAy_Smx
 =
DMA1_Sm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

263 i(
DMAy_Smx
 =
DMA2_Sm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

268 i(
DMAy_Smx
 =
DMA2_Sm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

273 i(
DMAy_Smx
 =
DMA2_Sm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

278 i(
DMAy_Smx
 =
DMA2_Sm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

283 i(
DMAy_Smx
 =
DMA2_Sm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

288 i(
DMAy_Smx
 =
DMA2_Sm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

293 i(
DMAy_Smx
 =
DMA2_Sm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

300 i(
DMAy_Smx
 =
DMA2_Sm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

306 
	}
}

319 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

321 
ut32_t
 
tmeg
 = 0;

324 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

325 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

326 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

327 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

328 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

329 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

330 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

331 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

332 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

333 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

334 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

335 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

336 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

337 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

341 
tmeg
 = 
DMAy_Smx
->
CR
;

344 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

361 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

362 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

363 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

364 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

367 
DMAy_Smx
->
CR
 = 
tmeg
;

371 
tmeg
 = 
DMAy_Smx
->
FCR
;

374 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

382 
DMAy_Smx
->
FCR
 = 
tmeg
;

386 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

390 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

394 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

395 
	}
}

403 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

407 
DMA_InSu
->
DMA_Chl
 = 0;

410 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

413 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

416 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

419 
DMA_InSu
->
DMA_BufrSize
 = 0;

422 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

425 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

428 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

431 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

434 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

437 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

440 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

443 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

446 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

449 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

492 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

517 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

518 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

521 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

553 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

554 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

557 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

560 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

635 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

638 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

639 
	}
}

647 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

650 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

653  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

731 
ut32_t
 
DMA_CutMemy
)

734 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

735 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

737 i(
DMA_CutMemy
 !
DMA_Memy_0
)

740 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

750 
	}
}

761 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

764 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

803 
ut32_t
 
DMA_MemyTg
)

806 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

807 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

810 i(
DMA_MemyTg
 !
DMA_Memy_0
)

813 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

818 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

820 
	}
}

828 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

830 
ut32_t
 
tmp
 = 0;

833 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

836 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

945 
FuniڮS
 
e
 = 
DISABLE
;

948 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

950 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

953 
e
 = 
ENABLE
;

959 
e
 = 
DISABLE
;

961  
e
;

962 
	}
}

977 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

979 
ut32_t
 
tmeg
 = 0;

982 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

985 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tmeg
;

988 
	}
}

1004 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1006 
FgStus
 
bus
 = 
RESET
;

1007 
DMA_TyDef
* 
DMAy
;

1008 
ut32_t
 
tmeg
 = 0;

1011 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1012 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1030 
tmeg
 = 
DMAy
->
HISR
;

1035 
tmeg
 = 
DMAy
->
LISR
;

1039 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1042 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1045 
bus
 = 
SET
;

1050 
bus
 = 
RESET
;

1054  
bus
;

1055 
	}
}

1071 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1073 
DMA_TyDef
* 
DMAy
;

1076 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1077 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1122 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i(
NewS
 !
DISABLE
)

1131 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1136 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1141 i(
DMA_IT
 !
DMA_IT_FE
)

1143 i(
NewS
 !
DISABLE
)

1146 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1172 
ITStus
 
bus
 = 
RESET
;

1173 
DMA_TyDef
* 
DMAy
;

1174 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1177 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1178 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1196 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1199 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1204 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1208 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1211 
tmeg
 = 
DMAy
->
HISR
 ;

1216 
tmeg
 = 
DMAy
->
LISR
 ;

1220 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1223 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1235  
bus
;

1236 
	}
}

1252 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1254 
DMA_TyDef
* 
DMAy
;

1257 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1258 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@src/stm32f4xx_dma2d.c

58 
	~"m32f4xx_dma2d.h
"

59 
	~"m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
ut32_t
)0xFFFCE0FC

	)

78 
	#PFCCR_MASK
 ((
ut32_t
)0x00FC00C0

	)

79 
	#DEAD_MASK
 ((
ut32_t
)0xFFFF00FE

	)

111 
	$DMA2D_DeIn
()

114 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

131 
ut32_t
 
outg
 = 0;

132 
ut32_t
 
oued
 = 0;

133 
ut32_t
 
ouha
 = 0;

134 
ut32_t
 
pixle
 = 0;

137 
	`as_m
(
	`IS_DMA2D_MODE
(
DMA2D_InSu
->
DMA2D_Mode
));

138 
	`as_m
(
	`IS_DMA2D_CMODE
(
DMA2D_InSu
->
DMA2D_CMode
));

139 
	`as_m
(
	`IS_DMA2D_OGREEN
(
DMA2D_InSu
->
DMA2D_OuutG
));

140 
	`as_m
(
	`IS_DMA2D_ORED
(
DMA2D_InSu
->
DMA2D_OuutRed
));

141 
	`as_m
(
	`IS_DMA2D_OBLUE
(
DMA2D_InSu
->
DMA2D_OuutBlue
));

142 
	`as_m
(
	`IS_DMA2D_OALPHA
(
DMA2D_InSu
->
DMA2D_OuutAha
));

143 
	`as_m
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InSu
->
DMA2D_OuutOfft
));

144 
	`as_m
(
	`IS_DMA2D_LINE
(
DMA2D_InSu
->
DMA2D_NumbOfLe
));

145 
	`as_m
(
	`IS_DMA2D_PIXEL
(
DMA2D_InSu
->
DMA2D_PixPLe
));

148 
DMA2D
->
CR
 &(
ut32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InSu
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
ut32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InSu
->
DMA2D_CMode
);

157 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

160 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

161 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 24;

165 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

168 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

169 
ouha
 = (
ut32_t
)0x00000000;

174 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

177 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 11;

178 
ouha
 = (
ut32_t
)0x00000000;

183 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

186 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 10;

187 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 15;

192 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 4;

193 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 8;

194 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outg
| (
oued
| (
DMA2D_InSu
->
DMA2D_OuutBlue
| (
ouha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InSu
->
DMA2D_OuutMemyAdd
);

202 
DMA2D
->
OOR
 &~(
ut32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InSu
->
DMA2D_OuutOfft
);

206 
pixle
 = 
DMA2D_InSu
->
DMA2D_PixPLe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InSu
->
DMA2D_NumbOfLe
| (
pixle
));

216 
	}
}

217 
	$DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

220 
DMA2D_InSu
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InSu
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InSu
->
DMA2D_OuutG
 = 0x00;

227 
DMA2D_InSu
->
DMA2D_OuutBlue
 = 0x00;

228 
DMA2D_InSu
->
DMA2D_OuutRed
 = 0x00;

229 
DMA2D_InSu
->
DMA2D_OuutAha
 = 0x00;

232 
DMA2D_InSu
->
DMA2D_OuutMemyAdd
 = 0x00;

235 
DMA2D_InSu
->
DMA2D_OuutOfft
 = 0x00;

238 
DMA2D_InSu
->
DMA2D_NumbOfLe
 = 0x00;

239 
DMA2D_InSu
->
DMA2D_PixPLe
 = 0x00;

240 
	}
}

248 
	$DMA2D_STnsr
()

251 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_AbtTnsr
()

263 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Sud
(
FuniڮS
 
NewS
)

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

278 i(
NewS
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
ut32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

301 
ut32_t
 
fg_utcmode
 = 0;

302 
ut32_t
 
fg_utsize
 = 0;

303 
ut32_t
 
fg_pha_mode
 = 0;

304 
ut32_t
 
fg_phavue
 = 0;

305 
ut32_t
 
fg_cg
 = 0;

306 
ut32_t
 
fg_cܻd
 = 0;

308 
	`as_m
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InSu
->
DMA2D_FGO
));

309 
	`as_m
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InSu
->
DMA2D_FGCM
));

310 
	`as_m
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
));

311 
	`as_m
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as_m
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
));

315 
	`as_m
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
));

316 
	`as_m
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InSu
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InSu
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
ut32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InSu
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

327 
fg_utcmode
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_utsize
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_pha_mode
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_phavue
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InSu
->
DMA2D_FGCM
 | 
fg_utcmode
 | 
fg_utsize
 | \

332 
fg_pha_mode
 | 
fg_phavue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cg
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cܻd
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 | 
fg_cg
 | 
fg_cܻd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

353 
DMA2D_FG_InSu
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InSu
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InSu
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

398 
ut32_t
 
bg_utcmode
 = 0;

399 
ut32_t
 
bg_utsize
 = 0;

400 
ut32_t
 
bg_pha_mode
 = 0;

401 
ut32_t
 
bg_phavue
 = 0;

402 
ut32_t
 
bg_cg
 = 0;

403 
ut32_t
 
bg_cܻd
 = 0;

405 
	`as_m
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InSu
->
DMA2D_BGO
));

406 
	`as_m
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InSu
->
DMA2D_BGCM
));

407 
	`as_m
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
));

408 
	`as_m
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as_m
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
));

412 
	`as_m
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
));

413 
	`as_m
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InSu
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InSu
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
ut32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InSu
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

424 
bg_utcmode
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_utsize
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_pha_mode
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_phavue
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InSu
->
DMA2D_BGCM
 | 
bg_utcmode
 | 
bg_utsize
 | \

429 
bg_pha_mode
 | 
bg_phavue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cg
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cܻd
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 | 
bg_cg
 | 
bg_cܻd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

451 
DMA2D_BG_InSu
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InSu
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InSu
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGS
(
FuniڮS
 
NewS
)

494 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

496 i(
NewS
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
ut32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGS
(
FuniڮS
 
NewS
)

518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

520 i(
NewS
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
ut32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
)

540 
ut32_t
 
DdTime
;

543 
	`as_m
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DdTime
));

544 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

546 i(
NewS
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
ut32_t
)
DEAD_MASK
;

550 
DdTime
 = 
DMA2D_DdTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DdTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
ut32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
)

568 
	`as_m
(
	`IS_DMA2D_LeWmk
(
DMA2D_LWmkCfig
));

571 
DMA2D
->
LWR
 = (
ut32_t
)
DMA2D_LWmkCfig
;

572 
	}
}

632 
	$DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 i(
NewS
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
ut32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FgStus
 
	$DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
)

665 
FgStus
 
bus
 = 
RESET
;

668 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i(((
DMA2D
->
ISR
& 
DMA2D_FLAG
!(
ut32_t
)
RESET
)

674 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

682  
bus
;

683 
	}
}

697 
	$DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
)

700 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITStus
 
	$DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
)

720 
ITStus
 
bus
 = 
RESET
;

721 
ut32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
!(
ut32_t
)
RESET
)

728 
bus
 = 
SET
;

732 
bus
 = 
RESET
;

735 i(((
DMA2D
->
CR
 & 
DMA2D_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

737 
bus
 = 
SET
;

741 
bus
 = 
RESET
;

743  
bus
;

744 
	}
}

758 
	$DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
)

761 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_IT
;

766 
	}
}

	@src/stm32f4xx_exti.c

67 
	~"m32f4xx_exti.h
"

81 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

109 
	$EXTI_DeIn
()

111 
EXTI
->
IMR
 = 0x00000000;

112 
EXTI
->
EMR
 = 0x00000000;

113 
EXTI
->
RTSR
 = 0x00000000;

114 
EXTI
->
FTSR
 = 0x00000000;

115 
EXTI
->
PR
 = 0x007FFFFF;

116 
	}
}

125 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

127 
ut32_t
 
tmp
 = 0;

130 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

131 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

132 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

133 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

135 
tmp
 = (
ut32_t
)
EXTI_BASE
;

137 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

140 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

141 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

143 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

145 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

148 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

149 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

152 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

155 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

156 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

160 
tmp
 = (
ut32_t
)
EXTI_BASE
;

161 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

163 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

168 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

171 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

173 
	}
}

181 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

183 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

184 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

185 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

186 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

187 
	}
}

196 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

199 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

201 
EXTI
->
SWIER
 |
EXTI_Le
;

202 
	}
}

226 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

228 
FgStus
 
bus
 = 
RESET
;

230 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

232 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

234 
bus
 = 
SET
;

238 
bus
 = 
RESET
;

240  
bus
;

241 
	}
}

249 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

252 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

254 
EXTI
->
PR
 = 
EXTI_Le
;

255 
	}
}

263 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

265 
FgStus
 
bus
 = 
RESET
;

267 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

269 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

271 
bus
 = 
SET
;

275 
bus
 = 
RESET
;

277  
bus
;

279 
	}
}

287 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

290 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

292 
EXTI
->
PR
 = 
EXTI_Le
;

293 
	}
}

	@src/stm32f4xx_flash.c

72 
	~"m32f4xx_ash.h
"

85 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

277 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

280 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

283 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

284 
	}
}

292 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

298 if(
NewS
 !
DISABLE
)

300 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

304 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

306 
	}
}

314 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

319 if(
NewS
 !
DISABLE
)

321 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

325 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

327 
	}
}

335 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

340 if(
NewS
 !
DISABLE
)

342 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

346 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

348 
	}
}

356 
	$FLASH_InruiCacheRet
()

358 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

359 
	}
}

367 
	$FLASH_DaCacheRet
()

369 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

370 
	}
}

414 
	$FLASH_Uock
()

416 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

419 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

420 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

422 
	}
}

429 
	$FLASH_Lock
()

432 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

433 
	}
}

469 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

471 
ut32_t
 
tmp_psize
 = 0x0;

472 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

475 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

476 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

478 if(
VޏgeRge
 =
VޏgeRge_1
)

480 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

482 if(
VޏgeRge
 =
VޏgeRge_2
)

484 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

486 if(
VޏgeRge
 =
VޏgeRge_3
)

488 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

492 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

495 
us
 = 
	`FLASH_WaFLaOti
();

497 if(
us
 =
FLASH_COMPLETE
)

500 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

501 
FLASH
->
CR
 |
tmp_psize
;

502 
FLASH
->
CR
 &
SECTOR_MASK
;

503 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

504 
FLASH
->
CR
 |
FLASH_CR_STRT
;

507 
us
 = 
	`FLASH_WaFLaOti
();

510 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

511 
FLASH
->
CR
 &
SECTOR_MASK
;

514  
us
;

515 
	}
}

537 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

539 
ut32_t
 
tmp_psize
 = 0x0;

540 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

543 
us
 = 
	`FLASH_WaFLaOti
();

544 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

546 if(
VޏgeRge
 =
VޏgeRge_1
)

548 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

550 if(
VޏgeRge
 =
VޏgeRge_2
)

552 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

554 if(
VޏgeRge
 =
VޏgeRge_3
)

556 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

560 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

562 if(
us
 =
FLASH_COMPLETE
)

565 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

566 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

567 
FLASH
->
CR
 |
tmp_psize
;

568 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

569 
FLASH
->
CR
 |
FLASH_CR_STRT
;

572 
us
 = 
	`FLASH_WaFLaOti
();

575 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

578 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

579 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

580 
FLASH
->
CR
 |
tmp_psize
;

581 
FLASH
->
CR
 |
FLASH_CR_MER
;

582 
FLASH
->
CR
 |
FLASH_CR_STRT
;

585 
us
 = 
	`FLASH_WaFLaOti
();

588 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

593  
us
;

594 
	}
}

618 
FLASH_Stus
 
	$FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
)

620 
ut32_t
 
tmp_psize
 = 0x0;

621 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

624 
us
 = 
	`FLASH_WaFLaOti
();

625 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

627 if(
VޏgeRge
 =
VޏgeRge_1
)

629 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

631 if(
VޏgeRge
 =
VޏgeRge_2
)

633 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

635 if(
VޏgeRge
 =
VޏgeRge_3
)

637 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

641 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

643 if(
us
 =
FLASH_COMPLETE
)

646 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

647 
FLASH
->
CR
 |
tmp_psize
;

648 
FLASH
->
CR
 |
FLASH_CR_MER1
;

649 
FLASH
->
CR
 |
FLASH_CR_STRT
;

652 
us
 = 
	`FLASH_WaFLaOti
();

655 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

659  
us
;

660 
	}
}

685 
FLASH_Stus
 
	$FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
)

687 
ut32_t
 
tmp_psize
 = 0x0;

688 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

691 
us
 = 
	`FLASH_WaFLaOti
();

692 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

694 if(
VޏgeRge
 =
VޏgeRge_1
)

696 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

698 if(
VޏgeRge
 =
VޏgeRge_2
)

700 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

702 if(
VޏgeRge
 =
VޏgeRge_3
)

704 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

708 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

710 if(
us
 =
FLASH_COMPLETE
)

713 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

714 
FLASH
->
CR
 |
tmp_psize
;

715 
FLASH
->
CR
 |
FLASH_CR_MER2
;

716 
FLASH
->
CR
 |
FLASH_CR_STRT
;

719 
us
 = 
	`FLASH_WaFLaOti
();

722 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

726  
us
;

727 
	}
}

742 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

744 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

747 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

750 
us
 = 
	`FLASH_WaFLaOti
();

752 if(
us
 =
FLASH_COMPLETE
)

755 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

756 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

757 
FLASH
->
CR
 |
FLASH_CR_PG
;

759 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

762 
us
 = 
	`FLASH_WaFLaOti
();

765 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

768  
us
;

769 
	}
}

785 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

787 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

790 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

793 
us
 = 
	`FLASH_WaFLaOti
();

795 if(
us
 =
FLASH_COMPLETE
)

798 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

799 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

800 
FLASH
->
CR
 |
FLASH_CR_PG
;

802 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

805 
us
 = 
	`FLASH_WaFLaOti
();

808 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

811  
us
;

812 
	}
}

827 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

829 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

832 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

835 
us
 = 
	`FLASH_WaFLaOti
();

837 if(
us
 =
FLASH_COMPLETE
)

840 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

841 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

842 
FLASH
->
CR
 |
FLASH_CR_PG
;

844 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

847 
us
 = 
	`FLASH_WaFLaOti
();

850 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

853  
us
;

854 
	}
}

869 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

871 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

874 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

877 
us
 = 
	`FLASH_WaFLaOti
();

879 if(
us
 =
FLASH_COMPLETE
)

882 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

883 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

884 
FLASH
->
CR
 |
FLASH_CR_PG
;

886 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

889 
us
 = 
	`FLASH_WaFLaOti
();

892 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

896  
us
;

897 
	}
}

968 
	$FLASH_OB_Uock
()

970 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

973 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

974 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

976 
	}
}

983 
	$FLASH_OB_Lock
()

986 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

987 
	}
}

1006 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1008 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1011 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1012 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1014 
us
 = 
	`FLASH_WaFLaOti
();

1016 if(
us
 =
FLASH_COMPLETE
)

1018 if(
NewS
 !
DISABLE
)

1020 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

1024 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1027 
	}
}

1048 
	$FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1050 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1053 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1054 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1056 
us
 = 
	`FLASH_WaFLaOti
();

1058 if(
us
 =
FLASH_COMPLETE
)

1060 if(
NewS
 !
DISABLE
)

1062 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1066 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1069 
	}
}

1098 
	$FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
)

1100 
ut8_t
 
titmp
 = 0xFF;

1103 
	`as_m
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1106 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1108 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ut8_t)(
OB_PcROP
 | 
titmp
);

1110 
	}
}

1128 
	$FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1130 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1133 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1136 
us
 = 
	`FLASH_WaFLaOti
();

1138 if(
us
 =
FLASH_COMPLETE
)

1140 if(
NewS
 !
DISABLE
)

1142 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1146 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1149 
	}
}

1165 
	$FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1167 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1170 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1173 
us
 = 
	`FLASH_WaFLaOti
();

1175 if(
us
 =
FLASH_COMPLETE
)

1177 if(
NewS
 !
DISABLE
)

1179 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1183 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1186 
	}
}

1201 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

1203 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1206 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

1208 
us
 = 
	`FLASH_WaFLaOti
();

1210 if(
us
 =
FLASH_COMPLETE
)

1212 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1215 
	}
}

1233 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

1235 
ut8_t
 
titmp
 = 0xFF;

1236 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1239 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1240 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1241 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1244 
us
 = 
	`FLASH_WaFLaOti
();

1246 if(
us
 =
FLASH_COMPLETE
)

1248 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1250 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1253 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

1255 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1259 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

1261 
	}
}

1274 
	$FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
)

1277 
	`as_m
(
	`IS_OB_BOOT
(
OB_BOOT
));

1280 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1281 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1283 
	}
}

1295 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

1298 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

1301 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1302 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1304 
	}
}

1312 
FLASH_Stus
 
	$FLASH_OB_Launch
()

1314 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1317 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1320 
us
 = 
	`FLASH_WaFLaOti
();

1322  
us
;

1323 
	}
}

1331 
ut8_t
 
	$FLASH_OB_GUr
()

1334  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

1335 
	}
}

1342 
ut16_t
 
	$FLASH_OB_GWRP
()

1345  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1346 
	}
}

1356 
ut16_t
 
	$FLASH_OB_GWRP1
()

1359  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1360 
	}
}

1370 
ut16_t
 
	$FLASH_OB_GPCROP
()

1373  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1374 
	}
}

1384 
ut16_t
 
	$FLASH_OB_GPCROP1
()

1387  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1388 
	}
}

1397 
FgStus
 
	$FLASH_OB_GRDP
()

1399 
FgStus
 
adus
 = 
RESET
;

1401 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

1403 
adus
 = 
SET
;

1407 
adus
 = 
RESET
;

1409  
adus
;

1410 
	}
}

1421 
ut8_t
 
	$FLASH_OB_GBOR
()

1424  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1425 
	}
}

1450 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1453 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1454 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1456 if(
NewS
 !
DISABLE
)

1459 
FLASH
->
CR
 |
FLASH_IT
;

1464 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1466 
	}
}

1482 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1484 
FgStus
 
bus
 = 
RESET
;

1486 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1488 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1490 
bus
 = 
SET
;

1494 
bus
 = 
RESET
;

1497  
bus
;

1498 
	}
}

1513 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1516 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1519 
FLASH
->
SR
 = 
FLASH_FLAG
;

1520 
	}
}

1528 
FLASH_Stus
 
	$FLASH_GStus
()

1530 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1532 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1534 
ashus
 = 
FLASH_BUSY
;

1538 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

1540 
ashus
 = 
FLASH_ERROR_WRP
;

1544 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
!(
ut32_t
)0x00)

1546 
ashus
 = 
FLASH_ERROR_RD
;

1550 if((
FLASH
->
SR
 & (
ut32_t
)0xEF) != (uint32_t)0x00)

1552 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1556 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1558 
ashus
 = 
FLASH_ERROR_OPERATION
;

1562 
ashus
 = 
FLASH_COMPLETE
;

1569  
ashus
;

1570 
	}
}

1578 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1580 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1583 
us
 = 
	`FLASH_GStus
();

1588 
us
 =
FLASH_BUSY
)

1590 
us
 = 
	`FLASH_GStus
();

1593  
us
;

1594 
	}
}

	@src/stm32f4xx_flash_ramfunc.c

58 
	~"m32f4xx_ash_mfunc.h
"

105 
__RAM_FUNC
 
	$FLASH_FshICmd
(
FuniڮS
 
NewS
)

107 i(
NewS
 !
DISABLE
)

110 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

115 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

117 
	}
}

128 
__RAM_FUNC
 
	$FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
)

130 i(
NewS
 !
DISABLE
)

133 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

138 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

140 
	}
}

	@src/stm32f4xx_fmc.c

36 
	~"m32f4xx_fmc.h
"

37 
	~"m32f4xx_rcc.h
"

49 cڡ 
FMC_NORSRAMTimgInTyDef
 
	gFMC_DeuTimgSu
 = {0x0F,

55 
FMC_AcssMode_A


59 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

60 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

61 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

64 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

65 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

66 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

67 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

68 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

71 
	#SDCR_WrePrei_RESET
 ((
ut32_t
)0x00007DFF)

	)

74 
	#SDCMR_CTB1_RESET
 ((
ut32_t
)0x003FFFEF)

	)

75 
	#SDCMR_CTB2_RESET
 ((
ut32_t
)0x003FFFF7)

	)

76 
	#SDCMR_CTB1_2_RESET
 ((
ut32_t
)0x003FFFE7)

	)

136 
	$FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
)

139 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

142 if(
FMC_Bk
 =
FMC_Bk1_NORSRAM1
)

144 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030DB;

149 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030D2;

151 
FMC_Bk1
->
BTCR
[
FMC_Bk
 + 1] = 0x0FFFFFFF;

152 
FMC_Bk1E
->
BWTR
[
FMC_Bk
] = 0x0FFFFFFF;

153 
	}
}

163 
	$FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

165 
ut32_t
 
tm
 = 0;

168 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_NORSRAMInSu
->
FMC_Bk
));

169 
	`as_m
(
	`IS_FMC_MUX
(
FMC_NORSRAMInSu
->
FMC_DaAddssMux
));

170 
	`as_m
(
	`IS_FMC_MEMORY
(
FMC_NORSRAMInSu
->
FMC_MemyTy
));

171 
	`as_m
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
));

172 
	`as_m
(
	`IS_FMC_BURSTMODE
(
FMC_NORSRAMInSu
->
FMC_BurAcssMode
));

173 
	`as_m
(
	`IS_FMC_WAIT_POLARITY
(
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
));

174 
	`as_m
(
	`IS_FMC_WRAP_MODE
(
FMC_NORSRAMInSu
->
FMC_WpMode
));

175 
	`as_m
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
FMC_NORSRAMInSu
->
FMC_WaSiglAive
));

176 
	`as_m
(
	`IS_FMC_WRITE_OPERATION
(
FMC_NORSRAMInSu
->
FMC_WreOti
));

177 
	`as_m
(
	`IS_FMC_WAITE_SIGNAL
(
FMC_NORSRAMInSu
->
FMC_WaSigl
));

178 
	`as_m
(
	`IS_FMC_EXTENDED_MODE
(
FMC_NORSRAMInSu
->
FMC_ExndedMode
));

179 
	`as_m
(
	`IS_FMC_ASYNWAIT
(
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
));

180 
	`as_m
(
	`IS_FMC_WRITE_BURST
(
FMC_NORSRAMInSu
->
FMC_WreBur
));

181 
	`as_m
(
	`IS_FMC_CONTINOUS_CLOCK
(
FMC_NORSRAMInSu
->
FMC_CtousClock
));

182 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
));

183 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
));

184 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
));

185 
	`as_m
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
));

186 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
));

187 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
));

188 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
));

191 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] =

192 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 |

193 
FMC_NORSRAMInSu
->
FMC_MemyTy
 |

194 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 |

195 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 |

196 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 |

197 
FMC_NORSRAMInSu
->
FMC_WpMode
 |

198 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 |

199 
FMC_NORSRAMInSu
->
FMC_WreOti
 |

200 
FMC_NORSRAMInSu
->
FMC_WaSigl
 |

201 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 |

202 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 |

203 
FMC_NORSRAMInSu
->
FMC_WreBur
 |

204 
FMC_NORSRAMInSu
->
FMC_CtousClock
;

207 if(
FMC_NORSRAMInSu
->
FMC_MemyTy
 =
FMC_MemyTy_NOR
)

209 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

213 if((
FMC_NORSRAMInSu
->
FMC_CtousClock
 =
FMC_CClock_SyncAsync
&& (FMC_NORSRAMInSu->
FMC_Bk
 !
FMC_Bk1_NORSRAM1
))

215 
tm
 = (
ut32_t
)((
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1]) & ~(((uint32_t)0x0F) << 20));

217 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_NORSRAMInSu
->
FMC_CtousClock
;

218 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_BurAcssMode_Eb
;

219 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1] = (
ut32_t
)(
tm
 | (((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
)-1) << 20));

223 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
+1] =

224 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
 |

225 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
 << 4) |

226 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
 << 8) |

227 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
 << 16) |

228 ((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
) << 20) |

229 ((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
) << 24) |

230 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
;

233 if(
FMC_NORSRAMInSu
->
FMC_ExndedMode
 =
FMC_ExndedMode_Eb
)

235 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
));

236 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
));

237 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
));

238 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_CLKDivisi
));

239 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaLcy
));

240 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
));

242 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] =

243 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
 |

244 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
 << 4 )|

245 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
 << 8) |

246 ((
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_CLKDivisi
) << 20) |

247 ((
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaLcy
) << 24) |

248 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
;

252 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] = 0x0FFFFFFF;

255 
	}
}

263 
	$FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

266 
FMC_NORSRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_NORSRAM1
;

267 
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 = 
FMC_DaAddssMux_Eb
;

268 
FMC_NORSRAMInSu
->
FMC_MemyTy
 = 
FMC_MemyTy_SRAM
;

269 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 = 
FMC_NORSRAM_MemyDaWidth_16b
;

270 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 = 
FMC_BurAcssMode_Dib
;

271 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 = 
FMC_AsynchrousWa_Dib
;

272 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 = 
FMC_WaSiglPެy_Low
;

273 
FMC_NORSRAMInSu
->
FMC_WpMode
 = 
FMC_WpMode_Dib
;

274 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 = 
FMC_WaSiglAive_BefeWaS
;

275 
FMC_NORSRAMInSu
->
FMC_WreOti
 = 
FMC_WreOti_Eb
;

276 
FMC_NORSRAMInSu
->
FMC_WaSigl
 = 
FMC_WaSigl_Eb
;

277 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 = 
FMC_ExndedMode_Dib
;

278 
FMC_NORSRAMInSu
->
FMC_WreBur
 = 
FMC_WreBur_Dib
;

279 
FMC_NORSRAMInSu
->
FMC_CtousClock
 = 
FMC_CClock_SyncOy
;

281 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

282 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

283 
	}
}

296 
	$FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

298 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

299 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

301 i(
NewS
 !
DISABLE
)

304 
FMC_Bk1
->
BTCR
[
FMC_Bk
] |
BCR_MBKEN_SET
;

309 
FMC_Bk1
->
BTCR
[
FMC_Bk
] &
BCR_MBKEN_RESET
;

311 
	}
}

369 
	$FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
)

372 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

374 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

377 
FMC_Bk2
->
PCR2
 = 0x00000018;

378 
FMC_Bk2
->
SR2
 = 0x00000040;

379 
FMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

380 
FMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

386 
FMC_Bk3
->
PCR3
 = 0x00000018;

387 
FMC_Bk3
->
SR3
 = 0x00000040;

388 
FMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

389 
FMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

391 
	}
}

400 
	$FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

402 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

405 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_NANDInSu
->
FMC_Bk
));

406 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_NANDInSu
->
FMC_Wau
));

407 
	`as_m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
FMC_NANDInSu
->
FMC_MemyDaWidth
));

408 
	`as_m
(
	`IS_FMC_ECC_STATE
(
FMC_NANDInSu
->
FMC_ECC
));

409 
	`as_m
(
	`IS_FMC_ECCPAGE_SIZE
(
FMC_NANDInSu
->
FMC_ECCPageSize
));

410 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_NANDInSu
->
FMC_TCLRSupTime
));

411 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_NANDInSu
->
FMC_TARSupTime
));

412 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

413 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

414 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

415 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

416 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

417 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

418 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

419 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

422 
tm
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_Wau
 |

423 
PCR_MEMORYTYPE_NAND
 |

424 
FMC_NANDInSu
->
FMC_MemyDaWidth
 |

425 
FMC_NANDInSu
->
FMC_ECC
 |

426 
FMC_NANDInSu
->
FMC_ECCPageSize
 |

427 (
FMC_NANDInSu
->
FMC_TCLRSupTime
 << 9 )|

428 (
FMC_NANDInSu
->
FMC_TARSupTime
 << 13);

431 
tmmem
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

432 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

433 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

434 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

437 
tmt
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

438 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

439 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

440 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

442 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

445 
FMC_Bk2
->
PCR2
 = 
tm
;

446 
FMC_Bk2
->
PMEM2
 = 
tmmem
;

447 
FMC_Bk2
->
PATT2
 = 
tmt
;

452 
FMC_Bk3
->
PCR3
 = 
tm
;

453 
FMC_Bk3
->
PMEM3
 = 
tmmem
;

454 
FMC_Bk3
->
PATT3
 = 
tmt
;

456 
	}
}

465 
	$FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

468 
FMC_NANDInSu
->
FMC_Bk
 = 
FMC_Bk2_NAND
;

469 
FMC_NANDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

470 
FMC_NANDInSu
->
FMC_MemyDaWidth
 = 
FMC_NAND_MemyDaWidth_16b
;

471 
FMC_NANDInSu
->
FMC_ECC
 = 
FMC_ECC_Dib
;

472 
FMC_NANDInSu
->
FMC_ECCPageSize
 = 
FMC_ECCPageSize_256Bys
;

473 
FMC_NANDInSu
->
FMC_TCLRSupTime
 = 0x0;

474 
FMC_NANDInSu
->
FMC_TARSupTime
 = 0x0;

475 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

476 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

477 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

478 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

479 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

480 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

481 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

482 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

483 
	}
}

494 
	$FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

496 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

497 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

499 i(
NewS
 !
DISABLE
)

502 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

504 
FMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

508 
FMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

514 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

516 
FMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

520 
FMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

523 
	}
}

534 
	$FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

536 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

537 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

539 i(
NewS
 !
DISABLE
)

542 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

544 
FMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

548 
FMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

554 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

556 
FMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

560 
FMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

563 
	}
}

573 
ut32_t
 
	$FMC_GECC
(
ut32_t
 
FMC_Bk
)

575 
ut32_t
 
eccv
 = 0x00000000;

577 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

580 
eccv
 = 
FMC_Bk2
->
ECCR2
;

585 
eccv
 = 
FMC_Bk3
->
ECCR3
;

588 (
eccv
);

589 
	}
}

637 
	$FMC_PCCARDDeIn
()

640 
FMC_Bk4
->
PCR4
 = 0x00000018;

641 
FMC_Bk4
->
SR4
 = 0x00000000;

642 
FMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

643 
FMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

644 
FMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

645 
	}
}

654 
	$FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

657 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_PCCARDInSu
->
FMC_Wau
));

658 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_PCCARDInSu
->
FMC_TCLRSupTime
));

659 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_PCCARDInSu
->
FMC_TARSupTime
));

661 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

662 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

663 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

664 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

666 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

667 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

668 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

669 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

670 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
));

671 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
));

672 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
));

673 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
));

676 
FMC_Bk4
->
PCR4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_Wau
 |

677 
FMC_NAND_MemyDaWidth_16b
 |

678 (
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 << 9) |

679 (
FMC_PCCARDInSu
->
FMC_TARSupTime
 << 13);

682 
FMC_Bk4
->
PMEM4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

683 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

684 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

685 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

688 
FMC_Bk4
->
PATT4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

689 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

690 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

691 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

694 
FMC_Bk4
->
PIO4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 |

695 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 << 8) |

696 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 << 16)|

697 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 << 24);

698 
	}
}

706 
	$FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

709 
FMC_PCCARDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

710 
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 = 0;

711 
FMC_PCCARDInSu
->
FMC_TARSupTime
 = 0;

712 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

713 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

714 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

715 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

716 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

717 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

718 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

719 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

720 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 = 252;

721 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 = 252;

722 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 = 252;

723 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 = 252;

724 
	}
}

732 
	$FMC_PCCARDCmd
(
FuniڮS
 
NewS
)

734 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

736 i(
NewS
 !
DISABLE
)

739 
FMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

744 
FMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

746 
	}
}

804 
	$FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
)

807 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_Bk
));

809 
FMC_Bk5_6
->
SDCR
[
FMC_Bk
] = 0x000002D0;

810 
FMC_Bk5_6
->
SDTR
[
FMC_Bk
] = 0x0FFFFFFF;

811 
FMC_Bk5_6
->
SDCMR
 = 0x00000000;

812 
FMC_Bk5_6
->
SDRTR
 = 0x00000000;

813 
FMC_Bk5_6
->
SDSR
 = 0x00000000;

814 
	}
}

824 
	$FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

827 
ut32_t
 
tm1
 = 0;

828 
ut32_t
 
tm2
 = 0;

829 
ut32_t
 
tm3
 = 0;

830 
ut32_t
 
tm4
 = 0;

835 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_SDRAMInSu
->
FMC_Bk
));

836 
	`as_m
(
	`IS_FMC_COLUMNBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_CumnBsNumb
));

837 
	`as_m
(
	`IS_FMC_ROWBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_RowBsNumb
));

838 
	`as_m
(
	`IS_FMC_SDMEMORY_WIDTH
(
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
));

839 
	`as_m
(
	`IS_FMC_INTERNALBANK_NUMBER
(
FMC_SDRAMInSu
->
FMC_IlBkNumb
));

840 
	`as_m
(
	`IS_FMC_CAS_LATENCY
(
FMC_SDRAMInSu
->
FMC_CASLcy
));

841 
	`as_m
(
	`IS_FMC_WRITE_PROTECTION
(
FMC_SDRAMInSu
->
FMC_WrePrei
));

842 
	`as_m
(
	`IS_FMC_SDCLOCK_PERIOD
(
FMC_SDRAMInSu
->
FMC_SDClockPiod
));

843 
	`as_m
(
	`IS_FMC_READ_BURST
(
FMC_SDRAMInSu
->
FMC_RdBur
));

844 
	`as_m
(
	`IS_FMC_READPIPE_DELAY
(
FMC_SDRAMInSu
->
FMC_RdPeDay
));

847 
	`as_m
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
));

848 
	`as_m
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
));

849 
	`as_m
(
	`IS_FMC_SELFREFRESH_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
));

850 
	`as_m
(
	`IS_FMC_ROWCYCLE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
));

851 
	`as_m
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
));

852 
	`as_m
(
	`IS_FMC_RP_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
));

853 
	`as_m
(
	`IS_FMC_RCD_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
));

856 
tm1
 = (
ut32_t
)
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 |

857 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 |

858 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 |

859 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 |

860 
FMC_SDRAMInSu
->
FMC_CASLcy
 |

861 
FMC_SDRAMInSu
->
FMC_WrePrei
 |

862 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

863 
FMC_SDRAMInSu
->
FMC_RdBur
 |

864 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

866 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

868 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

872 
tm3
 = (
ut32_t
)
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

873 
FMC_SDRAMInSu
->
FMC_RdBur
 |

874 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

876 
FMC_Bk5_6
->
SDCR
[
FMC_Bk1_SDRAM
] = 
tm3
;

877 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

880 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

882 
tm2
 = (
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

883 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

884 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

885 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

886 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16) |

887 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20) |

888 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
)-1) << 24);

890 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

894 
tm2
 = (
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

895 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

896 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

897 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16);

899 
tm4
 = (
ut32_t
)(((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

900 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20);

902 
FMC_Bk5_6
->
SDTR
[
FMC_Bk1_SDRAM
] = 
tm4
;

903 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

906 
	}
}

914 
	$FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

917 
FMC_SDRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_SDRAM
;

918 
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 = 
FMC_CumnBs_Numb_8b
;

919 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 = 
FMC_RowBs_Numb_11b
;

920 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 = 
FMC_SDMemy_Width_16b
;

921 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 = 
FMC_IlBk_Numb_4
;

922 
FMC_SDRAMInSu
->
FMC_CASLcy
 = 
FMC_CAS_Lcy_1
;

923 
FMC_SDRAMInSu
->
FMC_WrePrei
 = 
FMC_Wre_Prei_Eb
;

924 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 = 
FMC_SDClock_Dib
;

925 
FMC_SDRAMInSu
->
FMC_RdBur
 = 
FMC_Rd_Bur_Dib
;

926 
FMC_SDRAMInSu
->
FMC_RdPeDay
 = 
FMC_RdPe_Day_0
;

928 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
 = 16;

929 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
 = 16;

930 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
 = 16;

931 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
 = 16;

932 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
 = 16;

933 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
 = 16;

934 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
 = 16;

936 
	}
}

944 
	$FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
)

946 
ut32_t
 
tm
 = 0x0;

949 
	`as_m
(
	`IS_FMC_COMMAND_MODE
(
FMC_SDRAMCommdSu
->
FMC_CommdMode
));

950 
	`as_m
(
	`IS_FMC_COMMAND_TARGET
(
FMC_SDRAMCommdSu
->
FMC_CommdTg
));

951 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
));

952 
	`as_m
(
	`IS_FMC_MODE_REGISTER
(
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
));

954 
tm
 = (
ut32_t
)(
FMC_SDRAMCommdSu
->
FMC_CommdMode
 |

955 
FMC_SDRAMCommdSu
->
FMC_CommdTg
 |

956 (((
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
)-1)<<5) |

957 ((
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
)<<9));

959 
FMC_Bk5_6
->
SDCMR
 = 
tm
;

961 
	}
}

970 
ut32_t
 
	$FMC_GModeStus
(
ut32_t
 
SDRAM_Bk
)

972 
ut32_t
 
tmeg
 = 0;

975 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

978 if(
SDRAM_Bk
 =
FMC_Bk1_SDRAM
)

980 
tmeg
 = (
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES1
);

984 
tmeg
 = ((
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

988  
tmeg
;

989 
	}
}

996 
	$FMC_SReeshCou
(
ut32_t
 
FMC_Cou
)

999 
	`as_m
(
	`IS_FMC_REFRESH_COUNT
(
FMC_Cou
));

1001 
FMC_Bk5_6
->
SDRTR
 |(
FMC_Cou
<<1);

1003 
	}
}

1010 
	$FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
)

1013 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_Numb
));

1015 
FMC_Bk5_6
->
SDCMR
 |(
FMC_Numb
 << 5);

1016 
	}
}

1026 
	$FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
)

1029 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1030 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

1032 i(
NewS
 !
DISABLE
)

1034 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] |
FMC_Wre_Prei_Eb
;

1038 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] &
SDCR_WrePrei_RESET
;

1041 
	}
}

1078 
	$FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
)

1080 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1081 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1082 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1084 i(
NewS
 !
DISABLE
)

1087 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1089 
FMC_Bk2
->
SR2
 |
FMC_IT
;

1092 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1094 
FMC_Bk3
->
SR3
 |
FMC_IT
;

1097 i(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1099 
FMC_Bk4
->
SR4
 |
FMC_IT
;

1105 
FMC_Bk5_6
->
SDRTR
 |
FMC_IT
;

1111 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1114 
FMC_Bk2
->
SR2
 &(
ut32_t
)~
FMC_IT
;

1117 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1119 
FMC_Bk3
->
SR3
 &(
ut32_t
)~
FMC_IT
;

1122 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1124 
FMC_Bk4
->
SR4
 &(
ut32_t
)~
FMC_IT
;

1130 
FMC_Bk5_6
->
SDRTR
 &(
ut32_t
)~
FMC_IT
;

1133 
	}
}

1155 
FgStus
 
	$FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1157 
FgStus
 
bus
 = 
RESET
;

1158 
ut32_t
 
tmp
 = 0x00000000;

1161 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1162 
	`as_m
(
	`IS_FMC_GET_FLAG
(
FMC_FLAG
));

1164 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1166 
tmp
 = 
FMC_Bk2
->
SR2
;

1168 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1170 
tmp
 = 
FMC_Bk3
->
SR3
;

1172 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1174 
tmp
 = 
FMC_Bk4
->
SR4
;

1178 
tmp
 = 
FMC_Bk5_6
->
SDSR
;

1182 i((
tmp
 & 
FMC_FLAG
) != FMC_FLAG )

1184 
bus
 = 
RESET
;

1188 
bus
 = 
SET
;

1191  
bus
;

1192 
	}
}

1211 
	$FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1214 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1215 
	`as_m
(
	`IS_FMC_CLEAR_FLAG
(
FMC_FLAG
)) ;

1217 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1219 
FMC_Bk2
->
SR2
 &(~
FMC_FLAG
);

1221 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1223 
FMC_Bk3
->
SR3
 &(~
FMC_FLAG
);

1225 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1227 
FMC_Bk4
->
SR4
 &(~
FMC_FLAG
);

1232 
FMC_Bk5_6
->
SDRTR
 &(~
FMC_FLAG
);

1235 
	}
}

1254 
ITStus
 
	$FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1256 
ITStus
 
bus
 = 
RESET
;

1257 
ut32_t
 
tmp
 = 0x0;

1258 
ut32_t
 
tmp2
 = 0x0;

1259 
ut32_t
 
us
 = 0x0;

1260 
ut32_t
 
ab
 = 0x0;

1263 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1264 
	`as_m
(
	`IS_FMC_GET_IT
(
FMC_IT
));

1266 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1268 
tmp
 = 
FMC_Bk2
->
SR2
;

1270 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1272 
tmp
 = 
FMC_Bk3
->
SR3
;

1274 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1276 
tmp
 = 
FMC_Bk4
->
SR4
;

1281 
tmp
 = 
FMC_Bk5_6
->
SDRTR
;

1282 
tmp2
 = 
FMC_Bk5_6
->
SDSR
;

1286 
ab
 = 
tmp
 & 
FMC_IT
;

1289 if((
FMC_Bk
 =
FMC_Bk1_SDRAM
|| (FMC_Bk =
FMC_Bk2_SDRAM
))

1291 
us
 = 
tmp2
 & 
FMC_SDSR_RE
;

1295 
us
 = 
tmp
 & (
FMC_IT
 >> 3);

1298 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

1300 
bus
 = 
SET
;

1304 
bus
 = 
RESET
;

1306  
bus
;

1307 
	}
}

1326 
	$FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1329 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1330 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1332 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1334 
FMC_Bk2
->
SR2
 &~(
FMC_IT
 >> 3);

1336 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1338 
FMC_Bk3
->
SR3
 &~(
FMC_IT
 >> 3);

1340 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1342 
FMC_Bk4
->
SR4
 &~(
FMC_IT
 >> 3);

1347 
FMC_Bk5_6
->
SDRTR
 |
FMC_SDRTR_CRE
;

1349 
	}
}

	@src/stm32f4xx_fsmc.c

35 
	~"m32f4xx_fsmc.h
"

36 
	~"m32f4xx_rcc.h
"

48 cڡ 
FSMC_NORSRAMTimgInTyDef
 
	gFSMC_DeuTimgSu
 = {0x0F,

54 
FSMC_AcssMode_A


60 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

61 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

62 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

65 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

66 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

67 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

68 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

69 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

129 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

132 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

135 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

137 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

142 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

144 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

145 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

146 
	}
}

156 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

159 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

160 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

161 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

162 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

163 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

164 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

165 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

166 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

167 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

168 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

169 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

170 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

171 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

172 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

173 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

174 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

175 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

176 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

177 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

178 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

181 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

182 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

183 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

184 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

185 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

186 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

187 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

188 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

189 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

190 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

191 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

192 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

193 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

194 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

196 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

199 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

200 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

201 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

202 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

203 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

204 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

205 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

206 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

210 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

212 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

213 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

214 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

215 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

216 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

217 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

218 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

219 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

220 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

221 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

222 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

223 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

224 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

228 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

230 
	}
}

238 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

241 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

242 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

243 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

244 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

245 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

246 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

247 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

248 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

249 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

250 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

251 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

252 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

253 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

254 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
 = (
FSMC_NORSRAMTimgInTyDef
*)&
FSMC_DeuTimgSu
;

255 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
 = (
FSMC_NORSRAMTimgInTyDef
*)&
FSMC_DeuTimgSu
;

256 
	}
}

269 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

271 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

272 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

274 i(
NewS
 !
DISABLE
)

277 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_SET
;

282 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_RESET
;

284 
	}
}

342 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

345 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

347 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

350 
FSMC_Bk2
->
PCR2
 = 0x00000018;

351 
FSMC_Bk2
->
SR2
 = 0x00000040;

352 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

353 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

359 
FSMC_Bk3
->
PCR3
 = 0x00000018;

360 
FSMC_Bk3
->
SR3
 = 0x00000040;

361 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

362 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

364 
	}
}

373 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

375 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

378 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

379 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

380 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

381 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

382 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

383 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

384 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

385 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

386 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

387 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

388 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

389 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

390 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

391 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

392 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

395 
tm
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

396 
PCR_MEMORYTYPE_NAND
 |

397 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

398 
FSMC_NANDInSu
->
FSMC_ECC
 |

399 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

400 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

401 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

404 
tmmem
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

405 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

406 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

407 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

410 
tmt
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

411 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

412 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

413 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

415 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

418 
FSMC_Bk2
->
PCR2
 = 
tm
;

419 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

420 
FSMC_Bk2
->
PATT2
 = 
tmt
;

425 
FSMC_Bk3
->
PCR3
 = 
tm
;

426 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

427 
FSMC_Bk3
->
PATT3
 = 
tmt
;

429 
	}
}

438 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

441 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

442 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

443 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

444 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

445 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

446 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

447 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

448 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

449 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

450 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

451 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

452 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

453 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

454 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

455 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

456 
	}
}

467 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

469 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

470 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

472 i(
NewS
 !
DISABLE
)

475 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

477 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

481 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

487 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

489 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

493 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

496 
	}
}

507 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

509 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

510 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

512 i(
NewS
 !
DISABLE
)

515 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

517 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

521 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

527 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

529 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

533 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

536 
	}
}

546 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

548 
ut32_t
 
eccv
 = 0x00000000;

550 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

553 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

558 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

561 (
eccv
);

562 
	}
}

610 
	$FSMC_PCCARDDeIn
()

613 
FSMC_Bk4
->
PCR4
 = 0x00000018;

614 
FSMC_Bk4
->
SR4
 = 0x00000000;

615 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

616 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

617 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

618 
	}
}

627 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

630 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

631 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

632 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

634 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

635 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

636 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

637 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

639 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

640 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

641 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

642 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

643 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

644 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

645 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

646 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

649 
FSMC_Bk4
->
PCR4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

650 
FSMC_MemyDaWidth_16b
 |

651 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

652 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

655 
FSMC_Bk4
->
PMEM4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

656 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

657 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

658 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

661 
FSMC_Bk4
->
PATT4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

662 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

663 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

664 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

667 
FSMC_Bk4
->
PIO4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

668 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

669 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

670 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

671 
	}
}

679 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

682 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

683 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

684 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

685 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

686 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

687 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

688 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

689 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

690 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

691 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

692 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

693 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

694 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

695 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

696 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

697 
	}
}

705 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

707 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

709 i(
NewS
 !
DISABLE
)

712 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

717 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

719 
	}
}

752 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

754 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

755 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

756 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

758 i(
NewS
 !
DISABLE
)

761 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

763 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

766 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

768 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

773 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

779 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

782 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

785 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

787 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

792 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

795 
	}
}

812 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

814 
FgStus
 
bus
 = 
RESET
;

815 
ut32_t
 
tmp
 = 0x00000000;

818 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

819 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

821 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

823 
tmp
 = 
FSMC_Bk2
->
SR2
;

825 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

827 
tmp
 = 
FSMC_Bk3
->
SR3
;

832 
tmp
 = 
FSMC_Bk4
->
SR4
;

836 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

838 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

862 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

865 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

866 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

868 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

870 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

872 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

874 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

879 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

881 
	}
}

897 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

899 
ITStus
 
bus
 = 
RESET
;

900 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

903 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

904 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

906 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

908 
tmp
 = 
FSMC_Bk2
->
SR2
;

910 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

912 
tmp
 = 
FSMC_Bk3
->
SR3
;

917 
tmp
 = 
FSMC_Bk4
->
SR4
;

920 
us
 = 
tmp
 & 
FSMC_IT
;

922 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

923 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

925 
bus
 = 
SET
;

929 
bus
 = 
RESET
;

931  
bus
;

932 
	}
}

948 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

951 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

952 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

954 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

956 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

958 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

960 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

965 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

967 
	}
}

	@src/stm32f4xx_gpio.c

84 
	~"m32f4xx_gpio.h
"

85 
	~"m32f4xx_rcc.h
"

127 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

130 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

137 i(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

142 i(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

147 i(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

152 i(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

157 i(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

162 i(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

173 i(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

178 i(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
DISABLE
);

185 i(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

204 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

207 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

209 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

210 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

214 
ppos
 = 0x00;inpos < 0x10;inpos++)

216 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

218 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

220 i(
cu
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

223 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

225 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

228 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

235 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

239 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

247 
	}
}

254 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

257 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

258 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

260 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

261 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

279 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

282 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

285 
tmp
 |
GPIO_P
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_P
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

325 
ut8_t
 
bus
 = 0x00;

328 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

331 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

333 
bus
 = (
ut8_t
)
B_SET
;

337 
bus
 = (
ut8_t
)
B_RESET
;

339  
bus
;

340 
	}
}

349 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

368 
ut8_t
 
bus
 = 0x00;

371 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

374 i(((
GPIOx
->
ODR
& 
GPIO_P
!(
ut32_t
)
B_RESET
)

376 
bus
 = (
ut8_t
)
B_SET
;

380 
bus
 = (
ut8_t
)
B_RESET
;

382  
bus
;

383 
	}
}

392 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

395 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
ut16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

415 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

418 
GPIOx
->
BSRRL
 = 
GPIO_P
;

419 
	}
}

433 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

436 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

439 
GPIOx
->
BSRRH
 = 
GPIO_P
;

440 
	}
}

455 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

458 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

460 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

462 i(
BV
 !
B_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_P
;

468 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

470 
	}
}

480 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

483 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
PtV
;

486 
	}
}

496 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

499 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_P
;

502 
	}
}

579 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

581 
ut32_t
 
mp
 = 0x00;

582 
ut32_t
 
mp_2
 = 0x00;

585 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

587 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

592 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

593 
	}
}

	@src/stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

338 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

339 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

340 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

341 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

342 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

343 
HASH_MesgeDige
->
Da
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesgeDige
->
Da
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesgeDige
->
Da
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SDige
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

398 
ut8_t
 
i
 = 0;

401 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

420 
ut8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSDige
(
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

470 i(
NewS
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

584 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

587 i(
NewS
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
ut32_t
)(~
HASH_IT
);

597 
	}
}

610 
FgStus
 
	$HASH_GFgStus
(
ut32_t
 
HASH_FLAG
)

612 
FgStus
 
bus
 = 
RESET
;

613 
ut32_t
 
meg
 = 0;

616 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut32_t
)
RESET
 )

621 
meg
 = 
HASH
->
CR
;

625 
meg
 = 
HASH
->
SR
;

629 i((
meg
 & 
HASH_FLAG
!(
ut32_t
)
RESET
)

632 
bus
 = 
SET
;

637 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

651 
	$HASH_CˬFg
(
ut32_t
 
HASH_FLAG
)

654 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITStus
 
	$HASH_GITStus
(
ut32_t
 
HASH_IT
)

669 
ITStus
 
bus
 = 
RESET
;

670 
ut32_t
 
tmeg
 = 0;

673 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tmeg
 = 
HASH
->
SR
;

679 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

682 
bus
 = 
SET
;

687 
bus
 = 
RESET
;

690  
bus
;

691 
	}
}

701 
	$HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
)

704 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
ut32_t
)(~
HASH_IT
);

708 
	}
}

	@src/stm32f4xx_hash_md5.c

47 
	~"m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

95 
HASH_InTyDef
 
MD5_HASH_InSuu
;

96 
HASH_MsgDige
 
MD5_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
nbvidbsda
 = 8 * (
In
 % 4);

110 
	`HASH_DeIn
();

113 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

114 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

116 
	`HASH_In
(&
MD5_HASH_InSuu
);

119 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

122 
i
=0; i<
In
; i+=4)

124 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

125 
puddr
+=4;

129 
	`HASH_SDige
();

134 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

135 
cou
++;

136 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

138 i(
busyus
 !
RESET
)

140 
us
 = 
ERROR
;

145 
	`HASH_GDige
(&
MD5_MesgeDige
);

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

147 
ouuddr
+=4;

148 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

149 
ouuddr
+=4;

150 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

151 
ouuddr
+=4;

152 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

154  
us
;

155 
	}
}

168 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

169 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

171 
HASH_InTyDef
 
MD5_HASH_InSuu
;

172 
HASH_MsgDige
 
MD5_MesgeDige
;

173 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

174 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

175 
ut32_t
 
i
 = 0;

176 
__IO
 
ut32_t
 
cou
 = 0;

177 
ut32_t
 
busyus
 = 0;

178 
EStus
 
us
 = 
SUCCESS
;

179 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

180 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

181 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

184 
nbvidbsda
 = 8 * (
In
 % 4);

187 
nbvidbskey
 = 8 * (
Keyn
 % 4);

190 
	`HASH_DeIn
();

193 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

194 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

196 if(
Keyn
 > 64)

199 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

204 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

206 
	`HASH_In
(&
MD5_HASH_InSuu
);

209 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

212 
i
=0; i<
Keyn
; i+=4)

214 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SDige
();

224 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

225 
cou
++;

226 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

228 i(
busyus
 !
RESET
)

230 
us
 = 
ERROR
;

235 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

238 
i
=0; i<
In
; i+=4)

240 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

241 
puddr
+=4;

245 
	`HASH_SDige
();

248 
cou
 =0;

251 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

265 
keyaddr
 = (
ut32_t
)
Key
;

266 
i
=0; i<
Keyn
; i+=4)

268 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SDige
();

276 
cou
 =0;

279 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

280 
cou
++;

281 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

283 i(
busyus
 !
RESET
)

285 
us
 = 
ERROR
;

290 
	`HASH_GDige
(&
MD5_MesgeDige
);

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

301  
us
;

302 
	}
}

	@src/stm32f4xx_hash_sha1.c

47 
	~"m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

95 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

96 
HASH_MsgDige
 
SHA1_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

106 
nbvidbsda
 = 8 * (
In
 % 4);

109 
	`HASH_DeIn
();

112 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

113 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

115 
	`HASH_In
(&
SHA1_HASH_InSuu
);

118 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

121 
i
=0; i<
In
; i+=4)

123 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

124 
puddr
+=4;

128 
	`HASH_SDige
();

133 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

134 
cou
++;

135 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

137 i(
busyus
 !
RESET
)

139 
us
 = 
ERROR
;

144 
	`HASH_GDige
(&
SHA1_MesgeDige
);

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

148 
ouuddr
+=4;

149 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

150 
ouuddr
+=4;

151 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

152 
ouuddr
+=4;

153 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

155  
us
;

156 
	}
}

169 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

170 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

172 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

173 
HASH_MsgDige
 
SHA1_MesgeDige
;

174 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

175 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

176 
ut32_t
 
i
 = 0;

177 
__IO
 
ut32_t
 
cou
 = 0;

178 
ut32_t
 
busyus
 = 0;

179 
EStus
 
us
 = 
SUCCESS
;

180 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

181 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

182 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

185 
nbvidbsda
 = 8 * (
In
 % 4);

188 
nbvidbskey
 = 8 * (
Keyn
 % 4);

191 
	`HASH_DeIn
();

194 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

195 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

197 if(
Keyn
 > 64)

200 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

205 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

207 
	`HASH_In
(&
SHA1_HASH_InSuu
);

210 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

213 
i
=0; i<
Keyn
; i+=4)

215 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SDige
();

225 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

226 
cou
++;

227 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

229 i(
busyus
 !
RESET
)

231 
us
 = 
ERROR
;

236 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

239 
i
=0; i<
In
; i+=4)

241 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

242 
puddr
+=4;

246 
	`HASH_SDige
();

250 
cou
 =0;

253 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

254 
cou
++;

255 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

257 i(
busyus
 !
RESET
)

259 
us
 = 
ERROR
;

264 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

267 
keyaddr
 = (
ut32_t
)
Key
;

268 
i
=0; i<
Keyn
; i+=4)

270 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SDige
();

278 
cou
 =0;

281 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

282 
cou
++;

283 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

285 i(
busyus
 !
RESET
)

287 
us
 = 
ERROR
;

292 
	`HASH_GDige
(&
SHA1_MesgeDige
);

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

300 
ouuddr
+=4;

301 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

305  
us
;

306 
	}
}

	@src/stm32f4xx_i2c.c

92 
	~"m32f4xx_i2c.h
"

93 
	~"m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

108 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

109 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

137 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

140 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

149 i(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

158 i(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

182 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

183 
ut16_t
 
su
 = 0x04;

184 
ut32_t
 
pk1
 = 8000000;

185 
RCC_ClocksTyDef
 
rcc_ocks
;

187 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

189 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

190 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

191 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

192 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

193 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

197 
tmeg
 = 
I2Cx
->
CR2
;

199 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GClocksFq
(&
rcc_ocks
);

202 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

204 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

205 
tmeg
 |
eqnge
;

207 
I2Cx
->
CR2
 = 
tmeg
;

211 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

214 
tmeg
 = 0;

217 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

220 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

222 i(
su
 < 0x04)

225 
su
 = 0x04;

228 
tmeg
 |
su
;

230 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

237 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

245 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

247 
su
 |
I2C_DutyCye_16_9
;

251 i((
su
 & 
I2C_CCR_CCR
) == 0)

254 
su
 |(
ut16_t
)0x0001;

257 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tmeg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tmeg
 = 
I2Cx
->
CR1
;

271 
tmeg
 &
CR1_CLEAR_MASK
;

275 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tmeg
;

281 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

282 
	}
}

289 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

293 
I2C_InSu
->
I2C_ClockSed
 = 5000;

295 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

299 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

301 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

303 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

316 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

347 i(
NewS
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
)

373 
ut16_t
 
tmeg
 = 0;

376 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigFr
));

380 
tmeg
 = 
I2Cx
->
FLTR
;

383 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_DNF
);

386 
tmeg
 |(
ut16_t
)((ut16_t)
I2C_DigFr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tmeg
;

390 
	}
}

399 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 i(
NewS
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

454 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

457 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

460 
Addss
 |
I2C_OAR1_ADD0
;

465 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addss
;

469 
	}
}

478 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

483 i(
NewS
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

503 
ut16_t
 
tmeg
 = 0;

506 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tmeg
 = 
I2Cx
->
OAR2
;

512 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

515 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tmeg
;

519 
	}
}

528 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

631 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

633 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

643 
	}
}

666 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

669 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

673 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

683 
	}
}

694 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

697 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

699 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

721 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

723 i(
NewS
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

759 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
Da
;

762 
	}
}

769 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

772 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ut8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

836 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

846 
	}
}

855 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

880 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

913 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

915 i(
NewS
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

937 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1074 
__IO
 
ut32_t
 
tmp
 = 0;

1077 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1080 
tmp
 = (
ut32_t

I2Cx
;

1081 
tmp
 +
I2C_Regi
;

1084  (*(
__IO
 
ut16_t
 *
tmp
);

1085 
	}
}

1099 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1104 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i(
NewS
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1116 
	}
}

1158 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1160 
ut32_t
 
ϡevt
 = 0;

1161 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1162 
EStus
 
us
 = 
ERROR
;

1165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
ag1
 = 
I2Cx
->
SR1
;

1170 
ag2
 = 
I2Cx
->
SR2
;

1171 
ag2
 = flag2 << 16;

1174 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1177 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
us
 = 
SUCCESS
;

1185 
us
 = 
ERROR
;

1188  
us
;

1189 
	}
}

1206 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1208 
ut32_t
 
ϡevt
 = 0;

1209 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1212 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
ag1
 = 
I2Cx
->
SR1
;

1216 
ag2
 = 
I2Cx
->
SR2
;

1217 
ag2
 = flag2 << 16;

1220 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1223  
ϡevt
;

1224 
	}
}

1261 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1263 
FgStus
 
bus
 = 
RESET
;

1264 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1267 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba
 = (
ut32_t
)
I2Cx
;

1274 
i2eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2eg
 != 0)

1282 
i2cxba
 += 0x14;

1287 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1289 
i2cxba
 += 0x18;

1292 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1295 
bus
 = 
SET
;

1300 
bus
 = 
RESET
;

1304  
bus
;

1305 
	}
}

1338 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1340 
ut32_t
 
agpos
 = 0;

1342 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1374 
ITStus
 
bus
 = 
RESET
;

1375 
ut32_t
 
abˡus
 = 0;

1378 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1432 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1434 
ut32_t
 
agpos
 = 0;

1436 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1444 
	}
}

	@src/stm32f4xx_iwdg.c

85 
	~"m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

132 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

135 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

136 
IWDG
->
KR
 = 
IWDG_WreAcss
;

137 
	}
}

152 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

155 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

156 
IWDG
->
PR
 = 
IWDG_Psr
;

157 
	}
}

165 
	$IWDG_SRd
(
ut16_t
 
Rd
)

168 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

169 
IWDG
->
RLR
 = 
Rd
;

170 
	}
}

178 
	$IWDG_RdCou
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_Eb
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

235 
FgStus
 
bus
 = 
RESET
;

237 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

247  
bus
;

248 
	}
}

	@src/stm32f4xx_ltdc.c

76 
	~"m32f4xx_dc.h
"

77 
	~"m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
ut32_t
)0x0FFE888F

	)

129 
	$LTDC_DeIn
()

132 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
)

148 
ut32_t
 
hizڏlsync
 = 0;

149 
ut32_t
 
accumuϋdHBP
 = 0;

150 
ut32_t
 
accumuϋdaiveW
 = 0;

151 
ut32_t
 
tٮwidth
 = 0;

152 
ut32_t
 
backg
 = 0;

153 
ut32_t
 
backd
 = 0;

156 
	`as_m
(
	`IS_LTDC_HSYNC
(
LTDC_InSu
->
LTDC_HizڏlSync
));

157 
	`as_m
(
	`IS_LTDC_VSYNC
(
LTDC_InSu
->
LTDC_VtilSync
));

158 
	`as_m
(
	`IS_LTDC_AHBP
(
LTDC_InSu
->
LTDC_AccumuϋdHBP
));

159 
	`as_m
(
	`IS_LTDC_AVBP
(
LTDC_InSu
->
LTDC_AccumuϋdVBP
));

160 
	`as_m
(
	`IS_LTDC_AAH
(
LTDC_InSu
->
LTDC_AccumuϋdAiveH
));

161 
	`as_m
(
	`IS_LTDC_AAW
(
LTDC_InSu
->
LTDC_AccumuϋdAiveW
));

162 
	`as_m
(
	`IS_LTDC_TOTALH
(
LTDC_InSu
->
LTDC_TٮHeigh
));

163 
	`as_m
(
	`IS_LTDC_TOTALW
(
LTDC_InSu
->
LTDC_TٮWidth
));

164 
	`as_m
(
	`IS_LTDC_HSPOL
(
LTDC_InSu
->
LTDC_HSPެy
));

165 
	`as_m
(
	`IS_LTDC_VSPOL
(
LTDC_InSu
->
LTDC_VSPެy
));

166 
	`as_m
(
	`IS_LTDC_DEPOL
(
LTDC_InSu
->
LTDC_DEPެy
));

167 
	`as_m
(
	`IS_LTDC_PCPOL
(
LTDC_InSu
->
LTDC_PCPެy
));

168 
	`as_m
(
	`IS_LTDC_BackBlueVue
(
LTDC_InSu
->
LTDC_BackgroundBlueVue
));

169 
	`as_m
(
	`IS_LTDC_BackGVue
(
LTDC_InSu
->
LTDC_BackgroundGVue
));

170 
	`as_m
(
	`IS_LTDC_BackRedVue
(
LTDC_InSu
->
LTDC_BackgroundRedVue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
hizڏlsync
 = (
LTDC_InSu
->
LTDC_HizڏlSync
 << 16);

175 
LTDC
->
SSCR
 |(
hizڏlsync
 | 
LTDC_InSu
->
LTDC_VtilSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuϋdHBP
 = (
LTDC_InSu
->
LTDC_AccumuϋdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuϋdHBP
 | 
LTDC_InSu
->
LTDC_AccumuϋdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuϋdaiveW
 = (
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuϋdaiveW
 | 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tٮwidth
 = (
LTDC_InSu
->
LTDC_TٮWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tٮwidth
 | 
LTDC_InSu
->
LTDC_TٮHeigh
);

192 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
ut32_t
)(
LTDC_InSu
->
LTDC_HSPެy
 | LTDC_InSu->
LTDC_VSPެy
 | \

194 
LTDC_InSu
->
LTDC_DEPެy
 | LTDC_InSu->
LTDC_PCPެy
);

197 
backg
 = (
LTDC_InSu
->
LTDC_BackgroundGVue
 << 8);

198 
backd
 = (
LTDC_InSu
->
LTDC_BackgroundRedVue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backd
 | 
backg
 | 
LTDC_InSu
->
LTDC_BackgroundBlueVue
);

202 
	}
}

211 
	$LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
)

214 
LTDC_InSu
->
LTDC_HSPެy
 = 
LTDC_HSPެy_AL
;

215 
LTDC_InSu
->
LTDC_VSPެy
 = 
LTDC_VSPެy_AL
;

216 
LTDC_InSu
->
LTDC_DEPެy
 = 
LTDC_DEPެy_AL
;

217 
LTDC_InSu
->
LTDC_PCPެy
 = 
LTDC_PCPެy_IPC
;

218 
LTDC_InSu
->
LTDC_HizڏlSync
 = 0x00;

219 
LTDC_InSu
->
LTDC_VtilSync
 = 0x00;

220 
LTDC_InSu
->
LTDC_AccumuϋdHBP
 = 0x00;

221 
LTDC_InSu
->
LTDC_AccumuϋdVBP
 = 0x00;

222 
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 = 0x00;

223 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
 = 0x00;

224 
LTDC_InSu
->
LTDC_TٮWidth
 = 0x00;

225 
LTDC_InSu
->
LTDC_TٮHeigh
 = 0x00;

226 
LTDC_InSu
->
LTDC_BackgroundRedVue
 = 0x00;

227 
LTDC_InSu
->
LTDC_BackgroundGVue
 = 0x00;

228 
LTDC_InSu
->
LTDC_BackgroundBlueVue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
FuniڮS
 
NewS
)

241 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

243 i(
NewS
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DhCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

267 i(
NewS
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTyDef
 
	$LTDC_GRGBWidth
()

288 
LTDC_RGBTyDef
 
LTDC_RGB_InSu
;

290 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

292 
LTDC_RGB_InSu
.
LTDC_BlueWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InSu
.
LTDC_GWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InSu
.
LTDC_RedWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InSu
;

297 
	}
}

306 
	$LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
)

308 
LTDC_RGB_InSu
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InSu
->
LTDC_GWidth
 = 0x02;

310 
LTDC_RGB_InSu
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
)

323 
	`as_m
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosiCfig
));

326 
LTDC
->
LIPCR
 = (
ut32_t
)
LTDC_LIPosiCfig
;

327 
	}
}

338 
	$LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
)

341 
	`as_m
(
	`IS_LTDC_RELOAD
(
LTDC_Rd
));

344 
LTDC
->
SRCR
 = (
ut32_t
)
LTDC_Rd
;

345 
	}
}

359 
	$LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
)

362 
ut32_t
 
whpos
 = 0;

363 
ut32_t
 
wvpos
 = 0;

364 
ut32_t
 
dcg
 = 0;

365 
ut32_t
 
ded
 = 0;

366 
ut32_t
 
dha
 = 0;

367 
ut32_t
 
cfbp
 = 0;

370 
	`as_m
(
	`IS_LTDC_Pixfm
(
LTDC_Lay_InSu
->
LTDC_PixFm
));

371 
	`as_m
(
	`IS_LTDC_BndgFa1
(
LTDC_Lay_InSu
->
LTDC_BndgFa_1
));

372 
	`as_m
(
	`IS_LTDC_BndgFa2
(
LTDC_Lay_InSu
->
LTDC_BndgFa_2
));

373 
	`as_m
(
	`IS_LTDC_HCONFIGST
(
LTDC_Lay_InSu
->
LTDC_HizڏlS
));

374 
	`as_m
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_HizڏlSt
));

375 
	`as_m
(
	`IS_LTDC_VCONFIGST
(
LTDC_Lay_InSu
->
LTDC_VtilS
));

376 
	`as_m
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_VtilSt
));

377 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCBlue
));

378 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCG
));

379 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCRed
));

380 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCAha
));

381 
	`as_m
(
	`IS_LTDC_CFBP
(
LTDC_Lay_InSu
->
LTDC_CFBPch
));

382 
	`as_m
(
	`IS_LTDC_CFBLL
(
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
));

383 
	`as_m
(
	`IS_LTDC_CFBLNBR
(
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
));

386 
whpos
 = 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 << 16;

387 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layx
->
WHPCR
 = (
LTDC_Lay_InSu
->
LTDC_HizڏlS
 | 
whpos
);

391 
wvpos
 = 
LTDC_Lay_InSu
->
LTDC_VtilSt
 << 16;

392 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layx
->
WVPCR
 = (
LTDC_Lay_InSu
->
LTDC_VtilS
 | 
wvpos
);

396 
LTDC_Layx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layx
->
PFCR
 = (
LTDC_Lay_InSu
->
LTDC_PixFm
);

400 
dcg
 = (
LTDC_Lay_InSu
->
LTDC_DeuCG
 << 8);

401 
ded
 = (
LTDC_Lay_InSu
->
LTDC_DeuCRed
 << 16);

402 
dha
 = (
LTDC_Lay_InSu
->
LTDC_DeuCAha
 << 24);

403 
LTDC_Layx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layx
->
DCCR
 = (
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 | 
dcg
 | \

405 
ded
 | 
dha
);

408 
LTDC_Layx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layx
->
CACR
 = (
LTDC_Lay_InSu
->
LTDC_CڡtAha
);

412 
LTDC_Layx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layx
->
BFCR
 = (
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 | LTDC_Lay_InSu->
LTDC_BndgFa_2
);

416 
LTDC_Layx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layx
->
CFBAR
 = (
LTDC_Lay_InSu
->
LTDC_CFBSAdss
);

420 
cfbp
 = (
LTDC_Lay_InSu
->
LTDC_CFBPch
 << 16);

421 
LTDC_Layx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layx
->
CFBLR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 | 
cfbp
);

425 
LTDC_Layx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layx
->
CFBLNR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
);

428 
	}
}

437 
	$LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
)

442 
LTDC_Lay_InSu
->
LTDC_HizڏlS
 = 0x00;

443 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 = 0x00;

446 
LTDC_Lay_InSu
->
LTDC_VtilS
 = 0x00;

447 
LTDC_Lay_InSu
->
LTDC_VtilSt
 = 0x00;

450 
LTDC_Lay_InSu
->
LTDC_PixFm
 = 
LTDC_Pixfm_ARGB8888
;

453 
LTDC_Lay_InSu
->
LTDC_CڡtAha
 = 0xFF;

456 
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 = 0x00;

457 
LTDC_Lay_InSu
->
LTDC_DeuCG
 = 0x00;

458 
LTDC_Lay_InSu
->
LTDC_DeuCRed
 = 0x00;

459 
LTDC_Lay_InSu
->
LTDC_DeuCAha
 = 0x00;

462 
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 = 
LTDC_BndgFa1_PAxCA
;

463 
LTDC_Lay_InSu
->
LTDC_BndgFa_2
 = 
LTDC_BndgFa2_PAxCA
;

466 
LTDC_Lay_InSu
->
LTDC_CFBSAdss
 = 0x00;

469 
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 = 0x00;

470 
LTDC_Lay_InSu
->
LTDC_CFBPch
 = 0x00;

473 
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
 = 0x00;

474 
	}
}

486 
	$LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

491 i(
NewS
 !
DISABLE
)

494 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTyDef
 
	$LTDC_GPosStus
()

513 
LTDC_PosTyDef
 
LTDC_Pos_InSu
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InSu
.
LTDC_POSX
 = (
ut32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InSu
.
LTDC_POSY
 = (
ut32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InSu
;

521 
	}
}

530 
	$LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
)

532 
LTDC_Pos_InSu
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InSu
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FgStus
 
	$LTDC_GCDStus
(
ut32_t
 
LTDC_CD
)

549 
FgStus
 
bus
;

552 
	`as_m
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i((
LTDC
->
CDSR
 & 
LTDC_CD
!(
ut32_t
)
RESET
)

556 
bus
 = 
SET
;

560 
bus
 = 
RESET
;

562  
bus
;

563 
	}
}

574 
	$LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
)

576 
ut32_t
 
ckg
 = 0;

577 
ut32_t
 
ckd
 = 0;

580 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
));

582 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyG
));

583 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
));

585 i(
NewS
 !
DISABLE
)

588 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_COLKEN
;

591 
ckg
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 << 8);

592 
ckd
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 << 16);

593 
LTDC_Layx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layx
->
CKCR
 |(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 | 
ckg
 | 
ckd
);

599 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

604 
	}
}

613 
	$LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
)

616 
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 = 0x00;

617 
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 = 0x00;

618 
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

634 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

636 i(
NewS
 !
DISABLE
)

639 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

649 
	}
}

660 
	$LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

662 
ut32_t
 
g
 = 0;

663 
ut32_t
 
d
 = 0;

664 
ut32_t
 
udd
 = 0;

667 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
));

668 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_RedVue
));

669 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_GVue
));

670 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_BlueVue
));

673 
g
 = (
LTDC_CLUT_InSu
->
LTDC_GVue
 << 8);

674 
d
 = (
LTDC_CLUT_InSu
->
LTDC_RedVue
 << 16);

675 
udd
 = (
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 << 24);

676 
LTDC_Layx
->
CLUTWR
 = (
udd
 | 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 | \

677 
g
 | 
d
);

678 
	}
}

687 
	$LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

690 
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 = 0x00;

691 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 = 0x00;

692 
LTDC_CLUT_InSu
->
LTDC_GVue
 = 0x00;

693 
LTDC_CLUT_InSu
->
LTDC_RedVue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
)

710 
ut32_t
 
meg
, 
mp
;

711 
ut32_t
 
hizڏl_t
;

712 
ut32_t
 
hizڏl_
;

713 
ut32_t
 
vtil_t
;

714 
ut32_t
 
vtil_
;

716 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
meg
 = 
LTDC
->
BPCR
;

721 
hizڏl_t
 = (
meg
 >> 16+ 1 + 
OfftX
;

722 
vtil_t
 = (
meg
 & 0xFFFF+ 1 + 
OfftY
;

727 
meg
 = 
LTDC_Layx
->
PFCR
;

729 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

731 
mp
 = 4;

733 i(
meg
 =
LTDC_Pixfm_RGB888
)

735 
mp
 = 3;

737 i((
meg
 =
LTDC_Pixfm_ARGB4444
) ||

738 (
meg
 =
LTDC_Pixfm_RGB565
) ||

739 (
meg
 =
LTDC_Pixfm_ARGB1555
) ||

740 (
meg
 =
LTDC_Pixfm_AL88
))

742 
mp
 = 2;

746 
mp
 = 1;

749 
meg
 = 
LTDC_Layx
->
CFBLR
;

750 
hizڏl_
 = (((
meg
 & 0x1FFF- 3)/
mp
+ 
hizڏl_t
 - 1;

752 
meg
 = 
LTDC_Layx
->
CFBLNR
;

753 
vtil_
 = (
meg
 & 0x7FF+ 
vtil_t
 - 1;

755 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

756 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

757 
	}
}

768 
	$LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
)

771 
LTDC_Layx
->
CACR
 = 
CڡtAha
;

772 
	}
}

783 
	$LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
)

786 
LTDC_Layx
->
CFBAR
 = 
Addss
;

787 
	}
}

799 
	$LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
)

802 
ut8_t
 
mp
;

803 
ut32_t
 
meg
;

804 
ut32_t
 
hizڏl_t
;

805 
ut32_t
 
hizڏl_
;

806 
ut32_t
 
vtil_t
;

807 
ut32_t
 
vtil_
;

809 
meg
 = 
LTDC_Layx
->
PFCR
;

811 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

813 
mp
 = 4;

815 i(
meg
 =
LTDC_Pixfm_RGB888
)

817 
mp
 = 3;

819 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

820 (
meg
 =
LTDC_Pixfm_RGB565
) || \

821 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

822 (
meg
 =
LTDC_Pixfm_AL88
))

824 
mp
 = 2;

828 
mp
 = 1;

832 
meg
 = 
LTDC_Layx
->
WHPCR
;

833 
hizڏl_t
 = (
meg
 & 0x1FFF);

834 
hizڏl_
 = 
Width
 + 
hizڏl_t
 - 1;

836 
meg
 = 
LTDC_Layx
->
WVPCR
;

837 
vtil_t
 = (
meg
 & 0x1FFF);

838 
vtil_
 = 
Height
 + 
vtil_t
 - 1;

840 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

841 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

844 
LTDC_Layx
->
CFBLR
 = ((
Width
 * 
mp
) << 16) | ((Width *emp) + 3);

847 
LTDC_Layx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
)

864 
ut8_t
 
mp
;

865 
ut32_t
 
meg
;

867 
meg
 = 
LTDC_Layx
->
PFCR
;

869 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

871 
mp
 = 4;

873 i(
meg
 =
LTDC_Pixfm_RGB888
)

875 
mp
 = 3;

877 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

878 (
meg
 =
LTDC_Pixfm_RGB565
) || \

879 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

880 (
meg
 =
LTDC_Pixfm_AL88
))

882 
mp
 = 2;

886 
mp
 = 1;

889 
meg
 = (
LTDC_Layx
->
CFBLR
 >> 16);

890 
meg
 = (meg / 
mp
);

892 i(
PixFm
 =
LTDC_Pixfm_ARGB8888
)

894 
mp
 = 4;

896 i(
PixFm
 =
LTDC_Pixfm_RGB888
)

898 
mp
 = 3;

900 i((
PixFm
 =
LTDC_Pixfm_ARGB4444
) || \

901 (
PixFm
 =
LTDC_Pixfm_RGB565
) || \

902 (
PixFm
 =
LTDC_Pixfm_ARGB1555
) || \

903 (
PixFm
 =
LTDC_Pixfm_AL88
))

905 
mp
 = 2;

909 
mp
 = 1;

913 
LTDC_Layx
->
CFBLR
 = ((
meg
 * 
mp
) << 16) | ((tempreg *emp) + 3);

916 
LTDC_Layx
->
PFCR
 = 
PixFm
;

918 
	}
}

975 
	$LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
)

978 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

981 i(
NewS
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
ut32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FgStus
 
	$LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
)

1003 
FgStus
 
bus
 = 
RESET
;

1006 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i((
LTDC
->
ISR
 & 
LTDC_FLAG
!(
ut32_t
)
RESET
)

1010 
bus
 = 
SET
;

1014 
bus
 = 
RESET
;

1016  
bus
;

1017 
	}
}

1029 
	$LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
)

1032 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITStus
 
	$LTDC_GITStus
(
ut32_t
 
LTDC_IT
)

1050 
ITStus
 
bus
 = 
RESET
;

1053 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i((
LTDC
->
ISR
 & 
LTDC_IT
!(
ut32_t
)
RESET
)

1057 
bus
 = 
SET
;

1061 
bus
 = 
RESET
;

1064 i(((
LTDC
->
IER
 & 
LTDC_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

1066 
bus
 = 
SET
;

1070 
bus
 = 
RESET
;

1072  
bus
;

1073 
	}
}

1086 
	$LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
)

1089 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_IT
;

1093 
	}
}

	@src/stm32f4xx_pwr.c

38 
	~"m32f4xx_pwr.h
"

39 
	~"m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BNumb
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

63 
	#PVDE_BNumb
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#FPDS_BNumb
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

71 
	#PMODE_BNumb
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

75 
	#ODEN_BNumb
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODEN_BNumb
 * 4))

	)

79 
	#ODSWEN_BNumb
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODSWEN_BNumb
 * 4))

	)

83 
	#MRLVDS_BNumb
 0x0B

	)

84 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRLVDS_BNumb
 * 4))

	)

87 
	#LPLVDS_BNumb
 0x0A

	)

88 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPLVDS_BNumb
 * 4))

	)

93 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

94 
	#EWUP_BNumb
 0x08

	)

95 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

98 
	#BRE_BNumb
 0x09

	)

99 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

104 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFF3FC)

	)

105 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

106 
	#CR_VOS_MASK
 ((
ut32_t
)0xFFFF3FFF)

	)

142 
	$PWR_DeIn
()

144 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

146 
	}
}

157 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

162 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

163 
	}
}

205 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

207 
ut32_t
 
tmeg
 = 0;

210 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

212 
tmeg
 = 
PWR
->
CR
;

215 
tmeg
 &
CR_PLS_MASK
;

218 
tmeg
 |
PWR_PVDLev
;

221 
PWR
->
CR
 = 
tmeg
;

222 
	}
}

230 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

233 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

235 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

236 
	}
}

264 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

267 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

269 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

270 
	}
}

361 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

366 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

367 
	}
}

383 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

385 
ut32_t
 
tmeg
 = 0;

388 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

390 
tmeg
 = 
PWR
->
CR
;

393 
tmeg
 &
CR_VOS_MASK
;

396 
tmeg
 |
PWR_Regut_Vޏge
;

399 
PWR
->
CR
 = 
tmeg
;

400 
	}
}

418 
	$PWR_OvDriveCmd
(
FuniڮS
 
NewS
)

421 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

424 *(
__IO
 
ut32_t
 *
CR_ODEN_BB
 = (ut32_t)
NewS
;

425 
	}
}

436 
	$PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
)

439 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

442 *(
__IO
 
ut32_t
 *
CR_ODSWEN_BB
 = (ut32_t)
NewS
;

443 
	}
}

463 
	$PWR_UndDriveCmd
(
FuniڮS
 
NewS
)

466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

471 
PWR
->
CR
 |(
ut32_t
)
PWR_CR_UDEN
;

476 
PWR
->
CR
 &(
ut32_t
)(~
PWR_CR_UDEN
);

478 
	}
}

489 
	$PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

496 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
ENABLE
;

500 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
DISABLE
;

502 
	}
}

513 
	$PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

516 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

518 i(
NewS
 !
DISABLE
)

520 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
ENABLE
;

524 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
DISABLE
;

526 
	}
}

555 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

558 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

560 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

561 
	}
}

701 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

703 
ut32_t
 
tmeg
 = 0;

706 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

707 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

710 
tmeg
 = 
PWR
->
CR
;

712 
tmeg
 &
CR_DS_MASK
;

715 
tmeg
 |
PWR_Regut
;

718 
PWR
->
CR
 = 
tmeg
;

721 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

724 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

727 
	`__WFI
();

732 
	`__WFE
();

735 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

736 
	}
}

765 
	$PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

767 
ut32_t
 
tmeg
 = 0;

770 
	`as_m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Regut
));

771 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

774 
tmeg
 = 
PWR
->
CR
;

776 
tmeg
 &
CR_DS_MASK
;

779 
tmeg
 |
PWR_Regut
;

782 
PWR
->
CR
 = 
tmeg
;

785 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

788 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

791 
	`__WFI
();

796 
	`__WFE
();

799 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

800 
	}
}

814 
	$PWR_ESTANDBYMode
()

817 
PWR
->
CR
 |
PWR_CR_PDDS
;

820 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

823 #i
	`defed
 ( 
__CC_ARM
 )

824 
	`__f_es
();

827 
	`__WFI
();

828 
	}
}

874 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

876 
FgStus
 
bus
 = 
RESET
;

879 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

881 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

883 
bus
 = 
SET
;

887 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

902 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

905 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

907 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

908 i(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

910 
PWR
->
CR
 |
PWR_FLAG
 << 2;

914 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

918 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

919 
PWR
->
CR
 |
PWR_FLAG
 << 2;

921 
	}
}

	@src/stm32f4xx_rcc.c

59 
	~"m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BNumb
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

80 
	#CSSON_BNumb
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#PLLON_BNumb
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#PLLI2SON_BNumb
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

90 
	#PLLSAION_BNumb
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLSAION_BNumb
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BNumb
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

105 
	#BDRST_BNumb
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BNumb
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BNumb
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32+ (
TIMPRE_BNumb
 * 4))

	)

121 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

122 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

125 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

128 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

131 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

134 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

137 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

141 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

213 
	$RCC_DeIn
()

216 
RCC
->
CR
 |(
ut32_t
)0x00000001;

219 
RCC
->
CFGR
 = 0x00000000;

222 
RCC
->
CR
 &(
ut32_t
)0xEAF6FFFF;

225 
RCC
->
PLLCFGR
 = 0x24003010;

228 
RCC
->
PLLI2SCFGR
 = 0x20003000;

231 
RCC
->
PLLSAICFGR
 = 0x24003000;

234 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

237 
RCC
->
CIR
 = 0x00000000;

240 
RCC
->
DCKCFGR
 = 0x00000000;

241 
	}
}

263 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

266 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

269 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

272 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

273 
	}
}

287 
EStus
 
	$RCC_WaFHSESUp
()

289 
__IO
 
ut32_t
 
tupcou
 = 0;

290 
EStus
 
us
 = 
ERROR
;

291 
FgStus
 
hus
 = 
RESET
;

295 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

296 
tupcou
++;

297 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

299 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

301 
us
 = 
SUCCESS
;

305 
us
 = 
ERROR
;

307  (
us
);

308 
	}
}

318 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

320 
ut32_t
 
tmeg
 = 0;

322 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

324 
tmeg
 = 
RCC
->
CR
;

327 
tmeg
 &~
RCC_CR_HSITRIM
;

330 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

333 
RCC
->
CR
 = 
tmeg
;

334 
	}
}

354 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

357 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

359 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

360 
	}
}

379 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

382 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

386 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

389 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

392 
RCC_LSE
)

394 
RCC_LSE_ON
:

396 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

398 
RCC_LSE_Byss
:

400 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

405 
	}
}

419 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

422 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

424 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

425 
	}
}

462 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

465 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

466 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

467 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

468 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

469 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

471 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

472 (
PLLQ
 << 24);

473 
	}
}

485 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

488 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

489 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

490 
	}
}

492 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

515 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

518 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

519 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

521 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

522 
	}
}

524 #i
defed
 (
STM32F411xE
)

552 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
)

555 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

556 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

557 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

559 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28| 
PLLI2SM
;

560 
	}
}

562 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

588 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

591 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

592 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

593 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

595 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

596 
	}
}

606 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

610 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

611 
	}
}

635 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

638 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

639 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

641 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

642 
	}
}

653 
	$RCC_PLLSAICmd
(
FuniڮS
 
NewS
)

656 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

657 *(
__IO
 
ut32_t
 *
CR_PLLSAION_BB
 = (ut32_t)
NewS
;

658 
	}
}

671 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

674 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

675 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

676 
	}
}

696 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

698 
ut32_t
 
tmeg
 = 0;

701 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

702 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

704 
tmeg
 = 
RCC
->
CFGR
;

707 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

710 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

713 
RCC
->
CFGR
 = 
tmeg
;

714 
	}
}

734 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

736 
ut32_t
 
tmeg
 = 0;

739 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

740 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

742 
tmeg
 = 
RCC
->
CFGR
;

745 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

748 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

751 
RCC
->
CFGR
 = 
tmeg
;

752 
	}
}

929 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

931 
ut32_t
 
tmeg
 = 0;

934 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

936 
tmeg
 = 
RCC
->
CFGR
;

939 
tmeg
 &~
RCC_CFGR_SW
;

942 
tmeg
 |
RCC_SYSCLKSour
;

945 
RCC
->
CFGR
 = 
tmeg
;

946 
	}
}

957 
ut8_t
 
	$RCC_GSYSCLKSour
()

959  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

960 
	}
}

982 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

984 
ut32_t
 
tmeg
 = 0;

987 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

989 
tmeg
 = 
RCC
->
CFGR
;

992 
tmeg
 &~
RCC_CFGR_HPRE
;

995 
tmeg
 |
RCC_SYSCLK
;

998 
RCC
->
CFGR
 = 
tmeg
;

999 
	}
}

1014 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

1016 
ut32_t
 
tmeg
 = 0;

1019 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1021 
tmeg
 = 
RCC
->
CFGR
;

1024 
tmeg
 &~
RCC_CFGR_PPRE1
;

1027 
tmeg
 |
RCC_HCLK
;

1030 
RCC
->
CFGR
 = 
tmeg
;

1031 
	}
}

1045 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

1047 
ut32_t
 
tmeg
 = 0;

1050 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1052 
tmeg
 = 
RCC
->
CFGR
;

1055 
tmeg
 &~
RCC_CFGR_PPRE2
;

1058 
tmeg
 |
RCC_HCLK
 << 3;

1061 
RCC
->
CFGR
 = 
tmeg
;

1062 
	}
}

1097 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1099 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

1102 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1104 
tmp
)

1107 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1110 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1117 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1118 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1120 i(
lsour
 != 0)

1123 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1128 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1131 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1132 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1135 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1141 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1142 
tmp
 =mp >> 4;

1143 
esc
 = 
APBAHBPscTab
[
tmp
];

1145 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1148 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1149 
tmp
 =mp >> 10;

1150 
esc
 = 
APBAHBPscTab
[
tmp
];

1152 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1155 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1156 
tmp
 =mp >> 13;

1157 
esc
 = 
APBAHBPscTab
[
tmp
];

1159 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1160 
	}
}

1222 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1224 
ut32_t
 
tmeg
 = 0;

1227 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1229 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

1231 
tmeg
 = 
RCC
->
CFGR
;

1234 
tmeg
 &~
RCC_CFGR_RTCPRE
;

1237 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

1240 
RCC
->
CFGR
 = 
tmeg
;

1244 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1245 
	}
}

1254 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1257 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1259 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1260 
	}
}

1271 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1274 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1275 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1276 
	}
}

1288 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1291 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1293 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1294 
	}
}

1309 
	$RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
)

1311 
ut32_t
 
tmeg
 = 0;

1314 
	`as_m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1316 
tmeg
 = 
RCC
->
DCKCFGR
;

1319 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1322 
tmeg
 |(
RCC_PLLI2SDivQ
 - 1);

1325 
RCC
->
DCKCFGR
 = 
tmeg
;

1326 
	}
}

1341 
	$RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
)

1343 
ut32_t
 
tmeg
 = 0;

1346 
	`as_m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1348 
tmeg
 = 
RCC
->
DCKCFGR
;

1351 
tmeg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1354 
tmeg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1357 
RCC
->
DCKCFGR
 = 
tmeg
;

1358 
	}
}

1377 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1379 
ut32_t
 
tmeg
 = 0;

1382 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1384 
tmeg
 = 
RCC
->
DCKCFGR
;

1387 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1390 
tmeg
 |
RCC_SAIBlockACLKSour
;

1393 
RCC
->
DCKCFGR
 = 
tmeg
;

1394 
	}
}

1413 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1415 
ut32_t
 
tmeg
 = 0;

1418 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1420 
tmeg
 = 
RCC
->
DCKCFGR
;

1423 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1426 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1429 
RCC
->
DCKCFGR
 = 
tmeg
;

1430 
	}
}

1446 
	$RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
)

1448 
ut32_t
 
tmeg
 = 0;

1451 
	`as_m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1453 
tmeg
 = 
RCC
->
DCKCFGR
;

1456 
tmeg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1459 
tmeg
 |
RCC_PLLSAIDivR
;

1462 
RCC
->
DCKCFGR
 = 
tmeg
;

1463 
	}
}

1483 
	$RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
)

1486 
	`as_m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPsr
));

1488 *(
__IO
 
ut32_t
 *
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPsr
;

1490 
	}
}

1526 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1529 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1532 i(
NewS
 !
DISABLE
)

1534 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1538 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1540 
	}
}

1558 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1561 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 i(
NewS
 !
DISABLE
)

1566 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1570 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1572 
	}
}

1586 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1589 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1592 i(
NewS
 !
DISABLE
)

1594 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

1598 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

1600 
	}
}

1638 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1641 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1642 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1644 i(
NewS
 !
DISABLE
)

1646 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1650 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1652 
	}
}

1683 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1686 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1687 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1689 i(
NewS
 !
DISABLE
)

1691 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1695 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1697 
	}
}

1725 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1728 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

1729 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1731 i(
NewS
 !
DISABLE
)

1733 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

1737 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

1739 
	}
}

1754 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1757 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1758 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1760 i(
NewS
 !
DISABLE
)

1762 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

1766 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

1768 
	}
}

1779 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1782 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1783 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1785 i(
NewS
 !
DISABLE
)

1787 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

1791 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

1793 
	}
}

1828 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1831 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1832 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1833 i(
NewS
 !
DISABLE
)

1835 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1839 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1841 
	}
}

1869 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1872 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

1873 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1874 i(
NewS
 !
DISABLE
)

1876 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1880 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1882 
	}
}

1918 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1921 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

1922 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1923 i(
NewS
 !
DISABLE
)

1925 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

1929 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

1931 
	}
}

1950 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1953 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1954 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1955 i(
NewS
 !
DISABLE
)

1957 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

1961 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

1963 
	}
}

1978 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1981 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1982 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1983 i(
NewS
 !
DISABLE
)

1985 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

1989 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

1991 
	}
}

2030 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2033 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2034 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2035 i(
NewS
 !
DISABLE
)

2037 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

2041 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

2043 
	}
}

2075 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2078 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2079 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2080 i(
NewS
 !
DISABLE
)

2082 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

2086 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

2088 
	}
}

2099 
	$RCC_LSEModeCfig
(
ut8_t
 
Mode
)

2102 
	`as_m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2104 if(
Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2106 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2110 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2112 
	}
}

2145 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

2148 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

2149 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2150 i(
NewS
 !
DISABLE
)

2153 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2158 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

2160 
	}
}

2182 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

2184 
ut32_t
 
tmp
 = 0;

2185 
ut32_t
 
ueg
 = 0;

2186 
FgStus
 
bus
 = 
RESET
;

2189 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2192 
tmp
 = 
RCC_FLAG
 >> 5;

2193 i(
tmp
 == 1)

2195 
ueg
 = 
RCC
->
CR
;

2197 i(
tmp
 == 2)

2199 
ueg
 = 
RCC
->
BDCR
;

2203 
ueg
 = 
RCC
->
CSR
;

2207 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2208 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

2210 
bus
 = 
SET
;

2214 
bus
 = 
RESET
;

2217  
bus
;

2218 
	}
}

2227 
	$RCC_CˬFg
()

2230 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2231 
	}
}

2247 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

2249 
ITStus
 
bus
 = 
RESET
;

2252 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2255 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

2257 
bus
 = 
SET
;

2261 
bus
 = 
RESET
;

2264  
bus
;

2265 
	}
}

2281 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

2284 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2288 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2289 
	}
}

	@src/stm32f4xx_rng.c

56 
	~"m32f4xx_g.h
"

57 
	~"m32f4xx_rcc.h
"

99 
	$RNG_DeIn
()

102 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

105 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

106 
	}
}

114 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

117 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

119 i(
NewS
 !
DISABLE
)

122 
RNG
->
CR
 |
RNG_CR_RNGEN
;

127 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

129 
	}
}

176 
ut32_t
 
	$RNG_GRdomNumb
()

179  
RNG
->
DR
;

180 
	}
}

267 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
RNG
->
CR
 |
RNG_CR_IE
;

280 
RNG
->
CR
 &~
RNG_CR_IE
;

282 
	}
}

293 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

295 
FgStus
 
bus
 = 
RESET
;

297 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

300 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

303 
bus
 = 
SET
;

308 
bus
 = 
RESET
;

311  
bus
;

312 
	}
}

326 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

329 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

331 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

332 
	}
}

342 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

344 
ITStus
 
bus
 = 
RESET
;

346 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

349 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

352 
bus
 = 
SET
;

357 
bus
 = 
RESET
;

360  
bus
;

361 
	}
}

372 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

375 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

378 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

379 
	}
}

	@src/stm32f4xx_rtc.c

285 
	~"m32f4xx_c.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

305 
	gRTC_FLAG_ALRBF
 | 
	gRTC_FLAG_ALRAF
 | 
	gRTC_FLAG_INITF
 | \

306 
	gRTC_FLAG_RSF
 | 
	gRTC_FLAG_INITS
 | 
	gRTC_FLAG_WUTWF
 | \

307 
	gRTC_FLAG_ALRBWF
 | 
	gRTC_FLAG_ALRAWF
 | 
	gRTC_FLAG_TAMP1F
 | \

308 
	gRTC_FLAG_RECALPF
 | 
	gRTC_FLAG_SHPF
))

310 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

318 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

319 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

375 
EStus
 
	$RTC_DeIn
()

377 
__IO
 
ut32_t
 
wutcou
 = 0x00;

378 
ut32_t
 
wutwfus
 = 0x00;

379 
EStus
 
us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i(
	`RTC_EInMode
(=
ERROR
)

388 
us
 = 
ERROR
;

393 
RTC
->
TR
 = (
ut32_t
)0x00000000;

394 
RTC
->
DR
 = (
ut32_t
)0x00002101;

396 
RTC
->
CR
 &(
ut32_t
)0x00000007;

401 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou
++;

403 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

405 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

407 
us
 = 
ERROR
;

412 
RTC
->
CR
 &(
ut32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

419 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

424 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaFSynchro
(=
ERROR
)

431 
us
 = 
ERROR
;

435 
us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
us
;

444 
	}
}

457 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

459 
EStus
 
us
 = 
ERROR
;

462 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

463 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

464 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i(
	`RTC_EInMode
(=
ERROR
)

473 
us
 = 
ERROR
;

478 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

483 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

484 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

487 
	`RTC_ExInMode
();

489 
us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
us
;

495 
	}
}

503 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

506 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

509 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

512 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
EStus
 
	$RTC_EInMode
()

554 
__IO
 
ut32_t
 
cou
 = 0x00;

555 
EStus
 
us
 = 
ERROR
;

556 
ut32_t
 
us
 = 0x00;

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

562 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

567 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
cou
++;

569 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

571 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

573 
us
 = 
SUCCESS
;

577 
us
 = 
ERROR
;

582 
us
 = 
SUCCESS
;

585  (
us
);

586 
	}
}

597 
	$RTC_ExInMode
()

600 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
EStus
 
	$RTC_WaFSynchro
()

621 
__IO
 
ut32_t
 
synchrocou
 = 0;

622 
EStus
 
us
 = 
ERROR
;

623 
ut32_t
 
synchrous
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

635 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou
++;

637 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

639 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

641 
us
 = 
SUCCESS
;

645 
us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
us
);

652 
	}
}

662 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

664 
EStus
 
us
 = 
ERROR
;

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i(
	`RTC_EInMode
(=
ERROR
)

676 
us
 = 
ERROR
;

680 i(
NewS
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExInMode
();

693 
us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
us
;

700 
	}
}

710 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

713 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i(
NewS
 !
DISABLE
)

722 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

767 
ut32_t
 
tmeg
 = 0;

768 
EStus
 
us
 = 
ERROR
;

771 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

773 i(
RTC_Fm
 =
RTC_Fm_BIN
)

775 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

777 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

778 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

782 
RTC_TimeSu
->
RTC_H12
 = 0x00;

783 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

785 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

786 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

790 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

792 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

793 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

794 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

798 
RTC_TimeSu
->
RTC_H12
 = 0x00;

799 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

801 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

802 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

806 i(
RTC_Fm
 !
RTC_Fm_BIN
)

808 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

809 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

810 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

811 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

815 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

816 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

817 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

818 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i(
	`RTC_EInMode
(=
ERROR
)

828 
us
 = 
ERROR
;

833 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExInMode
();

839 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

841 if(
	`RTC_WaFSynchro
(=
ERROR
)

843 
us
 = 
ERROR
;

847 
us
 = 
SUCCESS
;

852 
us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
us
;

859 
	}
}

868 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

871 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSu
->
RTC_Hours
 = 0;

873 
RTC_TimeSu
->
RTC_Mus
 = 0;

874 
RTC_TimeSu
->
RTC_Secds
 = 0;

875 
	}
}

887 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

889 
ut32_t
 
tmeg
 = 0;

892 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

895 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

904 i(
RTC_Fm
 =
RTC_Fm_BIN
)

907 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
ut32_t
 
	$RTC_GSubSecd
()

922 
ut32_t
 
tmeg
 = 0;

925 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

928 ((
RTC
->
DR
);

930  (
tmeg
);

931 
	}
}

945 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

947 
ut32_t
 
tmeg
 = 0;

948 
EStus
 
us
 = 
ERROR
;

951 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

953 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

955 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

957 i(
RTC_Fm
 =
RTC_Fm_BIN
)

959 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

960 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

961 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

965 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

966 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

967 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

968 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

969 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

971 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

974 i(
RTC_Fm
 !
RTC_Fm_BIN
)

976 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

977 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

978 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

979 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

983 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

984 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

985 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

986 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i(
	`RTC_EInMode
(=
ERROR
)

996 
us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExInMode
();

1007 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

1009 if(
	`RTC_WaFSynchro
(=
ERROR
)

1011 
us
 = 
ERROR
;

1015 
us
 = 
SUCCESS
;

1020 
us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
us
;

1027 
	}
}

1036 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1039 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1040 
RTC_DeSu
->
RTC_De
 = 1;

1041 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1042 
RTC_DeSu
->
RTC_Yr
 = 0;

1043 
	}
}

1055 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1057 
ut32_t
 
tmeg
 = 0;

1060 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1063 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1072 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1075 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1076 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1077 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1117 
ut32_t
 
tmeg
 = 0;

1120 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1121 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1122 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1123 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1125 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1127 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1129 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1130 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1134 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1135 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1137 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1138 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1140 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1146 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1151 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1153 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1154 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1155 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1159 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1160 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1163 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1164 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1166 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1168 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1169 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1173 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1174 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1179 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1181 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1182 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1183 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1184 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1185 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1186 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1187 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1191 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1192 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1193 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1194 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1195 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1196 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1197 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i(
RTC_Arm
 =
RTC_Arm_A
)

1207 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1211 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1229 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1231 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1232 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1235 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1236 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1239 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1240 
	}
}

1256 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1258 
ut32_t
 
tmeg
 = 0;

1261 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1262 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1265 i(
RTC_Arm
 =
RTC_Arm_A
)

1267 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1271 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1286 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1288 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1289 
RTC_ArmTime
.
RTC_Hours
);

1290 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1291 
RTC_ArmTime
.
RTC_Mus
);

1292 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1293 
RTC_ArmTime
.
RTC_Secds
);

1294 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1312 
__IO
 
ut32_t
 
mcou
 = 0x00;

1313 
ut32_t
 
mus
 = 0x00;

1314 
EStus
 
us
 = 
ERROR
;

1317 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i(
NewS
 !
DISABLE
)

1327 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1329 
us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1339 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1340 
mcou
++;

1341 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1343 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1345 
us
 = 
ERROR
;

1349 
us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
us
;

1357 
	}
}

1404 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1406 
ut32_t
 
tmeg
 = 0;

1409 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1410 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1411 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1420 i(
RTC_Arm
 =
RTC_Arm_A
)

1423 
RTC
->
ALRMASSR
 = 
tmeg
;

1428 
RTC
->
ALRMBSSR
 = 
tmeg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1447 
ut32_t
 
tmeg
 = 0;

1450 i(
RTC_Arm
 =
RTC_Arm_A
)

1452 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1456 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1459  (
tmeg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1524 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
ut32_t
 
	$RTC_GWakeUpCou
()

1545  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1556 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1557 
ut32_t
 
wutwfus
 = 0x00;

1558 
EStus
 
us
 = 
ERROR
;

1561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i(
NewS
 !
DISABLE
)

1570 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1571 
us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1580 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou
++;

1582 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1584 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1586 
us
 = 
ERROR
;

1590 
us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
us
;

1598 
	}
}

1631 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1634 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1635 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
ut32_t
 
	$RTC_GSteOti
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1700 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1701 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1753 
EStus
 
us
 = 
ERROR
;

1756 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1757 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i(
	`RTC_EInMode
(=
ERROR
)

1766 
us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1773 
	`RTC_ExInMode
();

1775 
us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
us
;

1782 
	}
}

1792 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1794 
EStus
 
us
 = 
ERROR
;

1797 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i(
	`RTC_EInMode
(=
ERROR
)

1806 
us
 = 
ERROR
;

1810 i(
NewS
 !
DISABLE
)

1813 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExInMode
();

1823 
us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
us
;

1830 
	}
}

1838 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i(
NewS
 !
DISABLE
)

1850 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1873 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1907 
ut32_t
 
RTC_SmohCibPlusPuls
,

1908 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1910 
EStus
 
us
 = 
ERROR
;

1911 
ut32_t
 
fcou
 = 0;

1914 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1915 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1916 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1928 
fcou
++;

1933 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1936 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1938 
us
 = 
SUCCESS
;

1942 
us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
EStus
)(
us
);

1949 
	}
}

1982 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1984 
ut32_t
 
tmeg
 = 0;

1987 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1991 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i(
NewS
 !
DISABLE
)

1996 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

2000 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2027 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2029 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2032 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2035 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2046 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2051 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2054 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2073  (
ut32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2108 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2109 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2111 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2114 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2119 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2121 
	}
}

2131 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2134 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2137 i(
NewS
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2145 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2147 
	}
}

2162 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2165 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2168 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2172 
	}
}

2196 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2199 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2202 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2206 
	}
}

2219 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2222 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2225 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2229 
	}
}

2239 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2244 i(
NewS
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2267 i(
NewS
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2305 
__IO
 
ut32_t
 
tmp
 = 0;

2308 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2315 
	}
}

2324 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2326 
__IO
 
ut32_t
 
tmp
 = 0;

2329 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
ut32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2366 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2368 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2370 
	}
}

2380 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2383 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2385 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2387 
	}
}

2399 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2402 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2404 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2406 
	}
}

2437 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2439 
EStus
 
us
 = 
ERROR
;

2440 
ut32_t
 
shpfcou
 = 0;

2443 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2444 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2456 
shpfcou
++;

2461 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2467 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2469 if(
	`RTC_WaFSynchro
(=
ERROR
)

2471 
us
 = 
ERROR
;

2475 
us
 = 
SUCCESS
;

2480 
us
 = 
ERROR
;

2485 
us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
EStus
)(
us
);

2492 
	}
}

2557 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2560 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i(
NewS
 !
DISABLE
)

2570 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2605 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2607 
FgStus
 
bus
 = 
RESET
;

2608 
ut32_t
 
tmeg
 = 0;

2611 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2614 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2617 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2619 
bus
 = 
SET
;

2623 
bus
 = 
RESET
;

2625  
bus
;

2626 
	}
}

2641 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2644 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2647 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2648 
	}
}

2661 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2663 
ITStus
 
bus
 = 
RESET
;

2664 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2667 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2670 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2673 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)));

2676 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2679 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2681 
bus
 = 
SET
;

2685 
bus
 = 
RESET
;

2687  
bus
;

2688 
	}
}

2701 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2703 
ut32_t
 
tmeg
 = 0;

2706 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2709 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2712 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2713 
	}
}

2724 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2726 
ut8_t
 
bcdhigh
 = 0;

2728 
Vue
 >= 10)

2730 
bcdhigh
++;

2731 
Vue
 -= 10;

2734  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2735 
	}
}

2742 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2744 
ut8_t
 
tmp
 = 0;

2745 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2746  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2747 
	}
}

	@src/stm32f4xx_sai.c

126 
	~"m32f4xx_i.h
"

127 
	~"m32f4xx_rcc.h
"

142 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFF07C010)

	)

143 
	#FRCR_CLEAR_MASK
 ((
ut32_t
)0xFFF88000)

	)

144 
	#SLOTR_CLEAR_MASK
 ((
ut32_t
)0x0000F020)

	)

182 
	$SAI_DeIn
(
SAI_TyDef
* 
SAIx
)

185 
	`as_m
(
	`IS_SAI_PERIPH
(
SAIx
));

188 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
ENABLE
);

190 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
DISABLE
);

191 
	}
}

205 
	$SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
)

207 
ut32_t
 
tmeg
 = 0;

210 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

213 
	`as_m
(
	`IS_SAI_BLOCK_MODE
(
SAI_InSu
->
SAI_AudioMode
));

214 
	`as_m
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InSu
->
SAI_Proc
));

215 
	`as_m
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InSu
->
SAI_DaSize
));

216 
	`as_m
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InSu
->
SAI_FB
));

217 
	`as_m
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InSu
->
SAI_ClockSobg
));

218 
	`as_m
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InSu
->
SAI_Synchro
));

219 
	`as_m
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InSu
->
SAI_OUTDRIV
));

220 
	`as_m
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InSu
->
SAI_NoDivid
));

221 
	`as_m
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InSu
->
SAI_MaDivid
));

222 
	`as_m
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InSu
->
SAI_FIFOThshd
));

226 
tmeg
 = 
SAI_Block_x
->
CR1
;

228 
tmeg
 &
CR1_CLEAR_MASK
;

240 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_AudioMode
 | SAI_InSu->
SAI_Proc
 |

241 
SAI_InSu
->
SAI_DaSize
 | SAI_InSu->
SAI_FB
 |

242 
SAI_InSu
->
SAI_ClockSobg
 | SAI_InSu->
SAI_Synchro
 |

243 
SAI_InSu
->
SAI_OUTDRIV
 | SAI_InSu->
SAI_NoDivid
 |

244 (
ut32_t
)((
SAI_InSu
->
SAI_MaDivid
) << 20));

246 
SAI_Block_x
->
CR1
 = 
tmeg
;

250 
tmeg
 = 
SAI_Block_x
->
CR2
;

252 
tmeg
 &~(
SAI_xCR2_FTH
);

255 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_FIFOThshd
);

257 
SAI_Block_x
->
CR2
 = 
tmeg
;

258 
	}
}

272 
	$SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

274 
ut32_t
 
tmeg
 = 0;

277 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

280 
	`as_m
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FmeInSu
->
SAI_FmeLgth
));

281 
	`as_m
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FmeInSu
->
SAI_AiveFmeLgth
));

282 
	`as_m
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FmeInSu
->
SAI_FSDefi
));

283 
	`as_m
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FmeInSu
->
SAI_FSPެy
));

284 
	`as_m
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FmeInSu
->
SAI_FSOfft
));

288 
tmeg
 = 
SAI_Block_x
->
FRCR
;

290 
tmeg
 &
FRCR_CLEAR_MASK
;

298 
tmeg
 |(
ut32_t
)((ut32_t)(
SAI_FmeInSu
->
SAI_FmeLgth
 - 1) |

299 
SAI_FmeInSu
->
SAI_FSOfft
 |

300 
SAI_FmeInSu
->
SAI_FSDefi
 |

301 
SAI_FmeInSu
->
SAI_FSPެy
 |

302 (
ut32_t
)((
SAI_FmeInSu
->
SAI_AiveFmeLgth
 - 1) << 8));

305 
SAI_Block_x
->
FRCR
 = 
tmeg
;

306 
	}
}

320 
	$SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
)

322 
ut32_t
 
tmeg
 = 0;

325 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

328 
	`as_m
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlInSu
->
SAI_FBOfft
));

329 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlInSu
->
SAI_SlSize
));

330 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlInSu
->
SAI_SlNumb
));

331 
	`as_m
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlInSu
->
SAI_SlAive
));

335 
tmeg
 = 
SAI_Block_x
->
SLOTR
;

337 
tmeg
 &
SLOTR_CLEAR_MASK
;

344 
tmeg
 |(
ut32_t
)(
SAI_SlInSu
->
SAI_FBOfft
 |

345 
SAI_SlInSu
->
SAI_SlSize
 |

346 
SAI_SlInSu
->
SAI_SlAive
 |

347 (
ut32_t
)((
SAI_SlInSu
->
SAI_SlNumb
 - 1) << 8));

350 
SAI_Block_x
->
SLOTR
 = 
tmeg
;

351 
	}
}

359 
	$SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
)

363 
SAI_InSu
->
SAI_AudioMode
 = 
SAI_Mode_MaTx
;

365 
SAI_InSu
->
SAI_Proc
 = 
SAI_Fe_Proc
;

367 
SAI_InSu
->
SAI_DaSize
 = 
SAI_DaSize_8b
;

369 
SAI_InSu
->
SAI_FB
 = 
SAI_FB_MSB
;

371 
SAI_InSu
->
SAI_ClockSobg
 = 
SAI_ClockSobg_FlgEdge
;

373 
SAI_InSu
->
SAI_Synchro
 = 
SAI_Asynchrous
;

375 
SAI_InSu
->
SAI_OUTDRIV
 = 
SAI_OuutDrive_Dibd
;

377 
SAI_InSu
->
SAI_NoDivid
 = 
SAI_MaDivid_Ebd
;

379 
SAI_InSu
->
SAI_MaDivid
 = 0;

381 
SAI_InSu
->
SAI_FIFOThshd
 = 
SAI_Thshd_FIFOEmy
;

382 
	}
}

390 
	$SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

394 
SAI_FmeInSu
->
SAI_FmeLgth
 = 8;

396 
SAI_FmeInSu
->
SAI_AiveFmeLgth
 = 1;

398 
SAI_FmeInSu
->
SAI_FSDefi
 = 
SAI_FS_SFme
;

400 
SAI_FmeInSu
->
SAI_FSPެy
 = 
SAI_FS_AiveLow
;

402 
SAI_FmeInSu
->
SAI_FSOfft
 = 
SAI_FS_FB
;

403 
	}
}

411 
	$SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
)

415 
SAI_SlInSu
->
SAI_FBOfft
 = 0;

417 
SAI_SlInSu
->
SAI_SlSize
 = 
SAI_SlSize_DaSize
;

419 
SAI_SlInSu
->
SAI_SlNumb
 = 1;

421 
SAI_SlInSu
->
SAI_SlAive
 = 
SAI_Sl_NAive
;

423 
	}
}

432 
	$SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

435 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

436 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

437 i(
NewS
 !
DISABLE
)

440 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

445 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

447 
	}
}

461 
	$SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
)

464 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

465 
	`as_m
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_MoMode
));

467 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

469 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

470 
	}
}

484 
	$SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
)

487 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

488 
	`as_m
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRIS
));

490 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

492 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

494 
	}
}

512 
	$SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
)

515 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

516 
	`as_m
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_ComndgMode
));

518 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

520 
SAI_Block_x
->
CR2
 |
SAI_ComndgMode
;

521 
	}
}

536 
	$SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

539 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

549 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

551 
	}
}

567 
	$SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
)

570 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

571 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuVue
));

574 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

576 
SAI_Block_x
->
CR2
 |
SAI_MuVue
;

577 
	}
}

589 
	$SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
)

592 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

593 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuCou
));

596 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

598 
SAI_Block_x
->
CR2
 |(
SAI_MuCou
 << 7);

599 
	}
}

612 
	$SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
)

615 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

618 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

619 
	}
}

654 
ut32_t
 
	$SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
)

657 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

660  
SAI_Block_x
->
DR
;

661 
	}
}

670 
	$SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
)

673 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

676 
SAI_Block_x
->
DR
 = 
Da
;

677 
	}
}

702 
	$SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

705 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

706 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

708 i(
NewS
 !
DISABLE
)

711 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

716 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

718 
	}
}

846 
	$SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
)

849 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

850 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

851 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

853 i(
NewS
 !
DISABLE
)

856 
SAI_Block_x
->
IMR
 |
SAI_IT
;

861 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

863 
	}
}

879 
FgStus
 
	$SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

881 
FgStus
 
bus
 = 
RESET
;

884 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

885 
	`as_m
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

888 i((
SAI_Block_x
->
SR
 & 
SAI_FLAG
!(
ut32_t
)
RESET
)

891 
bus
 = 
SET
;

896 
bus
 = 
RESET
;

899  
bus
;

900 
	}
}

922 
	$SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

925 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

926 
	`as_m
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

929 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

930 
	}
}

947 
ITStus
 
	$SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

949 
ITStus
 
bus
 = 
RESET
;

950 
ut32_t
 
abˡus
 = 0;

953 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

954 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

957 
abˡus
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

960 i(((
SAI_Block_x
->
SR
 & 
SAI_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

963 
bus
 = 
SET
;

968 
bus
 = 
RESET
;

971  
bus
;

972 
	}
}

994 
	$SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

997 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

998 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1001 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1002 
	}
}

1016 
FuniڮS
 
	$SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1018 
FuniڮS
 
e
 = 
DISABLE
;

1021 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1022 i((
SAI_Block_x
->
CR1
 & (
ut32_t
)
SAI_xCR1_SAIEN
) != 0)

1025 
e
 = 
ENABLE
;

1031 
e
 = 
DISABLE
;

1033  
e
;

1034 
	}
}

1049 
ut32_t
 
	$SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1051 
ut32_t
 
tmeg
 = 0;

1054 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1057 
tmeg
 = (
ut32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1059  
tmeg
;

1060 
	}
}

	@src/stm32f4xx_sdio.c

156 
	~"m32f4xx_sdio.h
"

157 
	~"m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BNumb
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BNumb
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

187 
	#ENCMDCOMPL_BNumb
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

191 
	#NIEN_BNumb
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

195 
	#ATACMD_BNumb
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BNumb
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

205 
	#RWSTART_BNumb
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

209 
	#RWSTOP_BNumb
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

213 
	#RWMOD_BNumb
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

217 
	#SDIOEN_BNumb
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeIn
()

268 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

281 
ut32_t
 
tmeg
 = 0;

284 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

285 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

286 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

287 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

288 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

292 
tmeg
 = 
SDIO
->
CLKCR
;

295 
tmeg
 &
CLKCR_CLEAR_MASK
;

303 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

304 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

305 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

308 
SDIO
->
CLKCR
 = 
tmeg
;

309 
	}
}

317 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

320 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

322 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

323 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

324 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

340 
	}
}

350 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

353 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

355 
SDIO
->
POWER
 = 
SDIO_PowS
;

356 
	}
}

367 
ut32_t
 
	$SDIO_GPowS
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

401 
ut32_t
 
tmeg
 = 0;

404 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

405 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

406 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

407 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

415 
tmeg
 = 
SDIO
->
CMD
;

417 
tmeg
 &
CMD_CLEAR_MASK
;

422 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


423 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tmeg
;

427 
	}
}

435 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

438 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

439 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

441 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

442 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

443 
	}
}

450 
ut8_t
 
	$SDIO_GCommdReڣ
()

452  (
ut8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
ut32_t
 *
tmp
);

475 
	}
}

503 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

505 
ut32_t
 
tmeg
 = 0;

508 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

509 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

510 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

511 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

512 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

524 
tmeg
 = 
SDIO
->
DCTRL
;

526 
tmeg
 &
DCTRL_CLEAR_MASK
;

531 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


532 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tmeg
;

536 
	}
}

544 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

547 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

548 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

549 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

550 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

551 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

552 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

553 
	}
}

560 
ut32_t
 
	$SDIO_GDaCou
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
ut32_t
 
	$SDIO_RdDa
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WreDa
(
ut32_t
 
Da
)

582 
SDIO
->
FIFO
 = 
Da
;

583 
	}
}

590 
ut32_t
 
	$SDIO_GFIFOCou
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

625 
	}
}

633 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

639 
	}
}

649 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

652 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

654 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

655 
	}
}

663 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

669 
	}
}

677 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

683 
	}
}

709 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

714 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

743 
	}
}

769 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

775 
	}
}

827 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

877 
FgStus
 
bus
 = 
RESET
;

880 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

884 
bus
 = 
SET
;

888 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

912 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

915 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

953 
ITStus
 
bus
 = 
RESET
;

956 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

959 
bus
 = 
SET
;

963 
bus
 = 
RESET
;

965  
bus
;

966 
	}
}

987 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

990 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@src/stm32f4xx_spi.c

159 
	~"m32f4xx_i.h
"

160 
	~"m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

227 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

236 i(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

243 i(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

250 i(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
DISABLE
);

257 i(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
DISABLE
);

266 i(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

286 
ut16_t
 
tmeg
 = 0;

289 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

293 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

294 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

295 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

296 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

297 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

298 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

299 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

300 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

304 
tmeg
 = 
SPIx
->
CR1
;

306 
tmeg
 &
CR1_CLEAR_MASK
;

315 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

316 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

317 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

318 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

320 
SPIx
->
CR1
 = 
tmeg
;

323 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

327 
	}
}

348 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

350 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

351 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

352 #ide
I2S_EXTERNAL_CLOCK_VAL


353 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

357 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

359 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

360 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

361 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

362 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

363 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tmeg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

376 
i2sodd
 = (
ut16_t
)0;

377 
i2sdiv
 = (
ut16_t
)2;

383 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

386 
ckngth
 = 1;

391 
ckngth
 = 2;

398 #ifde
I2S_EXTERNAL_CLOCK_VAL


400 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

416 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

433 
i2sk
 = (
ut32_t
)(((
HSI_VALUE
 / 
lm
* 

/ 

);

438 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

441 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

446 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

463 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

474 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

475 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

476 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

479 
SPIx
->
I2SCFGR
 = 
tmeg
;

480 
	}
}

487 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

491 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

493 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

495 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

497 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

499 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

501 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

503 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

505 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

507 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

508 
	}
}

515 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

519 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

522 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

525 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

528 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

531 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

534 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

535 
	}
}

544 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

547 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

557 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

559 
	}
}

569 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

572 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

573 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

575 i(
NewS
 !
DISABLE
)

578 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

583 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

585 
	}
}

596 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

599 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

600 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

602 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

604 
SPIx
->
CR1
 |
SPI_DaSize
;

605 
	}
}

616 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

619 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

620 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

621 i(
SPI_Dei
 =
SPI_Dei_Tx
)

624 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

629 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

631 
	}
}

642 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

645 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

646 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

647 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

650 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

655 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

657 
	}
}

666 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

669 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

670 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

679 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

681 
	}
}

697 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

700 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

703 i(
NewS
 !
DISABLE
)

706 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

711 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

713 
	}
}

734 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

736 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

739 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

740 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

741 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

742 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

743 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

747 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

748 
I2Sxext
->
I2SPR
 = 0x0002;

751 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

754 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

756 
tmp
 = 
I2S_Mode_SveRx
;

760 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

762 
tmp
 = 
I2S_Mode_SveTx
;

768 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

769 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

770 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

773 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

774 
	}
}

808 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

811 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

814  
SPIx
->
DR
;

815 
	}
}

824 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

827 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

830 
SPIx
->
DR
 = 
Da
;

831 
	}
}

914 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

917 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

919 i(
NewS
 !
DISABLE
)

922 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

927 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

929 
	}
}

936 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

939 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

942 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

943 
	}
}

954 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

956 
ut16_t
 
eg
 = 0;

958 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

959 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

960 i(
SPI_CRC
 !
SPI_CRC_Rx
)

963 
eg
 = 
SPIx
->
TXCRCR
;

968 
eg
 = 
SPIx
->
RXCRCR
;

971  
eg
;

972 
	}
}

979 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

982 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

985  
SPIx
->
CRCPR
;

986 
	}
}

1016 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1019 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1020 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1021 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1023 i(
NewS
 !
DISABLE
)

1026 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1031 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1033 
	}
}

1124 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1126 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1129 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1134 
pos
 = 
SPI_I2S_IT
 >> 4;

1137 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1139 i(
NewS
 !
DISABLE
)

1142 
SPIx
->
CR2
 |
mask
;

1147 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1149 
	}
}

1168 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1170 
FgStus
 
bus
 = 
RESET
;

1172 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1173 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1176 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1179 
bus
 = 
SET
;

1184 
bus
 = 
RESET
;

1187  
bus
;

1188 
	}
}

1209 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1212 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1213 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1216 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1217 
	}
}

1234 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1236 
ITStus
 
bus
 = 
RESET
;

1237 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1240 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1241 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1244 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1247 
mask
 = 
SPI_I2S_IT
 >> 4;

1250 
mask
 = 0x01 << itmask;

1253 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1256 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1259 
bus
 = 
SET
;

1264 
bus
 = 
RESET
;

1267  
bus
;

1268 
	}
}

1289 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1291 
ut16_t
 
pos
 = 0;

1293 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1294 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1297 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1300 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1301 
	}
}

	@src/stm32f4xx_syscfg.c

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BNumb
 ((
ut8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32+ (
UFB_MODE_BNumb
 * 4))

	)

75 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

76 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

77 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

81 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

82 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

83 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

100 
	$SYSCFG_DeIn
()

102 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

103 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

104 
	}
}

118 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

121 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

124 
	}
}

139 
	$SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
)

142 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

144 *(
__IO
 
ut32_t
 *
UFB_MODE_BB
 = (ut32_t)
NewS
;

145 
	}
}

162 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

164 
ut32_t
 
tmp
 = 0x00;

167 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

168 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

170 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

185 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

187 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

188 
	}
}

200 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

206 
	}
}

213 
FgStus
 
	$SYSCFG_GComntiClStus
()

215 
FgStus
 
bus
 = 
RESET
;

217 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

219 
bus
 = 
SET
;

223 
bus
 = 
RESET
;

225  
bus
;

226 
	}
}

	@src/stm32f4xx_tim.c

119 
	~"m32f4xx_tim.h
"

120 
	~"m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

145 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

146 
ut16_t
 
TIM_ICFr
);

147 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

148 
ut16_t
 
TIM_ICFr
);

149 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

150 
ut16_t
 
TIM_ICFr
);

151 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

152 
ut16_t
 
TIM_ICFr
);

200 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

203 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

210 i(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

215 i(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

220 i(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

225 i(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

230 i(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

235 i(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

240 i(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

245 i(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

250 i(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

255 i(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

260 i(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

265 i(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

272 i(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

290 
ut16_t
 
tmp1
 = 0;

293 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

295 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

297 
tmp1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

304 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

308 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

311 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

312 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

315 
TIMx
->
CR1
 = 
tmp1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

323 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

331 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

332 
	}
}

340 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

343 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

344 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

345 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

347 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

348 
	}
}

360 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

363 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

366 
TIMx
->
PSC
 = 
Psr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

369 
	}
}

383 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

385 
ut16_t
 
tmp1
 = 0;

388 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

391 
tmp1
 = 
TIMx
->
CR1
;

394 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp1
 |
TIM_CouMode
;

400 
TIMx
->
CR1
 = 
tmp1
;

401 
	}
}

409 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou
;

416 
	}
}

424 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Autܖd
;

431 
	}
}

438 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

441 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

455 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

500 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

503 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

675 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

678 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

680 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

681 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

684 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

687 
tmpcr
 = 
TIMx
->
CCER
;

689 
tmp2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

701 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

703 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

708 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

710 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

711 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

712 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

713 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

716 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

720 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

725 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

726 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

728 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

730 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

733 
TIMx
->
CR2
 = 
tmp2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

742 
TIMx
->
CCER
 = 
tmpcr
;

743 
	}
}

754 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

756 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

759 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

761 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

762 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

765 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

768 
tmpcr
 = 
TIMx
->
CCER
;

770 
tmp2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

783 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

785 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

788 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

790 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

792 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

793 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

794 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

795 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

798 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

802 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

807 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

808 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

810 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

812 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

815 
TIMx
->
CR2
 = 
tmp2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

824 
TIMx
->
CCER
 = 
tmpcr
;

825 
	}
}

835 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

837 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

840 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

842 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

843 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

846 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

849 
tmpcr
 = 
TIMx
->
CCER
;

851 
tmp2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

863 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

865 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

868 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

870 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

872 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

873 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

874 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

875 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

878 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

882 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

887 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

888 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

890 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

892 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

895 
TIMx
->
CR2
 = 
tmp2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

904 
TIMx
->
CCER
 = 
tmpcr
;

905 
	}
}

915 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

917 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

920 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

922 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

923 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

926 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

929 
tmpcr
 = 
TIMx
->
CCER
;

931 
tmp2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

944 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

946 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

949 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

951 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

953 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

955 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

957 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

960 
TIMx
->
CR2
 = 
tmp2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

969 
TIMx
->
CCER
 = 
tmpcr
;

970 
	}
}

978 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

981 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

982 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

983 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

984 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

985 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

986 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

987 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

988 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

989 
	}
}

1014 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1016 
ut32_t
 
tmp
 = 0;

1017 
ut16_t
 
tmp1
 = 0;

1020 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1022 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ut32_t

TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1030 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1032 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1034 
tmp
 +(
TIM_Chl
>>1);

1037 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1063 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com1
;

1067 
	}
}

1076 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1079 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com2
;

1083 
	}
}

1091 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1094 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com3
;

1098 
	}
}

1106 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1109 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com4
;

1113 
	}
}

1124 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1126 
ut16_t
 
tmpccmr1
 = 0;

1129 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_FdAi
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1155 
ut16_t
 
tmpccmr1
 = 0;

1158 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1183 
ut16_t
 
tmpccmr2
 = 0;

1186 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_FdAi
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1212 
ut16_t
 
tmpccmr2
 = 0;

1215 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1240 
ut16_t
 
tmpccmr1
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPld
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1299 
ut16_t
 
tmpccmr2
 = 0;

1302 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPld
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1328 
ut16_t
 
tmpccmr2
 = 0;

1331 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1357 
ut16_t
 
tmpccmr1
 = 0;

1360 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1388 
ut16_t
 
tmpccmr1
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1418 
ut16_t
 
tmpccmr2
 = 0;

1421 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1448 
ut16_t
 
tmpccmr2
 = 0;

1451 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1478 
ut16_t
 
tmpccmr1
 = 0;

1481 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCˬ
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1508 
ut16_t
 
tmpccmr1
 = 0;

1511 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1537 
ut16_t
 
tmpccmr2
 = 0;

1540 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCˬ
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1595 
ut16_t
 
tmpcr
 = 0;

1598 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1601 
tmpcr
 = 
TIMx
->
CCER
;

1604 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcr
 |
TIM_OCPެy
;

1608 
TIMx
->
CCER
 = 
tmpcr
;

1609 
	}
}

1620 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1622 
ut16_t
 
tmpcr
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1627 
tmpcr
 = 
TIMx
->
CCER
;

1630 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcr
 |
TIM_OCNPެy
;

1634 
TIMx
->
CCER
 = 
tmpcr
;

1635 
	}
}

1647 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1649 
ut16_t
 
tmpcr
 = 0;

1652 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1655 
tmpcr
 = 
TIMx
->
CCER
;

1658 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcr
;

1663 
	}
}

1674 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1676 
ut16_t
 
tmpcr
 = 0;

1679 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1682 
tmpcr
 = 
TIMx
->
CCER
;

1685 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcr
;

1690 
	}
}

1701 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1703 
ut16_t
 
tmpcr
 = 0;

1706 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1709 
tmpcr
 = 
TIMx
->
CCER
;

1712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcr
;

1717 
	}
}

1728 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1730 
ut16_t
 
tmpcr
 = 0;

1733 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1736 
tmpcr
 = 
TIMx
->
CCER
;

1739 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcr
;

1744 
	}
}

1755 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1757 
ut16_t
 
tmpcr
 = 0;

1760 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1763 
tmpcr
 = 
TIMx
->
CCER
;

1766 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1788 
ut16_t
 
tmp
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1793 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1798 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1818 
ut16_t
 
tmp
 = 0;

1821 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1823 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1828 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1831 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1832 
	}
}

1900 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1903 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1905 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1906 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1907 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1909 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1912 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1921 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1941 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1943 
TIM_ICInSu
->
TIM_ICSei
,

1944 
TIM_ICInSu
->
TIM_ICFr
);

1946 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1948 
	}
}

1956 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1959 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1960 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1961 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1962 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1977 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1978 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1981 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1986 
icposެy
 = 
TIM_ICPެy_Flg
;

1990 
icposެy
 = 
TIM_ICPެy_Risg
;

1993 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1995 
icposei
 = 
TIM_ICSei_IndeTI
;

1999 
icposei
 = 
TIM_ICSei_DeTI
;

2001 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2004 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2005 
TIM_ICInSu
->
TIM_ICFr
);

2007 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2009 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2011 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2016 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2017 
TIM_ICInSu
->
TIM_ICFr
);

2019 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2021 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2023 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2025 
	}
}

2032 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2078 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2098 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2123 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2147 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2171 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2226 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2227 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2228 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2229 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2230 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2234 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2235 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2236 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2237 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2249 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2250 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2251 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2252 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2253 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2254 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2255 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2256 
	}
}

2265 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2268 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2271 i(
NewS
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2293 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2296 i(
NewS
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2318 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2320 i(
NewS
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2375 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2413 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2417 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2418 
	}
}

2443 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2445 
ITStus
 
bus
 = 
RESET
;

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2453 
bus
 = 
SET
;

2457 
bus
 = 
RESET
;

2459  
bus
;

2460 
	}
}

2485 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2488 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2515 
ITStus
 
bus
 = 
RESET
;

2516 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2526 
bus
 = 
SET
;

2530 
bus
 = 
RESET
;

2532  
bus
;

2533 
	}
}

2554 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2594 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2596 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2621 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2625 i(
NewS
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour
;

2633 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2635 
	}
}

2644 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2647 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2650 i(
NewS
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2686 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2707 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2711 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2714 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2715 
	}
}

2734 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2735 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2738 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2740 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2743 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2745 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2749 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2752 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2754 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2775 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2777 
ut16_t
 
tmpsm
 = 0;

2780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2782 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2783 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2785 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2788 
tmpsm
 = 
TIMx
->
SMCR
;

2791 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm
 |
TIM_SveMode_Ex1
;

2797 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2822 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2825 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2827 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2828 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2831 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2894 
ut16_t
 
tmpsm
 = 0;

2897 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2901 
tmpsm
 = 
TIMx
->
SMCR
;

2904 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm
 |
TIM_IutTriggSour
;

2910 
TIMx
->
SMCR
 = 
tmpsm
;

2911 
	}
}

2935 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2938 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2942 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2945 
	}
}

2959 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2962 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2966 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SveMode
;

2970 
	}
}

2982 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2985 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2989 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2993 
	}
}

3012 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3013 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3015 
ut16_t
 
tmpsm
 = 0;

3018 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3020 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3021 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3023 
tmpsm
 = 
TIMx
->
SMCR
;

3026 
tmpsm
 &
SMCR_ETR_MASK
;

3029 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm
;

3033 
	}
}

3070 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3071 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3073 
ut16_t
 
tmpsm
 = 0;

3074 
ut16_t
 
tmpccmr1
 = 0;

3075 
ut16_t
 
tmpcr
 = 0;

3078 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3080 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3081 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3084 
tmpsm
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcr
 = 
TIMx
->
CCER
;

3093 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm
 |
TIM_EncodMode
;

3097 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3102 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcr
;

3112 
	}
}

3122 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3125 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3128 i(
NewS
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3176 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3180 
TIMx
->
OR
 = 
TIM_Rem
;

3181 
	}
}

3204 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3205 
ut16_t
 
TIM_ICFr
)

3207 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3210 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3219 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcr
;

3225 
	}
}

3245 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3246 
ut16_t
 
TIM_ICFr
)

3248 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3257 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3259 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3262 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcr
;

3268 
	}
}

3287 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3288 
ut16_t
 
TIM_ICFr
)

3290 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3299 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3303 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcr
;

3309 
	}
}

3328 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3329 
ut16_t
 
TIM_ICFr
)

3331 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3340 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3342 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3345 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcr
 ;

3351 
	}
}

	@src/stm32f4xx_usart.c

92 
	~"m32f4xx_u.h
"

93 
	~"m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

109 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

110 
	gUSART_CR1_RE
))

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

114 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

117 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

187 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

190 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i(
USARTx
 =
USART1
)

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

195 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

197 i(
USARTx
 =
USART2
)

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

202 i(
USARTx
 =
USART3
)

204 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

207 i(
USARTx
 =
UART4
)

209 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

210 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

212 i(
USARTx
 =
UART5
)

214 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

215 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

217 i(
USARTx
 =
USART6
)

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

220 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

222 i(
USARTx
 =
UART7
)

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
ENABLE
);

225 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
DISABLE
);

229 i(
USARTx
 =
UART8
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

248 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

249 
ut32_t
 
gdivid
 = 0x00;

250 
ut32_t
 
aiڮdivid
 = 0x00;

251 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

254 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

256 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

257 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

258 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

259 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

260 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

263 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

265 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tmeg
 = 
USARTx
->
CR2
;

272 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

276 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

279 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

282 
tmeg
 = 
USARTx
->
CR1
;

285 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

291 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

292 
USART_InSu
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

298 
tmeg
 = 
USARTx
->
CR3
;

301 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

305 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

308 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

312 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

314 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

316 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

320 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

324 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

332 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

334 
tmeg
 = (
gdivid
 / 100) << 4;

337 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

340 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

346 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

350 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

351 
	}
}

359 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

362 
USART_InSu
->
USART_BaudRe
 = 9600;

363 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

364 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

365 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

366 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

368 
	}
}

379 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

381 
ut32_t
 
tmeg
 = 0x00;

383 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

385 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

386 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

387 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

390 
tmeg
 = 
USARTx
->
CR2
;

392 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

399 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

401 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

402 
	}
}

410 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

413 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

414 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

417 
	}
}

427 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

430 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

433 i(
NewS
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_Psr
;

462 
	}
}

474 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

506 i(
NewS
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

560 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as_m
(
	`IS_USART_DATA
(
Da
));

564 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

565 
	}
}

573 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

576 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

632 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addss
;

635 
	}
}

645 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

651 i(
NewS
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

675 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

744 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

747 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

762 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

765 i(
NewS
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

786 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

839 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

842 i(
NewS
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

923 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

929 
	}
}

939 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

942 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

944 i(
NewS
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

967 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

969 i(
NewS
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1038 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1056 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1059 i(
NewS
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1106 i(
NewS
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1233 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1234 
ut32_t
 
uxba
 = 0x00;

1236 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 i(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
uxba
 = (
ut32_t
)
USARTx
;

1249 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1252 
pos
 = 
USART_IT
 & 
IT_MASK
;

1253 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1255 i(
ug
 == 0x01)

1257 
uxba
 += 0x0C;

1259 i(
ug
 == 0x02)

1261 
uxba
 += 0x10;

1265 
uxba
 += 0x14;

1267 i(
NewS
 !
DISABLE
)

1269 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1273 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1275 
	}
}

1295 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1297 
FgStus
 
bus
 = 
RESET
;

1299 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1310 
bus
 = 
SET
;

1314 
bus
 = 
RESET
;

1316  
bus
;

1317 
	}
}

1344 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1347 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1380 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1381 
ITStus
 
bus
 = 
RESET
;

1383 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1395 
mask
 = 
USART_IT
 & 
IT_MASK
;

1396 
mask
 = (
ut32_t
)0x01 << itmask;

1398 i(
ug
 == 0x01)

1400 
mask
 &
USARTx
->
CR1
;

1402 i(
ug
 == 0x02)

1404 
mask
 &
USARTx
->
CR2
;

1408 
mask
 &
USARTx
->
CR3
;

1411 
bpos
 = 
USART_IT
 >> 0x08;

1412 
bpos
 = (
ut32_t
)0x01 << bitpos;

1413 
bpos
 &
USARTx
->
SR
;

1414 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1416 
bus
 = 
SET
;

1420 
bus
 = 
RESET
;

1423  
bus
;

1424 
	}
}

1452 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1454 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bpos
 = 
USART_IT
 >> 0x08;

1466 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1467 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1468 
	}
}

	@src/stm32f4xx_wwdg.c

84 
	~"m32f4xx_wwdg.h
"

85 
	~"m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BNumb
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

138 
	$WWDG_DeIn
()

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

156 
ut32_t
 
tmeg
 = 0;

158 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

160 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tmeg
 |
WWDG_Psr
;

164 
WWDG
->
CFR
 = 
tmeg
;

165 
	}
}

173 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

175 
__IO
 
ut32_t
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

181 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

187 
WWDG
->
CFR
 = 
tmeg
;

188 
	}
}

196 
	$WWDG_EbIT
()

198 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SCou
(
ut8_t
 
Cou
)

211 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

214 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_Eb
(
ut8_t
 
Cou
)

242 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

244 
	}
}

266 
FgStus
 
	$WWDG_GFgStus
()

268 
FgStus
 
bus
 = 
RESET
;

270 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

286 
	$WWDG_CˬFg
()

288 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

289 
	}
}

	@stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
 (
STM32F40_41xxx
&& !defed (
STM32F427_437xx
&& !defed (
STM32F429_439xx
&& !defed (
STM32F401xx
&& !defed (
STM32F411xE
)

76 
	#STM32F429_439xx
 
STM32F429ZI


	)

88 #ifde
STM32F40XX


89 
	#STM32F40_41xxx


	)

93 #ifde
STM32F427X


94 
	#STM32F427_437xx


	)

101 #i!
defed
 (
STM32F40_41xxx
&& !defed (
STM32F427_437xx
&& !defed (
STM32F429_439xx
&& !defed (
STM32F401xx
&& !defed (
STM32F411xE
)

105 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

122 #i!
defed
 (
HSE_VALUE
)

123 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

131 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

132 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

135 #i!
defed
 (
HSI_VALUE
)

136 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

142 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

143 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x04

	)

144 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

145 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

146 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

147 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

148 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

149 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

162 
	#__CM4_REV
 0x0001

	)

163 
	#__MPU_PRESENT
 1

	)

164 
	#__NVIC_PRIO_BITS
 4

	)

165 
	#__Vd_SysTickCfig
 0

	)

166 
	#__FPU_PRESENT
 1

	)

172 
	eIRQn


175 
NMaskabI_IRQn
 = -14,

176 
MemyMagemt_IRQn
 = -12,

177 
BusFau_IRQn
 = -11,

178 
UgeFau_IRQn
 = -10,

179 
SVCl_IRQn
 = -5,

180 
DebugMڙ_IRQn
 = -4,

181 
PdSV_IRQn
 = -2,

182 
SysTick_IRQn
 = -1,

184 
WWDG_IRQn
 = 0,

185 
PVD_IRQn
 = 1,

186 
TAMP_STAMP_IRQn
 = 2,

187 
RTC_WKUP_IRQn
 = 3,

188 
FLASH_IRQn
 = 4,

189 
RCC_IRQn
 = 5,

190 
EXTI0_IRQn
 = 6,

191 
EXTI1_IRQn
 = 7,

192 
EXTI2_IRQn
 = 8,

193 
EXTI3_IRQn
 = 9,

194 
EXTI4_IRQn
 = 10,

195 
DMA1_Sm0_IRQn
 = 11,

196 
DMA1_Sm1_IRQn
 = 12,

197 
DMA1_Sm2_IRQn
 = 13,

198 
DMA1_Sm3_IRQn
 = 14,

199 
DMA1_Sm4_IRQn
 = 15,

200 
DMA1_Sm5_IRQn
 = 16,

201 
DMA1_Sm6_IRQn
 = 17,

202 
ADC_IRQn
 = 18,

204 #i
defed
 (
STM32F40_41xxx
)

205 
CAN1_TX_IRQn
 = 19,

206 
CAN1_RX0_IRQn
 = 20,

207 
CAN1_RX1_IRQn
 = 21,

208 
CAN1_SCE_IRQn
 = 22,

209 
EXTI9_5_IRQn
 = 23,

210 
TIM1_BRK_TIM9_IRQn
 = 24,

211 
TIM1_UP_TIM10_IRQn
 = 25,

212 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

213 
TIM1_CC_IRQn
 = 27,

214 
TIM2_IRQn
 = 28,

215 
TIM3_IRQn
 = 29,

216 
TIM4_IRQn
 = 30,

217 
I2C1_EV_IRQn
 = 31,

218 
I2C1_ER_IRQn
 = 32,

219 
I2C2_EV_IRQn
 = 33,

220 
I2C2_ER_IRQn
 = 34,

221 
SPI1_IRQn
 = 35,

222 
SPI2_IRQn
 = 36,

223 
USART1_IRQn
 = 37,

224 
USART2_IRQn
 = 38,

225 
USART3_IRQn
 = 39,

226 
EXTI15_10_IRQn
 = 40,

227 
RTC_Arm_IRQn
 = 41,

228 
OTG_FS_WKUP_IRQn
 = 42,

229 
TIM8_BRK_TIM12_IRQn
 = 43,

230 
TIM8_UP_TIM13_IRQn
 = 44,

231 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

232 
TIM8_CC_IRQn
 = 46,

233 
DMA1_Sm7_IRQn
 = 47,

234 
FSMC_IRQn
 = 48,

235 
SDIO_IRQn
 = 49,

236 
TIM5_IRQn
 = 50,

237 
SPI3_IRQn
 = 51,

238 
UART4_IRQn
 = 52,

239 
UART5_IRQn
 = 53,

240 
TIM6_DAC_IRQn
 = 54,

241 
TIM7_IRQn
 = 55,

242 
DMA2_Sm0_IRQn
 = 56,

243 
DMA2_Sm1_IRQn
 = 57,

244 
DMA2_Sm2_IRQn
 = 58,

245 
DMA2_Sm3_IRQn
 = 59,

246 
DMA2_Sm4_IRQn
 = 60,

247 
ETH_IRQn
 = 61,

248 
ETH_WKUP_IRQn
 = 62,

249 
CAN2_TX_IRQn
 = 63,

250 
CAN2_RX0_IRQn
 = 64,

251 
CAN2_RX1_IRQn
 = 65,

252 
CAN2_SCE_IRQn
 = 66,

253 
OTG_FS_IRQn
 = 67,

254 
DMA2_Sm5_IRQn
 = 68,

255 
DMA2_Sm6_IRQn
 = 69,

256 
DMA2_Sm7_IRQn
 = 70,

257 
USART6_IRQn
 = 71,

258 
I2C3_EV_IRQn
 = 72,

259 
I2C3_ER_IRQn
 = 73,

260 
OTG_HS_EP1_OUT_IRQn
 = 74,

261 
OTG_HS_EP1_IN_IRQn
 = 75,

262 
OTG_HS_WKUP_IRQn
 = 76,

263 
OTG_HS_IRQn
 = 77,

264 
DCMI_IRQn
 = 78,

265 
CRYP_IRQn
 = 79,

266 
HASH_RNG_IRQn
 = 80,

267 
FPU_IRQn
 = 81

270 #i
defed
 (
STM32F427_437xx
)

271 
CAN1_TX_IRQn
 = 19,

272 
CAN1_RX0_IRQn
 = 20,

273 
CAN1_RX1_IRQn
 = 21,

274 
CAN1_SCE_IRQn
 = 22,

275 
EXTI9_5_IRQn
 = 23,

276 
TIM1_BRK_TIM9_IRQn
 = 24,

277 
TIM1_UP_TIM10_IRQn
 = 25,

278 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

279 
TIM1_CC_IRQn
 = 27,

280 
TIM2_IRQn
 = 28,

281 
TIM3_IRQn
 = 29,

282 
TIM4_IRQn
 = 30,

283 
I2C1_EV_IRQn
 = 31,

284 
I2C1_ER_IRQn
 = 32,

285 
I2C2_EV_IRQn
 = 33,

286 
I2C2_ER_IRQn
 = 34,

287 
SPI1_IRQn
 = 35,

288 
SPI2_IRQn
 = 36,

289 
USART1_IRQn
 = 37,

290 
USART2_IRQn
 = 38,

291 
USART3_IRQn
 = 39,

292 
EXTI15_10_IRQn
 = 40,

293 
RTC_Arm_IRQn
 = 41,

294 
OTG_FS_WKUP_IRQn
 = 42,

295 
TIM8_BRK_TIM12_IRQn
 = 43,

296 
TIM8_UP_TIM13_IRQn
 = 44,

297 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

298 
TIM8_CC_IRQn
 = 46,

299 
DMA1_Sm7_IRQn
 = 47,

300 
FMC_IRQn
 = 48,

301 
SDIO_IRQn
 = 49,

302 
TIM5_IRQn
 = 50,

303 
SPI3_IRQn
 = 51,

304 
UART4_IRQn
 = 52,

305 
UART5_IRQn
 = 53,

306 
TIM6_DAC_IRQn
 = 54,

307 
TIM7_IRQn
 = 55,

308 
DMA2_Sm0_IRQn
 = 56,

309 
DMA2_Sm1_IRQn
 = 57,

310 
DMA2_Sm2_IRQn
 = 58,

311 
DMA2_Sm3_IRQn
 = 59,

312 
DMA2_Sm4_IRQn
 = 60,

313 
ETH_IRQn
 = 61,

314 
ETH_WKUP_IRQn
 = 62,

315 
CAN2_TX_IRQn
 = 63,

316 
CAN2_RX0_IRQn
 = 64,

317 
CAN2_RX1_IRQn
 = 65,

318 
CAN2_SCE_IRQn
 = 66,

319 
OTG_FS_IRQn
 = 67,

320 
DMA2_Sm5_IRQn
 = 68,

321 
DMA2_Sm6_IRQn
 = 69,

322 
DMA2_Sm7_IRQn
 = 70,

323 
USART6_IRQn
 = 71,

324 
I2C3_EV_IRQn
 = 72,

325 
I2C3_ER_IRQn
 = 73,

326 
OTG_HS_EP1_OUT_IRQn
 = 74,

327 
OTG_HS_EP1_IN_IRQn
 = 75,

328 
OTG_HS_WKUP_IRQn
 = 76,

329 
OTG_HS_IRQn
 = 77,

330 
DCMI_IRQn
 = 78,

331 
CRYP_IRQn
 = 79,

332 
HASH_RNG_IRQn
 = 80,

333 
FPU_IRQn
 = 81,

334 
UART7_IRQn
 = 82,

335 
UART8_IRQn
 = 83,

336 
SPI4_IRQn
 = 84,

337 
SPI5_IRQn
 = 85,

338 
SPI6_IRQn
 = 86,

339 
SAI1_IRQn
 = 87,

340 
DMA2D_IRQn
 = 90

343 #i
defed
 (
STM32F429_439xx
)

344 
CAN1_TX_IRQn
 = 19,

345 
CAN1_RX0_IRQn
 = 20,

346 
CAN1_RX1_IRQn
 = 21,

347 
CAN1_SCE_IRQn
 = 22,

348 
EXTI9_5_IRQn
 = 23,

349 
TIM1_BRK_TIM9_IRQn
 = 24,

350 
TIM1_UP_TIM10_IRQn
 = 25,

351 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

352 
TIM1_CC_IRQn
 = 27,

353 
TIM2_IRQn
 = 28,

354 
TIM3_IRQn
 = 29,

355 
TIM4_IRQn
 = 30,

356 
I2C1_EV_IRQn
 = 31,

357 
I2C1_ER_IRQn
 = 32,

358 
I2C2_EV_IRQn
 = 33,

359 
I2C2_ER_IRQn
 = 34,

360 
SPI1_IRQn
 = 35,

361 
SPI2_IRQn
 = 36,

362 
USART1_IRQn
 = 37,

363 
USART2_IRQn
 = 38,

364 
USART3_IRQn
 = 39,

365 
EXTI15_10_IRQn
 = 40,

366 
RTC_Arm_IRQn
 = 41,

367 
OTG_FS_WKUP_IRQn
 = 42,

368 
TIM8_BRK_TIM12_IRQn
 = 43,

369 
TIM8_UP_TIM13_IRQn
 = 44,

370 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

371 
TIM8_CC_IRQn
 = 46,

372 
DMA1_Sm7_IRQn
 = 47,

373 
FMC_IRQn
 = 48,

374 
SDIO_IRQn
 = 49,

375 
TIM5_IRQn
 = 50,

376 
SPI3_IRQn
 = 51,

377 
UART4_IRQn
 = 52,

378 
UART5_IRQn
 = 53,

379 
TIM6_DAC_IRQn
 = 54,

380 
TIM7_IRQn
 = 55,

381 
DMA2_Sm0_IRQn
 = 56,

382 
DMA2_Sm1_IRQn
 = 57,

383 
DMA2_Sm2_IRQn
 = 58,

384 
DMA2_Sm3_IRQn
 = 59,

385 
DMA2_Sm4_IRQn
 = 60,

386 
ETH_IRQn
 = 61,

387 
ETH_WKUP_IRQn
 = 62,

388 
CAN2_TX_IRQn
 = 63,

389 
CAN2_RX0_IRQn
 = 64,

390 
CAN2_RX1_IRQn
 = 65,

391 
CAN2_SCE_IRQn
 = 66,

392 
OTG_FS_IRQn
 = 67,

393 
DMA2_Sm5_IRQn
 = 68,

394 
DMA2_Sm6_IRQn
 = 69,

395 
DMA2_Sm7_IRQn
 = 70,

396 
USART6_IRQn
 = 71,

397 
I2C3_EV_IRQn
 = 72,

398 
I2C3_ER_IRQn
 = 73,

399 
OTG_HS_EP1_OUT_IRQn
 = 74,

400 
OTG_HS_EP1_IN_IRQn
 = 75,

401 
OTG_HS_WKUP_IRQn
 = 76,

402 
OTG_HS_IRQn
 = 77,

403 
DCMI_IRQn
 = 78,

404 
CRYP_IRQn
 = 79,

405 
HASH_RNG_IRQn
 = 80,

406 
FPU_IRQn
 = 81,

407 
UART7_IRQn
 = 82,

408 
UART8_IRQn
 = 83,

409 
SPI4_IRQn
 = 84,

410 
SPI5_IRQn
 = 85,

411 
SPI6_IRQn
 = 86,

412 
SAI1_IRQn
 = 87,

413 
LTDC_IRQn
 = 88,

414 
LTDC_ER_IRQn
 = 89,

415 
DMA2D_IRQn
 = 90

418 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

419 
EXTI9_5_IRQn
 = 23,

420 
TIM1_BRK_TIM9_IRQn
 = 24,

421 
TIM1_UP_TIM10_IRQn
 = 25,

422 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

423 
TIM1_CC_IRQn
 = 27,

424 
TIM2_IRQn
 = 28,

425 
TIM3_IRQn
 = 29,

426 
TIM4_IRQn
 = 30,

427 
I2C1_EV_IRQn
 = 31,

428 
I2C1_ER_IRQn
 = 32,

429 
I2C2_EV_IRQn
 = 33,

430 
I2C2_ER_IRQn
 = 34,

431 
SPI1_IRQn
 = 35,

432 
SPI2_IRQn
 = 36,

433 
USART1_IRQn
 = 37,

434 
USART2_IRQn
 = 38,

435 
EXTI15_10_IRQn
 = 40,

436 
RTC_Arm_IRQn
 = 41,

437 
OTG_FS_WKUP_IRQn
 = 42,

438 
DMA1_Sm7_IRQn
 = 47,

439 
SDIO_IRQn
 = 49,

440 
TIM5_IRQn
 = 50,

441 
SPI3_IRQn
 = 51,

442 
DMA2_Sm0_IRQn
 = 56,

443 
DMA2_Sm1_IRQn
 = 57,

444 
DMA2_Sm2_IRQn
 = 58,

445 
DMA2_Sm3_IRQn
 = 59,

446 
DMA2_Sm4_IRQn
 = 60,

447 
OTG_FS_IRQn
 = 67,

448 
DMA2_Sm5_IRQn
 = 68,

449 
DMA2_Sm6_IRQn
 = 69,

450 
DMA2_Sm7_IRQn
 = 70,

451 
USART6_IRQn
 = 71,

452 
I2C3_EV_IRQn
 = 72,

453 
I2C3_ER_IRQn
 = 73,

454 
FPU_IRQn
 = 81,

455 #i
defed
 (
STM32F401xx
)

456 
SPI4_IRQn
 = 84

458 #i
defed
 (
STM32F411xE
)

459 
SPI4_IRQn
 = 84,

460 
SPI5_IRQn
 = 85

464 } 
	tIRQn_Ty
;

470 
	~"ce_cm4.h
"

471 
	~"syem_m32f4xx.h
"

472 
	~<dt.h
>

478 
t32_t
 
	ts32
;

479 
t16_t
 
	ts16
;

480 
t8_t
 
	ts8
;

482 cڡ 
	tt32_t
 
	tsc32
;

483 cڡ 
	tt16_t
 
	tsc16
;

484 cڡ 
	tt8_t
 
	tsc8
;

486 
__IO
 
	tt32_t
 
	tvs32
;

487 
__IO
 
	tt16_t
 
	tvs16
;

488 
__IO
 
	tt8_t
 
	tvs8
;

490 
__I
 
	tt32_t
 
	tvsc32
;

491 
__I
 
	tt16_t
 
	tvsc16
;

492 
__I
 
	tt8_t
 
	tvsc8
;

494 
ut32_t
 
	tu32
;

495 
ut16_t
 
	tu16
;

496 
ut8_t
 
	tu8
;

498 cڡ 
	tut32_t
 
	tuc32
;

499 cڡ 
	tut16_t
 
	tuc16
;

500 cڡ 
	tut8_t
 
	tuc8
;

502 
__IO
 
	tut32_t
 
	tvu32
;

503 
__IO
 
	tut16_t
 
	tvu16
;

504 
__IO
 
	tut8_t
 
	tvu8
;

506 
__I
 
	tut32_t
 
	tvuc32
;

507 
__I
 
	tut16_t
 
	tvuc16
;

508 
__I
 
	tut8_t
 
	tvuc8
;

510 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

512 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

513 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

515 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

531 
__IO
 
ut32_t
 
SR
;

532 
__IO
 
ut32_t
 
CR1
;

533 
__IO
 
ut32_t
 
CR2
;

534 
__IO
 
ut32_t
 
SMPR1
;

535 
__IO
 
ut32_t
 
SMPR2
;

536 
__IO
 
ut32_t
 
JOFR1
;

537 
__IO
 
ut32_t
 
JOFR2
;

538 
__IO
 
ut32_t
 
JOFR3
;

539 
__IO
 
ut32_t
 
JOFR4
;

540 
__IO
 
ut32_t
 
HTR
;

541 
__IO
 
ut32_t
 
LTR
;

542 
__IO
 
ut32_t
 
SQR1
;

543 
__IO
 
ut32_t
 
SQR2
;

544 
__IO
 
ut32_t
 
SQR3
;

545 
__IO
 
ut32_t
 
JSQR
;

546 
__IO
 
ut32_t
 
JDR1
;

547 
__IO
 
ut32_t
 
JDR2
;

548 
__IO
 
ut32_t
 
JDR3
;

549 
__IO
 
ut32_t
 
JDR4
;

550 
__IO
 
ut32_t
 
DR
;

551 } 
	tADC_TyDef
;

555 
__IO
 
ut32_t
 
CSR
;

556 
__IO
 
ut32_t
 
CCR
;

557 
__IO
 
ut32_t
 
CDR
;

559 } 
	tADC_Comm_TyDef
;

568 
__IO
 
ut32_t
 
TIR
;

569 
__IO
 
ut32_t
 
TDTR
;

570 
__IO
 
ut32_t
 
TDLR
;

571 
__IO
 
ut32_t
 
TDHR
;

572 } 
	tCAN_TxMaBox_TyDef
;

580 
__IO
 
ut32_t
 
RIR
;

581 
__IO
 
ut32_t
 
RDTR
;

582 
__IO
 
ut32_t
 
RDLR
;

583 
__IO
 
ut32_t
 
RDHR
;

584 } 
	tCAN_FIFOMaBox_TyDef
;

592 
__IO
 
ut32_t
 
FR1
;

593 
__IO
 
ut32_t
 
FR2
;

594 } 
	tCAN_FrRegi_TyDef
;

602 
__IO
 
ut32_t
 
MCR
;

603 
__IO
 
ut32_t
 
MSR
;

604 
__IO
 
ut32_t
 
TSR
;

605 
__IO
 
ut32_t
 
RF0R
;

606 
__IO
 
ut32_t
 
RF1R
;

607 
__IO
 
ut32_t
 
IER
;

608 
__IO
 
ut32_t
 
ESR
;

609 
__IO
 
ut32_t
 
BTR
;

610 
ut32_t
 
RESERVED0
[88];

611 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

612 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

613 
ut32_t
 
RESERVED1
[12];

614 
__IO
 
ut32_t
 
FMR
;

615 
__IO
 
ut32_t
 
FM1R
;

616 
ut32_t
 
RESERVED2
;

617 
__IO
 
ut32_t
 
FS1R
;

618 
ut32_t
 
RESERVED3
;

619 
__IO
 
ut32_t
 
FFA1R
;

620 
ut32_t
 
RESERVED4
;

621 
__IO
 
ut32_t
 
FA1R
;

622 
ut32_t
 
RESERVED5
[8];

623 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

624 } 
	tCAN_TyDef
;

632 
__IO
 
ut32_t
 
DR
;

633 
__IO
 
ut8_t
 
IDR
;

634 
ut8_t
 
RESERVED0
;

635 
ut16_t
 
RESERVED1
;

636 
__IO
 
ut32_t
 
CR
;

637 } 
	tCRC_TyDef
;

645 
__IO
 
ut32_t
 
CR
;

646 
__IO
 
ut32_t
 
SWTRIGR
;

647 
__IO
 
ut32_t
 
DHR12R1
;

648 
__IO
 
ut32_t
 
DHR12L1
;

649 
__IO
 
ut32_t
 
DHR8R1
;

650 
__IO
 
ut32_t
 
DHR12R2
;

651 
__IO
 
ut32_t
 
DHR12L2
;

652 
__IO
 
ut32_t
 
DHR8R2
;

653 
__IO
 
ut32_t
 
DHR12RD
;

654 
__IO
 
ut32_t
 
DHR12LD
;

655 
__IO
 
ut32_t
 
DHR8RD
;

656 
__IO
 
ut32_t
 
DOR1
;

657 
__IO
 
ut32_t
 
DOR2
;

658 
__IO
 
ut32_t
 
SR
;

659 } 
	tDAC_TyDef
;

667 
__IO
 
ut32_t
 
IDCODE
;

668 
__IO
 
ut32_t
 
CR
;

669 
__IO
 
ut32_t
 
APB1FZ
;

670 
__IO
 
ut32_t
 
APB2FZ
;

671 }
	tDBGMCU_TyDef
;

679 
__IO
 
ut32_t
 
CR
;

680 
__IO
 
ut32_t
 
SR
;

681 
__IO
 
ut32_t
 
RISR
;

682 
__IO
 
ut32_t
 
IER
;

683 
__IO
 
ut32_t
 
MISR
;

684 
__IO
 
ut32_t
 
ICR
;

685 
__IO
 
ut32_t
 
ESCR
;

686 
__IO
 
ut32_t
 
ESUR
;

687 
__IO
 
ut32_t
 
CWSTRTR
;

688 
__IO
 
ut32_t
 
CWSIZER
;

689 
__IO
 
ut32_t
 
DR
;

690 } 
	tDCMI_TyDef
;

698 
__IO
 
ut32_t
 
CR
;

699 
__IO
 
ut32_t
 
NDTR
;

700 
__IO
 
ut32_t
 
PAR
;

701 
__IO
 
ut32_t
 
M0AR
;

702 
__IO
 
ut32_t
 
M1AR
;

703 
__IO
 
ut32_t
 
FCR
;

704 } 
	tDMA_Sm_TyDef
;

708 
__IO
 
ut32_t
 
LISR
;

709 
__IO
 
ut32_t
 
HISR
;

710 
__IO
 
ut32_t
 
LIFCR
;

711 
__IO
 
ut32_t
 
HIFCR
;

712 } 
	tDMA_TyDef
;

720 
__IO
 
ut32_t
 
CR
;

721 
__IO
 
ut32_t
 
ISR
;

722 
__IO
 
ut32_t
 
IFCR
;

723 
__IO
 
ut32_t
 
FGMAR
;

724 
__IO
 
ut32_t
 
FGOR
;

725 
__IO
 
ut32_t
 
BGMAR
;

726 
__IO
 
ut32_t
 
BGOR
;

727 
__IO
 
ut32_t
 
FGPFCCR
;

728 
__IO
 
ut32_t
 
FGCOLR
;

729 
__IO
 
ut32_t
 
BGPFCCR
;

730 
__IO
 
ut32_t
 
BGCOLR
;

731 
__IO
 
ut32_t
 
FGCMAR
;

732 
__IO
 
ut32_t
 
BGCMAR
;

733 
__IO
 
ut32_t
 
OPFCCR
;

734 
__IO
 
ut32_t
 
OCOLR
;

735 
__IO
 
ut32_t
 
OMAR
;

736 
__IO
 
ut32_t
 
OOR
;

737 
__IO
 
ut32_t
 
NLR
;

738 
__IO
 
ut32_t
 
LWR
;

739 
__IO
 
ut32_t
 
AMTCR
;

740 
ut32_t
 
RESERVED
[236];

741 
__IO
 
ut32_t
 
FGCLUT
[256];

742 
__IO
 
ut32_t
 
BGCLUT
[256];

743 } 
	tDMA2D_TyDef
;

751 
__IO
 
ut32_t
 
MACCR
;

752 
__IO
 
ut32_t
 
MACFFR
;

753 
__IO
 
ut32_t
 
MACHTHR
;

754 
__IO
 
ut32_t
 
MACHTLR
;

755 
__IO
 
ut32_t
 
MACMIIAR
;

756 
__IO
 
ut32_t
 
MACMIIDR
;

757 
__IO
 
ut32_t
 
MACFCR
;

758 
__IO
 
ut32_t
 
MACVLANTR
;

759 
ut32_t
 
RESERVED0
[2];

760 
__IO
 
ut32_t
 
MACRWUFFR
;

761 
__IO
 
ut32_t
 
MACPMTCSR
;

762 
ut32_t
 
RESERVED1
[2];

763 
__IO
 
ut32_t
 
MACSR
;

764 
__IO
 
ut32_t
 
MACIMR
;

765 
__IO
 
ut32_t
 
MACA0HR
;

766 
__IO
 
ut32_t
 
MACA0LR
;

767 
__IO
 
ut32_t
 
MACA1HR
;

768 
__IO
 
ut32_t
 
MACA1LR
;

769 
__IO
 
ut32_t
 
MACA2HR
;

770 
__IO
 
ut32_t
 
MACA2LR
;

771 
__IO
 
ut32_t
 
MACA3HR
;

772 
__IO
 
ut32_t
 
MACA3LR
;

773 
ut32_t
 
RESERVED2
[40];

774 
__IO
 
ut32_t
 
MMCCR
;

775 
__IO
 
ut32_t
 
MMCRIR
;

776 
__IO
 
ut32_t
 
MMCTIR
;

777 
__IO
 
ut32_t
 
MMCRIMR
;

778 
__IO
 
ut32_t
 
MMCTIMR
;

779 
ut32_t
 
RESERVED3
[14];

780 
__IO
 
ut32_t
 
MMCTGFSCCR
;

781 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

782 
ut32_t
 
RESERVED4
[5];

783 
__IO
 
ut32_t
 
MMCTGFCR
;

784 
ut32_t
 
RESERVED5
[10];

785 
__IO
 
ut32_t
 
MMCRFCECR
;

786 
__IO
 
ut32_t
 
MMCRFAECR
;

787 
ut32_t
 
RESERVED6
[10];

788 
__IO
 
ut32_t
 
MMCRGUFCR
;

789 
ut32_t
 
RESERVED7
[334];

790 
__IO
 
ut32_t
 
PTPTSCR
;

791 
__IO
 
ut32_t
 
PTPSSIR
;

792 
__IO
 
ut32_t
 
PTPTSHR
;

793 
__IO
 
ut32_t
 
PTPTSLR
;

794 
__IO
 
ut32_t
 
PTPTSHUR
;

795 
__IO
 
ut32_t
 
PTPTSLUR
;

796 
__IO
 
ut32_t
 
PTPTSAR
;

797 
__IO
 
ut32_t
 
PTPTTHR
;

798 
__IO
 
ut32_t
 
PTPTTLR
;

799 
__IO
 
ut32_t
 
RESERVED8
;

800 
__IO
 
ut32_t
 
PTPTSSR
;

801 
ut32_t
 
RESERVED9
[565];

802 
__IO
 
ut32_t
 
DMABMR
;

803 
__IO
 
ut32_t
 
DMATPDR
;

804 
__IO
 
ut32_t
 
DMARPDR
;

805 
__IO
 
ut32_t
 
DMARDLAR
;

806 
__IO
 
ut32_t
 
DMATDLAR
;

807 
__IO
 
ut32_t
 
DMASR
;

808 
__IO
 
ut32_t
 
DMAOMR
;

809 
__IO
 
ut32_t
 
DMAIER
;

810 
__IO
 
ut32_t
 
DMAMFBOCR
;

811 
__IO
 
ut32_t
 
DMARSWTR
;

812 
ut32_t
 
RESERVED10
[8];

813 
__IO
 
ut32_t
 
DMACHTDR
;

814 
__IO
 
ut32_t
 
DMACHRDR
;

815 
__IO
 
ut32_t
 
DMACHTBAR
;

816 
__IO
 
ut32_t
 
DMACHRBAR
;

817 } 
	tETH_TyDef
;

825 
__IO
 
ut32_t
 
IMR
;

826 
__IO
 
ut32_t
 
EMR
;

827 
__IO
 
ut32_t
 
RTSR
;

828 
__IO
 
ut32_t
 
FTSR
;

829 
__IO
 
ut32_t
 
SWIER
;

830 
__IO
 
ut32_t
 
PR
;

831 } 
	tEXTI_TyDef
;

839 
__IO
 
ut32_t
 
ACR
;

840 
__IO
 
ut32_t
 
KEYR
;

841 
__IO
 
ut32_t
 
OPTKEYR
;

842 
__IO
 
ut32_t
 
SR
;

843 
__IO
 
ut32_t
 
CR
;

844 
__IO
 
ut32_t
 
OPTCR
;

845 
__IO
 
ut32_t
 
OPTCR1
;

846 } 
	tFLASH_TyDef
;

848 #i
defed
 (
STM32F40_41xxx
)

855 
__IO
 
ut32_t
 
BTCR
[8];

856 } 
	tFSMC_Bk1_TyDef
;

864 
__IO
 
ut32_t
 
BWTR
[7];

865 } 
	tFSMC_Bk1E_TyDef
;

873 
__IO
 
ut32_t
 
PCR2
;

874 
__IO
 
ut32_t
 
SR2
;

875 
__IO
 
ut32_t
 
PMEM2
;

876 
__IO
 
ut32_t
 
PATT2
;

877 
ut32_t
 
RESERVED0
;

878 
__IO
 
ut32_t
 
ECCR2
;

879 } 
	tFSMC_Bk2_TyDef
;

887 
__IO
 
ut32_t
 
PCR3
;

888 
__IO
 
ut32_t
 
SR3
;

889 
__IO
 
ut32_t
 
PMEM3
;

890 
__IO
 
ut32_t
 
PATT3
;

891 
ut32_t
 
RESERVED0
;

892 
__IO
 
ut32_t
 
ECCR3
;

893 } 
	tFSMC_Bk3_TyDef
;

901 
__IO
 
ut32_t
 
PCR4
;

902 
__IO
 
ut32_t
 
SR4
;

903 
__IO
 
ut32_t
 
PMEM4
;

904 
__IO
 
ut32_t
 
PATT4
;

905 
__IO
 
ut32_t
 
PIO4
;

906 } 
	tFSMC_Bk4_TyDef
;

909 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

916 
__IO
 
ut32_t
 
BTCR
[8];

917 } 
	tFMC_Bk1_TyDef
;

925 
__IO
 
ut32_t
 
BWTR
[7];

926 } 
	tFMC_Bk1E_TyDef
;

934 
__IO
 
ut32_t
 
PCR2
;

935 
__IO
 
ut32_t
 
SR2
;

936 
__IO
 
ut32_t
 
PMEM2
;

937 
__IO
 
ut32_t
 
PATT2
;

938 
ut32_t
 
RESERVED0
;

939 
__IO
 
ut32_t
 
ECCR2
;

940 } 
	tFMC_Bk2_TyDef
;

948 
__IO
 
ut32_t
 
PCR3
;

949 
__IO
 
ut32_t
 
SR3
;

950 
__IO
 
ut32_t
 
PMEM3
;

951 
__IO
 
ut32_t
 
PATT3
;

952 
ut32_t
 
RESERVED0
;

953 
__IO
 
ut32_t
 
ECCR3
;

954 } 
	tFMC_Bk3_TyDef
;

962 
__IO
 
ut32_t
 
PCR4
;

963 
__IO
 
ut32_t
 
SR4
;

964 
__IO
 
ut32_t
 
PMEM4
;

965 
__IO
 
ut32_t
 
PATT4
;

966 
__IO
 
ut32_t
 
PIO4
;

967 } 
	tFMC_Bk4_TyDef
;

975 
__IO
 
ut32_t
 
SDCR
[2];

976 
__IO
 
ut32_t
 
SDTR
[2];

977 
__IO
 
ut32_t
 
SDCMR
;

978 
__IO
 
ut32_t
 
SDRTR
;

979 
__IO
 
ut32_t
 
SDSR
;

980 } 
	tFMC_Bk5_6_TyDef
;

989 
__IO
 
ut32_t
 
MODER
;

990 
__IO
 
ut32_t
 
OTYPER
;

991 
__IO
 
ut32_t
 
OSPEEDR
;

992 
__IO
 
ut32_t
 
PUPDR
;

993 
__IO
 
ut32_t
 
IDR
;

994 
__IO
 
ut32_t
 
ODR
;

995 
__IO
 
ut16_t
 
BSRRL
;

996 
__IO
 
ut16_t
 
BSRRH
;

997 
__IO
 
ut32_t
 
LCKR
;

998 
__IO
 
ut32_t
 
AFR
[2];

999 } 
	tGPIO_TyDef
;

1007 
__IO
 
ut32_t
 
MEMRMP
;

1008 
__IO
 
ut32_t
 
PMC
;

1009 
__IO
 
ut32_t
 
EXTICR
[4];

1010 
ut32_t
 
RESERVED
[2];

1011 
__IO
 
ut32_t
 
CMPCR
;

1012 } 
	tSYSCFG_TyDef
;

1020 
__IO
 
ut16_t
 
CR1
;

1021 
ut16_t
 
RESERVED0
;

1022 
__IO
 
ut16_t
 
CR2
;

1023 
ut16_t
 
RESERVED1
;

1024 
__IO
 
ut16_t
 
OAR1
;

1025 
ut16_t
 
RESERVED2
;

1026 
__IO
 
ut16_t
 
OAR2
;

1027 
ut16_t
 
RESERVED3
;

1028 
__IO
 
ut16_t
 
DR
;

1029 
ut16_t
 
RESERVED4
;

1030 
__IO
 
ut16_t
 
SR1
;

1031 
ut16_t
 
RESERVED5
;

1032 
__IO
 
ut16_t
 
SR2
;

1033 
ut16_t
 
RESERVED6
;

1034 
__IO
 
ut16_t
 
CCR
;

1035 
ut16_t
 
RESERVED7
;

1036 
__IO
 
ut16_t
 
TRISE
;

1037 
ut16_t
 
RESERVED8
;

1038 
__IO
 
ut16_t
 
FLTR
;

1039 
ut16_t
 
RESERVED9
;

1040 } 
	tI2C_TyDef
;

1048 
__IO
 
ut32_t
 
KR
;

1049 
__IO
 
ut32_t
 
PR
;

1050 
__IO
 
ut32_t
 
RLR
;

1051 
__IO
 
ut32_t
 
SR
;

1052 } 
	tIWDG_TyDef
;

1060 
ut32_t
 
RESERVED0
[2];

1061 
__IO
 
ut32_t
 
SSCR
;

1062 
__IO
 
ut32_t
 
BPCR
;

1063 
__IO
 
ut32_t
 
AWCR
;

1064 
__IO
 
ut32_t
 
TWCR
;

1065 
__IO
 
ut32_t
 
GCR
;

1066 
ut32_t
 
RESERVED1
[2];

1067 
__IO
 
ut32_t
 
SRCR
;

1068 
ut32_t
 
RESERVED2
[1];

1069 
__IO
 
ut32_t
 
BCCR
;

1070 
ut32_t
 
RESERVED3
[1];

1071 
__IO
 
ut32_t
 
IER
;

1072 
__IO
 
ut32_t
 
ISR
;

1073 
__IO
 
ut32_t
 
ICR
;

1074 
__IO
 
ut32_t
 
LIPCR
;

1075 
__IO
 
ut32_t
 
CPSR
;

1076 
__IO
 
ut32_t
 
CDSR
;

1077 } 
	tLTDC_TyDef
;

1085 
__IO
 
ut32_t
 
CR
;

1086 
__IO
 
ut32_t
 
WHPCR
;

1087 
__IO
 
ut32_t
 
WVPCR
;

1088 
__IO
 
ut32_t
 
CKCR
;

1089 
__IO
 
ut32_t
 
PFCR
;

1090 
__IO
 
ut32_t
 
CACR
;

1091 
__IO
 
ut32_t
 
DCCR
;

1092 
__IO
 
ut32_t
 
BFCR
;

1093 
ut32_t
 
RESERVED0
[2];

1094 
__IO
 
ut32_t
 
CFBAR
;

1095 
__IO
 
ut32_t
 
CFBLR
;

1096 
__IO
 
ut32_t
 
CFBLNR
;

1097 
ut32_t
 
RESERVED1
[3];

1098 
__IO
 
ut32_t
 
CLUTWR
;

1100 } 
	tLTDC_Lay_TyDef
;

1108 
__IO
 
ut32_t
 
CR
;

1109 
__IO
 
ut32_t
 
CSR
;

1110 } 
	tPWR_TyDef
;

1118 
__IO
 
ut32_t
 
CR
;

1119 
__IO
 
ut32_t
 
PLLCFGR
;

1120 
__IO
 
ut32_t
 
CFGR
;

1121 
__IO
 
ut32_t
 
CIR
;

1122 
__IO
 
ut32_t
 
AHB1RSTR
;

1123 
__IO
 
ut32_t
 
AHB2RSTR
;

1124 
__IO
 
ut32_t
 
AHB3RSTR
;

1125 
ut32_t
 
RESERVED0
;

1126 
__IO
 
ut32_t
 
APB1RSTR
;

1127 
__IO
 
ut32_t
 
APB2RSTR
;

1128 
ut32_t
 
RESERVED1
[2];

1129 
__IO
 
ut32_t
 
AHB1ENR
;

1130 
__IO
 
ut32_t
 
AHB2ENR
;

1131 
__IO
 
ut32_t
 
AHB3ENR
;

1132 
ut32_t
 
RESERVED2
;

1133 
__IO
 
ut32_t
 
APB1ENR
;

1134 
__IO
 
ut32_t
 
APB2ENR
;

1135 
ut32_t
 
RESERVED3
[2];

1136 
__IO
 
ut32_t
 
AHB1LPENR
;

1137 
__IO
 
ut32_t
 
AHB2LPENR
;

1138 
__IO
 
ut32_t
 
AHB3LPENR
;

1139 
ut32_t
 
RESERVED4
;

1140 
__IO
 
ut32_t
 
APB1LPENR
;

1141 
__IO
 
ut32_t
 
APB2LPENR
;

1142 
ut32_t
 
RESERVED5
[2];

1143 
__IO
 
ut32_t
 
BDCR
;

1144 
__IO
 
ut32_t
 
CSR
;

1145 
ut32_t
 
RESERVED6
[2];

1146 
__IO
 
ut32_t
 
SSCGR
;

1147 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1148 
__IO
 
ut32_t
 
PLLSAICFGR
;

1149 
__IO
 
ut32_t
 
DCKCFGR
;

1151 } 
	tRCC_TyDef
;

1159 
__IO
 
ut32_t
 
TR
;

1160 
__IO
 
ut32_t
 
DR
;

1161 
__IO
 
ut32_t
 
CR
;

1162 
__IO
 
ut32_t
 
ISR
;

1163 
__IO
 
ut32_t
 
PRER
;

1164 
__IO
 
ut32_t
 
WUTR
;

1165 
__IO
 
ut32_t
 
CALIBR
;

1166 
__IO
 
ut32_t
 
ALRMAR
;

1167 
__IO
 
ut32_t
 
ALRMBR
;

1168 
__IO
 
ut32_t
 
WPR
;

1169 
__IO
 
ut32_t
 
SSR
;

1170 
__IO
 
ut32_t
 
SHIFTR
;

1171 
__IO
 
ut32_t
 
TSTR
;

1172 
__IO
 
ut32_t
 
TSDR
;

1173 
__IO
 
ut32_t
 
TSSSR
;

1174 
__IO
 
ut32_t
 
CALR
;

1175 
__IO
 
ut32_t
 
TAFCR
;

1176 
__IO
 
ut32_t
 
ALRMASSR
;

1177 
__IO
 
ut32_t
 
ALRMBSSR
;

1178 
ut32_t
 
RESERVED7
;

1179 
__IO
 
ut32_t
 
BKP0R
;

1180 
__IO
 
ut32_t
 
BKP1R
;

1181 
__IO
 
ut32_t
 
BKP2R
;

1182 
__IO
 
ut32_t
 
BKP3R
;

1183 
__IO
 
ut32_t
 
BKP4R
;

1184 
__IO
 
ut32_t
 
BKP5R
;

1185 
__IO
 
ut32_t
 
BKP6R
;

1186 
__IO
 
ut32_t
 
BKP7R
;

1187 
__IO
 
ut32_t
 
BKP8R
;

1188 
__IO
 
ut32_t
 
BKP9R
;

1189 
__IO
 
ut32_t
 
BKP10R
;

1190 
__IO
 
ut32_t
 
BKP11R
;

1191 
__IO
 
ut32_t
 
BKP12R
;

1192 
__IO
 
ut32_t
 
BKP13R
;

1193 
__IO
 
ut32_t
 
BKP14R
;

1194 
__IO
 
ut32_t
 
BKP15R
;

1195 
__IO
 
ut32_t
 
BKP16R
;

1196 
__IO
 
ut32_t
 
BKP17R
;

1197 
__IO
 
ut32_t
 
BKP18R
;

1198 
__IO
 
ut32_t
 
BKP19R
;

1199 } 
	tRTC_TyDef
;

1208 
__IO
 
ut32_t
 
GCR
;

1209 } 
	tSAI_TyDef
;

1213 
__IO
 
ut32_t
 
CR1
;

1214 
__IO
 
ut32_t
 
CR2
;

1215 
__IO
 
ut32_t
 
FRCR
;

1216 
__IO
 
ut32_t
 
SLOTR
;

1217 
__IO
 
ut32_t
 
IMR
;

1218 
__IO
 
ut32_t
 
SR
;

1219 
__IO
 
ut32_t
 
CLRFR
;

1220 
__IO
 
ut32_t
 
DR
;

1221 } 
	tSAI_Block_TyDef
;

1229 
__IO
 
ut32_t
 
POWER
;

1230 
__IO
 
ut32_t
 
CLKCR
;

1231 
__IO
 
ut32_t
 
ARG
;

1232 
__IO
 
ut32_t
 
CMD
;

1233 
__I
 
ut32_t
 
RESPCMD
;

1234 
__I
 
ut32_t
 
RESP1
;

1235 
__I
 
ut32_t
 
RESP2
;

1236 
__I
 
ut32_t
 
RESP3
;

1237 
__I
 
ut32_t
 
RESP4
;

1238 
__IO
 
ut32_t
 
DTIMER
;

1239 
__IO
 
ut32_t
 
DLEN
;

1240 
__IO
 
ut32_t
 
DCTRL
;

1241 
__I
 
ut32_t
 
DCOUNT
;

1242 
__I
 
ut32_t
 
STA
;

1243 
__IO
 
ut32_t
 
ICR
;

1244 
__IO
 
ut32_t
 
MASK
;

1245 
ut32_t
 
RESERVED0
[2];

1246 
__I
 
ut32_t
 
FIFOCNT
;

1247 
ut32_t
 
RESERVED1
[13];

1248 
__IO
 
ut32_t
 
FIFO
;

1249 } 
	tSDIO_TyDef
;

1257 
__IO
 
ut16_t
 
CR1
;

1258 
ut16_t
 
RESERVED0
;

1259 
__IO
 
ut16_t
 
CR2
;

1260 
ut16_t
 
RESERVED1
;

1261 
__IO
 
ut16_t
 
SR
;

1262 
ut16_t
 
RESERVED2
;

1263 
__IO
 
ut16_t
 
DR
;

1264 
ut16_t
 
RESERVED3
;

1265 
__IO
 
ut16_t
 
CRCPR
;

1266 
ut16_t
 
RESERVED4
;

1267 
__IO
 
ut16_t
 
RXCRCR
;

1268 
ut16_t
 
RESERVED5
;

1269 
__IO
 
ut16_t
 
TXCRCR
;

1270 
ut16_t
 
RESERVED6
;

1271 
__IO
 
ut16_t
 
I2SCFGR
;

1272 
ut16_t
 
RESERVED7
;

1273 
__IO
 
ut16_t
 
I2SPR
;

1274 
ut16_t
 
RESERVED8
;

1275 } 
	tSPI_TyDef
;

1283 
__IO
 
ut16_t
 
CR1
;

1284 
ut16_t
 
RESERVED0
;

1285 
__IO
 
ut16_t
 
CR2
;

1286 
ut16_t
 
RESERVED1
;

1287 
__IO
 
ut16_t
 
SMCR
;

1288 
ut16_t
 
RESERVED2
;

1289 
__IO
 
ut16_t
 
DIER
;

1290 
ut16_t
 
RESERVED3
;

1291 
__IO
 
ut16_t
 
SR
;

1292 
ut16_t
 
RESERVED4
;

1293 
__IO
 
ut16_t
 
EGR
;

1294 
ut16_t
 
RESERVED5
;

1295 
__IO
 
ut16_t
 
CCMR1
;

1296 
ut16_t
 
RESERVED6
;

1297 
__IO
 
ut16_t
 
CCMR2
;

1298 
ut16_t
 
RESERVED7
;

1299 
__IO
 
ut16_t
 
CCER
;

1300 
ut16_t
 
RESERVED8
;

1301 
__IO
 
ut32_t
 
CNT
;

1302 
__IO
 
ut16_t
 
PSC
;

1303 
ut16_t
 
RESERVED9
;

1304 
__IO
 
ut32_t
 
ARR
;

1305 
__IO
 
ut16_t
 
RCR
;

1306 
ut16_t
 
RESERVED10
;

1307 
__IO
 
ut32_t
 
CCR1
;

1308 
__IO
 
ut32_t
 
CCR2
;

1309 
__IO
 
ut32_t
 
CCR3
;

1310 
__IO
 
ut32_t
 
CCR4
;

1311 
__IO
 
ut16_t
 
BDTR
;

1312 
ut16_t
 
RESERVED11
;

1313 
__IO
 
ut16_t
 
DCR
;

1314 
ut16_t
 
RESERVED12
;

1315 
__IO
 
ut16_t
 
DMAR
;

1316 
ut16_t
 
RESERVED13
;

1317 
__IO
 
ut16_t
 
OR
;

1318 
ut16_t
 
RESERVED14
;

1319 } 
	tTIM_TyDef
;

1327 
__IO
 
ut16_t
 
SR
;

1328 
ut16_t
 
RESERVED0
;

1329 
__IO
 
ut16_t
 
DR
;

1330 
ut16_t
 
RESERVED1
;

1331 
__IO
 
ut16_t
 
BRR
;

1332 
ut16_t
 
RESERVED2
;

1333 
__IO
 
ut16_t
 
CR1
;

1334 
ut16_t
 
RESERVED3
;

1335 
__IO
 
ut16_t
 
CR2
;

1336 
ut16_t
 
RESERVED4
;

1337 
__IO
 
ut16_t
 
CR3
;

1338 
ut16_t
 
RESERVED5
;

1339 
__IO
 
ut16_t
 
GTPR
;

1340 
ut16_t
 
RESERVED6
;

1341 } 
	tUSART_TyDef
;

1349 
__IO
 
ut32_t
 
CR
;

1350 
__IO
 
ut32_t
 
CFR
;

1351 
__IO
 
ut32_t
 
SR
;

1352 } 
	tWWDG_TyDef
;

1360 
__IO
 
ut32_t
 
CR
;

1361 
__IO
 
ut32_t
 
SR
;

1362 
__IO
 
ut32_t
 
DR
;

1363 
__IO
 
ut32_t
 
DOUT
;

1364 
__IO
 
ut32_t
 
DMACR
;

1365 
__IO
 
ut32_t
 
IMSCR
;

1366 
__IO
 
ut32_t
 
RISR
;

1367 
__IO
 
ut32_t
 
MISR
;

1368 
__IO
 
ut32_t
 
K0LR
;

1369 
__IO
 
ut32_t
 
K0RR
;

1370 
__IO
 
ut32_t
 
K1LR
;

1371 
__IO
 
ut32_t
 
K1RR
;

1372 
__IO
 
ut32_t
 
K2LR
;

1373 
__IO
 
ut32_t
 
K2RR
;

1374 
__IO
 
ut32_t
 
K3LR
;

1375 
__IO
 
ut32_t
 
K3RR
;

1376 
__IO
 
ut32_t
 
IV0LR
;

1377 
__IO
 
ut32_t
 
IV0RR
;

1378 
__IO
 
ut32_t
 
IV1LR
;

1379 
__IO
 
ut32_t
 
IV1RR
;

1380 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1381 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1382 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1383 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1384 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1385 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1386 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1387 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1388 
__IO
 
ut32_t
 
CSGCM0R
;

1389 
__IO
 
ut32_t
 
CSGCM1R
;

1390 
__IO
 
ut32_t
 
CSGCM2R
;

1391 
__IO
 
ut32_t
 
CSGCM3R
;

1392 
__IO
 
ut32_t
 
CSGCM4R
;

1393 
__IO
 
ut32_t
 
CSGCM5R
;

1394 
__IO
 
ut32_t
 
CSGCM6R
;

1395 
__IO
 
ut32_t
 
CSGCM7R
;

1396 } 
	tCRYP_TyDef
;

1404 
__IO
 
ut32_t
 
CR
;

1405 
__IO
 
ut32_t
 
DIN
;

1406 
__IO
 
ut32_t
 
STR
;

1407 
__IO
 
ut32_t
 
HR
[5];

1408 
__IO
 
ut32_t
 
IMR
;

1409 
__IO
 
ut32_t
 
SR
;

1410 
ut32_t
 
RESERVED
[52];

1411 
__IO
 
ut32_t
 
CSR
[54];

1412 } 
	tHASH_TyDef
;

1420 
__IO
 
ut32_t
 
HR
[8];

1421 } 
	tHASH_DIGEST_TyDef
;

1429 
__IO
 
ut32_t
 
CR
;

1430 
__IO
 
ut32_t
 
SR
;

1431 
__IO
 
ut32_t
 
DR
;

1432 } 
	tRNG_TyDef
;

1441 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1442 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1443 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1444 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1445 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1446 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1447 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1449 #i
defed
 (
STM32F40_41xxx
)

1450 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1453 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1454 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1457 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1458 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1459 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1460 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1461 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1462 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1465 
	#SRAM_BASE
 
SRAM1_BASE


	)

1466 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1470 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1471 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1472 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1473 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1476 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1477 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1478 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1479 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1480 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1481 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1482 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1483 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1484 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1485 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1486 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1487 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1488 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1489 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1490 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1491 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1492 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1493 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1494 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1495 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1496 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1497 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1498 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1499 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1500 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1501 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1502 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1503 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1504 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1507 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1508 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1509 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1510 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1511 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1512 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1513 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1514 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1515 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1516 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1517 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1518 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1519 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1520 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1521 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1522 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1523 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1524 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1525 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1526 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1527 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1528 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1529 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1530 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1533 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1534 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1535 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1536 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1537 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1538 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1539 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1540 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1541 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1542 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1543 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1544 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1545 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1546 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1547 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1548 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1549 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1550 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1551 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1552 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1553 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1554 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1555 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1556 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1557 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1558 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1559 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1560 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1561 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1562 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1563 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1564 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1565 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1566 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1567 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1568 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1569 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1570 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1573 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1574 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1575 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1576 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

1577 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1579 #i
defed
 (
STM32F40_41xxx
)

1581 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1582 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1583 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1584 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1585 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1588 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1590 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

1591 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

1592 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

1593 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

1594 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

1595 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

1599 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

1608 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1609 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1610 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1611 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1612 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1613 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1614 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1615 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1616 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1617 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1618 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1619 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1620 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

1621 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1622 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1623 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

1624 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1625 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1626 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1627 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1628 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1629 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1630 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

1631 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1632 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1633 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1634 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1635 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

1636 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

1637 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1638 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1639 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1640 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

1641 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

1642 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1643 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1644 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1645 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1646 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1647 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

1648 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

1649 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1650 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1651 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1652 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1653 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

1654 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

1655 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

1656 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

1657 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

1658 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

1659 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

1660 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

1661 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1662 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1663 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1664 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1665 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1666 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1667 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1668 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

1669 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

1670 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

1671 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

1672 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1673 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1674 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1675 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1676 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

1677 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

1678 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

1679 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

1680 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

1681 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

1682 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

1683 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

1684 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1685 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

1686 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

1687 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

1688 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

1689 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

1690 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

1691 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

1692 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

1693 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1694 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

1695 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

1696 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

1697 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

1698 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

1699 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

1701 #i
defed
 (
STM32F40_41xxx
)

1702 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

1703 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

1704 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

1705 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

1706 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

1709 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1710 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

1711 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

1712 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

1713 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

1714 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

1715 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

1718 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1742 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

1743 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

1744 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

1745 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

1746 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

1747 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

1750 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

1751 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

1752 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

1753 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

1754 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

1755 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

1756 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

1757 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

1758 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

1759 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

1760 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

1761 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

1762 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

1763 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

1764 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

1765 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

1766 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

1767 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

1768 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

1769 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1770 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

1771 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

1772 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

1773 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

1776 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

1777 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

1778 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

1779 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

1780 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

1781 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

1782 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

1783 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

1784 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

1785 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

1786 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

1787 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

1788 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

1789 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

1790 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

1791 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

1792 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

1793 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

1794 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

1795 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

1796 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

1797 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

1798 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

1799 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

1802 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

1803 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

1804 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

1805 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

1806 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

1807 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

1808 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

1809 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

1810 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

1811 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

1812 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

1813 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

1814 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

1815 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

1816 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

1817 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

1818 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

1819 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

1820 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

1821 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

1822 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

1823 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

1824 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

1825 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

1826 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

1827 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

1828 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

1829 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

1830 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

1831 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

1832 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

1833 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

1834 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

1835 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

1836 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

1837 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

1840 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

1841 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

1842 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

1843 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

1844 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

1845 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

1846 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

1847 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

1848 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

1849 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

1850 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

1851 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

1852 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

1853 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

1854 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

1855 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

1856 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

1857 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

1858 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

1859 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

1860 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

1861 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

1862 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

1863 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

1864 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

1865 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

1866 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

1867 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

1868 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

1869 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

1870 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

1871 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

1872 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

1873 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

1874 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

1875 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

1876 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

1877 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

1878 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

1879 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

1882 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

1885 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

1888 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

1891 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

1894 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

1897 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

1900 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

1901 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

1902 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

1903 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

1904 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

1905 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

1906 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

1907 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

1908 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

1909 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

1910 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

1911 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

1912 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

1913 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

1914 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

1915 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

1916 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

1917 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

1918 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

1919 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

1920 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

1921 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

1922 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

1923 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

1924 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

1925 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

1926 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

1927 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

1928 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

1931 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

1932 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

1933 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

1934 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

1935 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

1936 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

1937 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

1938 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

1939 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

1940 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

1941 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

1942 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

1943 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

1944 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

1945 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

1946 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

1947 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

1948 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

1949 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

1950 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

1951 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

1952 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

1953 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

1954 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

1955 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

1956 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

1957 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

1958 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

1959 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

1960 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

1961 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

1962 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

1963 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

1964 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

1965 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

1966 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

1969 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

1970 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

1971 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

1972 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

1973 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

1974 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

1975 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

1976 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

1977 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

1978 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

1979 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

1980 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

1981 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

1982 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

1983 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

1984 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

1985 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

1986 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

1987 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

1988 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

1989 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

1990 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

1991 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

1992 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

1993 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

1994 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

1995 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

1996 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

1997 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

1998 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

1999 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2000 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2001 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2002 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2003 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2004 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2007 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2008 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2009 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2010 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2011 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2012 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2013 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2014 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2015 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2016 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2017 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2018 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2019 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2020 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2021 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2022 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2023 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2024 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2025 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2026 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2027 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2028 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2029 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2030 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2031 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2032 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2033 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2036 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2039 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2042 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2045 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2048 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2049 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2052 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2053 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2054 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2055 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2056 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2057 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

2058 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2059 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2060 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2061 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2062 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2063 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

2064 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2065 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2066 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2067 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2068 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2069 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

2072 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2073 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2074 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2075 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2076 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2077 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2078 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2079 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2080 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2081 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2082 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2083 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2084 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2085 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2086 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2087 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2088 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2089 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2090 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2091 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2094 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2095 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2104 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2105 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2106 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2107 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2108 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2109 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2110 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2111 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2112 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2115 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2116 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2117 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2118 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2119 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2120 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2121 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2122 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2123 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2126 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2127 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2128 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2129 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2130 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2131 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2132 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2133 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2134 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2135 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2136 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2137 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2138 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2139 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2140 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2141 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2143 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2144 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2145 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2146 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2148 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2149 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2150 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2151 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2154 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2155 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2156 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2157 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2160 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2161 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2162 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2163 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2166 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2167 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2168 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2169 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2170 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2171 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2172 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2173 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2174 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2175 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2176 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2177 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2178 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2179 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2182 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2183 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2184 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2186 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2187 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2188 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2189 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2191 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2192 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2195 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2196 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2197 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2198 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2199 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2200 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2204 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2205 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2206 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2207 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2208 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2211 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2212 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2213 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2216 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2217 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2218 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2219 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2222 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2223 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2224 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2225 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2228 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2229 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2230 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2231 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2232 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2235 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2236 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2237 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2240 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2241 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2242 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2243 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2246 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2247 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2248 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2249 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2252 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2253 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2254 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2255 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2256 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2259 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2260 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2261 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2264 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2265 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2266 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2267 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2270 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2271 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2272 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2273 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2276 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2277 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2278 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2279 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2282 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2283 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2284 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2287 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2288 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2289 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2290 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2293 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2294 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2295 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2296 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2299 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2300 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2301 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2302 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2305 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2306 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2307 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2310 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2311 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2312 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2313 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2316 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2317 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2318 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2319 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2323 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2326 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2327 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2328 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2329 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2330 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2331 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2332 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2333 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2334 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2335 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2336 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2337 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2338 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2339 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2340 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2343 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2344 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2345 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2346 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2347 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2348 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2349 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2350 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2351 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2352 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2353 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2354 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2355 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2356 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2357 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2360 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2361 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2362 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2363 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2364 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2365 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2366 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2367 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2368 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2369 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2370 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2371 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2372 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2373 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2374 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2377 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2378 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2379 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2380 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2381 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2382 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2383 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2384 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2385 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2386 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2387 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2388 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2389 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2390 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2391 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2394 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2395 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2396 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2397 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2398 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2399 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2400 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2401 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2402 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2403 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2404 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2405 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2406 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2407 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2408 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2409 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2410 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2411 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2412 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2413 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2414 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2415 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2416 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2417 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2418 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2419 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2420 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2421 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2422 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2423 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2424 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2425 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2428 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2429 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2430 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2431 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2432 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2433 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2434 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2435 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2436 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2437 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2438 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2439 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2440 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2441 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2442 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2443 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2444 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2445 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2446 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2447 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2448 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2449 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2450 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2451 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2452 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2453 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2454 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2455 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2456 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2457 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2458 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2459 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2462 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2463 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2464 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2465 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2466 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2467 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2468 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2469 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2470 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2471 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2472 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2473 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2474 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2475 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2476 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2477 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2478 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2479 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2480 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2481 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2482 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2483 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2484 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2485 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2486 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2487 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2488 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2489 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2490 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2491 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2492 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2493 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2496 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2497 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2498 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2499 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2500 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2501 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2502 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2503 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2504 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2505 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2506 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2507 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2508 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2509 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2510 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2511 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2512 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2513 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2514 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2515 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2516 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2517 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2518 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2519 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2520 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2521 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2522 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2523 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2524 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2525 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2526 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2527 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2530 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2531 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2532 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2533 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2534 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2535 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2536 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2537 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2538 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2539 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2540 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2541 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2542 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2543 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2544 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2545 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2546 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2547 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2548 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2549 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2550 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2551 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2552 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2553 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2554 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2555 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2556 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2557 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2558 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2559 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2560 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2561 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2564 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2565 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2566 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2567 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2568 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2569 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2570 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2571 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2572 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2573 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2574 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2575 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2576 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2577 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2578 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2579 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2580 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2581 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2582 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2583 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2584 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2585 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2586 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2587 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2588 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2589 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2590 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2591 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2592 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2593 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2594 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2595 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2598 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2599 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2600 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2601 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2602 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2603 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2604 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2605 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2606 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2607 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2608 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2609 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2610 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2611 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2612 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2613 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2614 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2615 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2616 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2617 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2618 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2619 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2620 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2621 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2622 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2623 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2624 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2625 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2626 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2627 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2628 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2629 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2632 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2633 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2634 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2635 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2636 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2637 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2638 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2639 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2640 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2641 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2642 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2643 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2644 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2645 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2646 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2647 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2648 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2649 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2650 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

2651 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

2652 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

2653 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

2654 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

2655 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

2656 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

2657 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

2658 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

2659 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

2660 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

2661 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

2662 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

2663 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

2666 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

2667 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

2668 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

2669 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

2670 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

2671 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

2672 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

2673 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

2674 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

2675 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

2676 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

2677 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

2678 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

2679 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

2680 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

2681 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

2682 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

2683 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

2684 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

2685 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

2686 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

2687 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

2688 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

2689 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

2690 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

2691 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

2692 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

2693 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

2694 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

2695 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

2696 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

2697 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

2700 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

2701 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

2702 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

2703 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

2704 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

2705 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

2706 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

2707 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

2708 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

2709 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

2710 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

2711 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

2712 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

2713 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

2714 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

2715 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

2716 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

2717 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

2718 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

2719 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

2720 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

2721 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

2722 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

2723 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

2724 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

2725 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

2726 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

2727 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

2728 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

2729 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

2730 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

2731 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

2734 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

2735 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

2736 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

2737 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

2738 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

2739 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2740 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2741 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2742 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2743 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2744 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2745 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2746 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2747 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2748 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2749 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2750 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2751 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2752 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2753 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2754 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2755 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2756 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2757 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2758 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2759 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2760 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2761 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2762 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2763 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2764 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2765 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2768 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2769 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2770 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2771 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2772 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2773 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2774 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2775 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2776 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2777 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2778 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2779 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2780 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2781 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2782 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2783 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2784 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2785 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2786 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2787 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2788 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2789 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2790 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2791 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2792 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2793 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2794 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2795 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2796 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2797 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2798 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2799 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2802 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2803 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2804 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2805 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2806 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2807 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2808 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2809 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2810 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2811 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2812 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2813 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2814 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2815 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2816 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2817 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2818 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2819 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2820 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2821 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2822 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2823 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2824 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2825 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2826 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2827 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2828 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2829 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2830 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

2831 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

2832 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

2833 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

2836 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

2837 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

2838 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

2839 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

2840 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

2841 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

2842 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

2843 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

2844 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

2845 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

2846 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

2847 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

2848 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

2849 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

2850 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

2851 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

2852 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

2853 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

2854 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

2855 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

2856 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

2857 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

2858 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

2859 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

2860 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

2861 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

2862 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

2863 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

2864 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

2865 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

2866 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

2867 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

2870 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

2871 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

2872 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

2873 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

2874 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

2875 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

2876 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

2877 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

2878 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

2879 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

2880 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

2881 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

2882 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

2883 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

2884 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

2885 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

2886 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

2887 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

2888 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

2889 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

2890 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

2891 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

2892 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

2893 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

2894 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

2895 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

2896 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

2897 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

2898 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

2899 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

2900 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

2901 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

2904 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

2905 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

2906 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

2907 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

2908 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

2909 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

2910 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

2911 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

2912 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

2913 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

2914 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

2915 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

2916 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

2917 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

2918 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

2919 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

2920 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

2921 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

2922 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

2923 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

2924 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

2925 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

2926 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

2927 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

2928 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

2929 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

2930 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

2931 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

2932 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

2933 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

2934 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

2935 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

2938 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

2939 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

2940 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

2941 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

2942 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

2943 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

2944 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

2945 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

2946 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

2947 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

2948 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

2949 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

2950 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2951 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2952 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2953 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2954 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2955 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2956 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2957 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2958 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2959 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2960 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2961 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2962 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2963 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2964 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2965 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2966 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2967 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2968 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2969 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2972 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2973 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2974 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2975 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2976 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2977 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2978 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2979 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2980 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2981 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2982 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2983 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2984 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2985 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2986 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2987 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2988 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2989 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2990 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2991 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2992 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2993 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2994 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2995 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2996 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2997 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2998 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2999 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3000 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3001 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3002 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3003 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3006 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3007 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3008 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3009 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3010 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3011 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3012 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3013 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3014 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3015 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3016 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3017 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3018 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3019 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3020 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3021 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3022 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3023 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3024 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3025 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3026 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3027 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3028 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3029 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3030 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3031 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3032 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3033 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3034 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3035 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3036 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3037 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3040 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3041 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3042 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3043 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3044 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3045 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3046 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3047 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3048 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3049 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3050 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3051 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3052 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3053 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3054 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3055 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3056 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3057 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3058 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3059 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3060 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3061 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3062 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3063 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3064 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3065 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3066 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3067 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3068 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3069 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3070 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3071 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3074 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3075 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3076 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3077 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3078 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3079 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3080 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3081 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3082 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3083 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3084 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3085 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3086 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3087 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3088 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3089 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3090 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3091 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3092 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3093 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3094 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3095 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3096 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3097 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3098 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3099 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3100 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3101 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3102 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3103 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3104 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3105 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3108 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3109 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3110 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3111 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3112 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3113 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3114 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3115 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3116 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3117 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3118 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3119 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3120 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3121 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3122 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3123 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3124 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3125 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3126 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3127 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3128 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3129 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3130 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3131 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3132 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3133 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3134 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3135 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3136 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3137 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3138 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3139 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3142 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3143 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3144 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3145 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3146 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3147 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3148 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3149 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3150 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3151 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3152 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3153 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3154 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3155 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3156 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3157 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3158 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3159 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3160 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3161 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3162 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3163 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3164 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3165 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3166 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3167 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3168 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3169 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3170 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3171 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3172 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3173 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3176 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3177 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3178 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3179 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3180 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3181 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3182 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3183 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3184 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3185 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3186 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3187 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3188 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3189 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3190 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3191 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3192 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3193 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3194 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3195 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3196 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3197 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3198 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3199 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3200 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3201 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3202 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3203 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3204 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3205 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3206 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3207 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3210 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3211 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3212 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3213 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3214 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3215 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3216 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3217 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3218 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3219 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3220 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3221 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3222 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3223 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3224 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3225 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3226 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3227 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3228 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3229 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3230 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3231 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3232 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3233 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3234 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3235 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3236 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3237 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3238 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3239 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3240 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3241 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3244 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3245 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3246 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3247 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3248 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3249 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3250 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3251 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3252 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3253 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3254 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3255 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3256 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3257 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3258 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3259 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3260 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3261 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3262 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3263 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3264 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3265 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3266 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3267 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3268 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3269 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3270 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3271 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3272 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3273 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3274 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3275 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3278 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3279 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3280 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3281 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3282 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3283 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3284 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3285 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3286 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3287 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3288 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3289 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3290 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3291 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3292 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3293 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3294 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3295 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3296 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3297 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3298 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3299 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3300 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3301 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3302 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3303 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3304 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3305 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3306 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3307 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3308 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3309 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3312 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3313 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3314 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3315 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3316 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3317 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3318 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3319 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3320 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3321 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3322 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3323 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3324 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3325 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3326 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3327 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3328 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3329 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3330 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3331 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3332 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3333 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3334 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3335 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3336 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3337 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3338 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3339 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3340 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3341 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3342 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3343 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3351 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3355 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3359 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

3367 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

3369 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

3370 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

3371 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

3372 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

3373 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

3374 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

3375 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

3376 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

3377 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

3378 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

3379 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

3380 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

3382 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

3383 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

3384 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

3385 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

3386 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

3387 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

3388 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

3389 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

3391 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

3392 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

3393 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

3394 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

3397 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

3398 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

3399 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

3400 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

3401 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

3403 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

3404 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

3406 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

3407 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

3409 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

3410 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

3412 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

3413 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

3421 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3422 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3423 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3425 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3426 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3427 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3428 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3430 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3431 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3432 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3434 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3435 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3436 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3437 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3438 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3440 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3441 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3442 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3443 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3445 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3446 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3447 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3448 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3450 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3451 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3452 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3454 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3455 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3456 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3457 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3458 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3460 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3463 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3464 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3467 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3470 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3473 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3476 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3479 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3482 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3485 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3486 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3489 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3490 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

3493 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

3494 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

3497 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

3500 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

3503 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

3504 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3518 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

3519 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

3520 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

3521 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

3522 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

3523 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

3524 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

3525 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

3526 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

3527 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

3528 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

3529 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

3530 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

3531 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

3534 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

3535 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

3536 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

3539 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

3540 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

3541 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

3542 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

3543 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

3546 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

3547 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

3548 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

3549 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

3550 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

3553 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

3554 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

3555 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

3556 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

3557 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

3560 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

3561 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

3562 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

3563 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

3564 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

3572 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

3573 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

3574 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

3575 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

3576 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

3577 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

3578 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

3579 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

3580 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

3581 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

3582 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

3583 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

3584 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

3585 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

3586 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

3587 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

3588 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

3589 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

3590 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

3591 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

3592 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

3593 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

3594 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

3595 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

3596 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

3597 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

3598 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

3599 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

3600 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

3601 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

3602 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

3603 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

3604 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

3605 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

3606 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

3609 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

3610 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

3611 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

3612 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

3613 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

3614 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

3615 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

3616 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

3617 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

3618 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

3619 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

3620 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

3621 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

3622 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

3623 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

3624 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

3625 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

3628 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

3629 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

3630 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

3631 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

3632 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

3633 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

3634 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

3635 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

3636 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

3639 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

3640 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

3641 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

3642 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

3643 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

3644 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

3645 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

3646 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

3647 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

3648 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

3649 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

3650 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

3651 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

3652 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

3653 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

3654 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

3655 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

3656 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

3657 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

3658 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

3661 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

3662 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

3663 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

3664 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

3665 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

3666 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

3667 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

3668 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

3669 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

3670 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

3671 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

3672 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

3673 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

3674 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

3675 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

3676 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

3677 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

3678 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

3679 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

3680 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

3683 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

3684 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

3685 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

3686 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

3687 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

3688 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

3689 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

3690 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

3691 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

3692 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

3693 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

3694 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

3695 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

3696 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

3697 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

3698 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

3699 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

3700 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

3701 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

3702 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

3705 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

3706 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

3707 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

3708 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

3709 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

3710 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

3711 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

3712 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

3713 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

3714 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

3715 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

3716 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

3717 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

3718 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

3719 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

3720 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

3721 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

3722 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

3723 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

3724 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

3734 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

3735 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

3736 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

3737 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

3738 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

3739 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

3740 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

3741 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

3742 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

3743 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

3747 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

3748 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

3749 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

3750 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

3751 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

3752 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

3756 
	#DMA2D_IFSR_CTEIF
 ((
ut32_t
)0x00000001

	)

3757 
	#DMA2D_IFSR_CTCIF
 ((
ut32_t
)0x00000002

	)

3758 
	#DMA2D_IFSR_CTWIF
 ((
ut32_t
)0x00000004

	)

3759 
	#DMA2D_IFSR_CCAEIF
 ((
ut32_t
)0x00000008

	)

3760 
	#DMA2D_IFSR_CCTCIF
 ((
ut32_t
)0x00000010

	)

3761 
	#DMA2D_IFSR_CCEIF
 ((
ut32_t
)0x00000020

	)

3765 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3769 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3773 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3777 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

3781 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3782 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3783 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3784 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3785 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3786 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3790 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3791 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3792 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3796 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

3797 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

3798 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

3799 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

3800 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

3801 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

3805 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

3806 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

3807 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

3811 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3815 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3819 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

3825 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

3826 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

3827 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

3828 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

3831 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

3832 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

3833 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

3836 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

3837 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

3838 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

3839 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

3842 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

3843 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

3844 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

3845 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

3849 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3853 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

3857 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

3858 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

3862 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

3866 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

3867 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

3882 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3883 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3884 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3885 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3886 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3887 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3888 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3889 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3890 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3891 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3892 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3893 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3894 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3895 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3896 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3897 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3898 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3899 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3900 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3901 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3904 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3905 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3906 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3907 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3908 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3909 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3910 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3911 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3912 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3913 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3914 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3915 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3916 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3917 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3918 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3919 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3920 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3921 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3922 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3923 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3926 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3927 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3928 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3929 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3930 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3931 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3932 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3933 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3934 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3935 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3936 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3937 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3938 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3939 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3940 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3941 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3942 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3943 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3944 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3945 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3948 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3949 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3950 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3951 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3952 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3953 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3954 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3955 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3956 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3957 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3958 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3959 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3960 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3961 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3962 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3963 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3964 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3965 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3966 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3967 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3970 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3971 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3972 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3973 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3974 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3975 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3976 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3977 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3978 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3979 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3980 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3981 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3982 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3983 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3984 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3985 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3986 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3987 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3988 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3989 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3992 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3993 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3994 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3995 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3996 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3997 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3998 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3999 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4000 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4001 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4002 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4003 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4004 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4005 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4006 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4007 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4008 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4009 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4010 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4011 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4019 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

4020 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4021 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4022 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4023 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4024 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4025 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4026 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4027 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4028 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

4029 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

4030 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

4031 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

4032 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

4033 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

4034 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

4035 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

4037 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4038 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4039 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4040 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4041 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4042 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4043 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4046 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4047 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4048 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4049 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4050 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4051 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4052 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4055 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4056 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4057 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4058 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4059 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

4060 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4061 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4062 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4063 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4064 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

4065 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

4066 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4067 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4068 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

4069 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4070 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4071 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4074 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4075 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4076 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4077 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4078 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4079 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

4081 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4082 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4083 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4084 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

4085 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4086 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4087 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4088 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4089 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4090 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4091 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4092 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4093 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4094 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4095 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4096 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4097 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4098 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4099 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4100 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4101 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4102 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4103 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4104 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4105 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4107 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

4108 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

4111 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4112 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4113 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4114 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4115 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4116 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4117 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4118 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4119 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4120 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4121 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4122 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4123 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4125 #i
defed
 (
STM32F40_41xxx
)

4132 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4133 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4135 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4136 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4137 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4139 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4140 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4141 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4143 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4144 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4145 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4146 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4147 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4148 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4149 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4150 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4151 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4152 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4155 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4156 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4158 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4159 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4160 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4162 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4163 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4164 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4166 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4167 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4168 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4169 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4170 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4171 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4172 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4173 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4174 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4175 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4178 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4179 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4181 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4182 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4183 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4185 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4186 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4187 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4189 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4190 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4191 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4192 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4193 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4194 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4195 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4196 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4197 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4198 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4201 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4202 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4204 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4205 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4206 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4208 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4209 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4210 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4212 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4213 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4214 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4215 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4216 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4217 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4218 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4219 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4220 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4221 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4224 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4225 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4226 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4227 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4228 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4230 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4231 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4232 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4233 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4234 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4236 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4237 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4238 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4239 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4240 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4242 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4243 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4244 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4245 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4246 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4248 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4249 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4250 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4251 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4252 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4254 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4255 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4256 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4257 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4258 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4260 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4261 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4262 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4265 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4266 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4267 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4268 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4269 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4271 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4272 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4273 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4274 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4275 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4277 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4278 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4279 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4280 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4281 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4283 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4284 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4285 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4286 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4287 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4289 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4290 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4291 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4292 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4293 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4295 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4296 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4297 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4298 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4299 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4301 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4302 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4303 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4306 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4307 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4308 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4309 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4310 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4312 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4313 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4314 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4315 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4316 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4318 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4319 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4320 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4321 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4322 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4324 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4325 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4326 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4327 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4328 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4330 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4331 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4332 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4333 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4334 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4336 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4337 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4338 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4339 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4340 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4342 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4343 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4344 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4347 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4348 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4349 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4350 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4351 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4353 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4354 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4355 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4356 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4357 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4359 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4360 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4361 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4362 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4363 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4365 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4366 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4367 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4368 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4369 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4371 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4372 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4373 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4374 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4375 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4377 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4378 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4379 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4380 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4381 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4383 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4384 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4385 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4388 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4389 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4390 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4391 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4392 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4394 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4395 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4396 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4397 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4398 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4400 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4401 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4402 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4403 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4404 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4406 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4407 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4408 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4409 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4410 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4412 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4413 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4414 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4415 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4416 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4418 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4419 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4420 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4423 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4424 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4425 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4426 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4427 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4429 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4430 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4431 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4432 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4433 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4435 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4436 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4437 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4438 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4439 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4441 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4442 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4443 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4444 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4445 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4447 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4448 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4449 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4450 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4451 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4453 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4454 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4455 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4458 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4459 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4460 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4461 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4462 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4464 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4465 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4466 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4467 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4468 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4470 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4471 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4472 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4473 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4474 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4476 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4477 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4478 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4479 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4480 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4482 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4483 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4484 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4485 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4486 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4488 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4489 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4490 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4493 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4494 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4495 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4496 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4497 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4499 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4500 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4501 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4502 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4503 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4505 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4506 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4507 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4508 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4509 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4511 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4512 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4513 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4514 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4515 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4517 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4518 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4519 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4520 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4521 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4523 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4524 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4525 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4528 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

4529 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

4530 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

4532 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

4533 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

4534 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

4536 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

4538 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

4539 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

4540 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

4541 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

4542 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

4544 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

4545 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

4546 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

4547 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

4548 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

4550 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

4551 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4552 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4553 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4556 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

4557 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

4558 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

4560 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

4561 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

4562 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

4564 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

4566 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

4567 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

4568 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

4569 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

4570 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

4572 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

4573 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

4574 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

4575 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

4576 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

4578 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

4579 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4580 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4581 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4584 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

4585 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

4586 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

4588 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

4589 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

4590 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

4592 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

4594 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

4595 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

4596 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

4597 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

4598 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

4600 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

4601 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

4602 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

4603 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

4604 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

4606 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

4607 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

4608 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

4609 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

4612 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

4613 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

4614 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

4615 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

4616 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

4617 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

4618 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

4621 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

4622 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

4623 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

4624 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

4625 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

4626 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

4627 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

4630 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

4631 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

4632 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

4633 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

4634 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

4635 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

4636 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

4639 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

4640 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

4641 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

4642 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

4643 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

4644 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

4645 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

4646 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

4647 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

4649 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

4650 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

4651 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

4652 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

4653 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

4654 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

4655 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

4656 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

4657 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

4659 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

4660 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

4661 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

4662 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

4663 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

4664 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

4665 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

4666 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

4667 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

4669 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

4670 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

4671 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

4672 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

4673 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

4674 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

4675 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

4676 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

4677 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

4680 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

4681 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

4682 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

4683 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

4684 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

4685 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

4686 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

4687 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

4688 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

4690 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

4691 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

4692 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

4693 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

4694 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

4695 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

4696 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

4697 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

4698 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

4700 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

4701 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

4702 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

4703 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

4704 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

4705 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

4706 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

4707 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

4708 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

4710 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

4711 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

4712 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

4713 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

4714 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

4715 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

4716 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

4717 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

4718 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

4721 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

4722 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

4723 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

4724 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

4725 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

4726 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

4727 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

4728 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

4729 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

4731 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

4732 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

4733 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

4734 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

4735 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

4736 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

4737 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

4738 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

4739 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

4741 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

4742 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

4743 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

4744 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

4745 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

4746 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

4747 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

4748 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

4749 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

4751 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

4752 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

4753 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

4754 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

4755 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

4756 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

4757 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

4758 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

4759 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

4762 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

4763 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

4764 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

4765 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

4766 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

4767 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

4768 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

4769 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

4770 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

4772 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

4773 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

4774 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

4775 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

4776 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

4777 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

4778 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

4779 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

4780 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

4782 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

4783 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

4784 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

4785 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

4786 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

4787 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

4788 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

4789 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

4790 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

4792 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

4793 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

4794 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

4795 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

4796 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

4797 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

4798 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

4799 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

4800 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

4803 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

4804 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

4805 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

4806 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

4807 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

4808 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

4809 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

4810 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

4811 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

4813 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

4814 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

4815 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

4816 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

4817 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

4818 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

4819 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

4820 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

4821 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

4823 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

4824 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

4825 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

4826 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

4827 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

4828 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

4829 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

4830 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

4831 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

4833 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

4834 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

4835 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

4836 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

4837 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

4838 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

4839 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

4840 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

4841 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

4844 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

4845 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

4846 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

4847 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

4848 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

4849 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

4850 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

4851 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

4852 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

4854 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

4855 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

4856 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

4857 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

4858 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

4859 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

4860 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

4861 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

4862 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

4864 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

4865 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

4866 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

4867 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

4868 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

4869 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

4870 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

4871 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

4872 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

4874 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

4875 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

4876 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

4877 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

4878 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

4879 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

4880 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

4881 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

4882 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

4885 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

4886 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

4887 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

4888 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

4889 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

4890 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

4891 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

4892 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

4893 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

4895 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

4896 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

4897 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

4898 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

4899 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

4900 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

4901 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

4902 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

4903 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

4905 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

4906 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

4907 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

4908 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

4909 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

4910 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

4911 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

4912 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

4913 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

4915 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

4916 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

4917 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

4918 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

4919 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

4920 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

4921 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

4922 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

4923 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

4926 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

4929 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

4932 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

4939 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4940 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4942 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4943 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4944 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4946 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4947 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4948 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4950 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4951 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4952 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4953 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4954 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4955 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4956 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4957 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4958 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4959 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4960 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

4963 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4964 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4966 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4967 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4968 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4970 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4971 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4972 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4974 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4975 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4976 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4977 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4978 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4979 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4980 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4981 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4982 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4983 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4986 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4987 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4989 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4990 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4991 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4993 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4994 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4995 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4997 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4998 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4999 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5000 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5001 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5002 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5003 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5004 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5005 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5006 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5009 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5010 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5012 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5013 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5014 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5016 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5017 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5018 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5020 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5021 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5022 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5023 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5024 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5025 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5026 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5027 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5028 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5029 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5032 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5033 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5034 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5035 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5036 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5038 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5039 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5040 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5041 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5042 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5044 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5045 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5046 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5047 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5048 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5049 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5050 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5051 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5052 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5054 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5055 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5056 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5057 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5058 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5060 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5061 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5062 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5063 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5064 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5066 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5067 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5068 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5069 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5070 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5072 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5073 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5074 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5077 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5078 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5079 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5080 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5081 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5083 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5084 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5085 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5086 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5087 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5089 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5090 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5091 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5092 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5093 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5094 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5095 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5096 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5097 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5099 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5100 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5101 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5102 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5103 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5105 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5106 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5107 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5108 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5109 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5111 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5112 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5113 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5114 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5115 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5117 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5118 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5119 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5122 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5123 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5124 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5125 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5126 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5128 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5129 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5130 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5131 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5132 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5134 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5135 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5136 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5137 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5138 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5139 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5140 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5141 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5142 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5144 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5145 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5146 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5147 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5148 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5150 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5151 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5152 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5153 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5154 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5156 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5157 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5158 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5159 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5160 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5162 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5163 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5164 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5167 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5168 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5169 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5170 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5171 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5173 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5174 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5175 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5176 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5177 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5179 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5180 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5181 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5182 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5183 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5184 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5185 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5186 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5187 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5189 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5190 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5191 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5192 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5193 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5195 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5196 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5197 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5198 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5199 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5201 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5202 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5203 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5204 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5205 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5207 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5208 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5209 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5212 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5213 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5214 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5215 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5216 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5218 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5219 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5220 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5221 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5222 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5224 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5225 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5226 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5227 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5228 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5229 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5230 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5231 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5232 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5234 
	#FMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5235 
	#FMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5236 
	#FMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5237 
	#FMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5238 
	#FMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5240 
	#FMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5241 
	#FMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5242 
	#FMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5243 
	#FMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5244 
	#FMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5246 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5247 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5248 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5251 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5252 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5253 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5254 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5255 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5257 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5258 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5259 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5260 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5261 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5263 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5264 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5265 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5266 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5267 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5268 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5269 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5270 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5271 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5273 
	#FMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5274 
	#FMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5275 
	#FMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5276 
	#FMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5277 
	#FMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5279 
	#FMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5280 
	#FMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5281 
	#FMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5282 
	#FMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5283 
	#FMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5285 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5286 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5287 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5290 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5291 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5292 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5293 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5294 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5296 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5297 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5298 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5299 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5300 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5302 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5303 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5304 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5305 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5306 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5307 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5308 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5309 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5310 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5312 
	#FMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5313 
	#FMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5314 
	#FMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5315 
	#FMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5316 
	#FMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5318 
	#FMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5319 
	#FMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5320 
	#FMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5321 
	#FMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5322 
	#FMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5324 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5325 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5326 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5329 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5330 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5331 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5332 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5333 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5335 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5336 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5337 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5338 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5339 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5341 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5342 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5343 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5344 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5345 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5346 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5347 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5348 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5349 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5351 
	#FMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5352 
	#FMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5353 
	#FMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5354 
	#FMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5355 
	#FMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5357 
	#FMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5358 
	#FMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5359 
	#FMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5360 
	#FMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5361 
	#FMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5363 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5364 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5365 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5368 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5369 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5370 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5372 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5373 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5374 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5376 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5378 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5379 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5380 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5381 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5382 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5384 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5385 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5386 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5387 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5388 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5390 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5391 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5392 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5393 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5396 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5397 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5398 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5400 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5401 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5402 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5404 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5406 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5407 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5408 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5409 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5410 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5412 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5413 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5414 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5415 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5416 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5418 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5419 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5420 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5421 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5424 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5425 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5426 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5428 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5429 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5430 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5432 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5434 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5435 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5436 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5437 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5438 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5440 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5441 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5442 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5443 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5444 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5446 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5447 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5448 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5449 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5452 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5453 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5454 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5455 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5456 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5457 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5458 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5461 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5462 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5463 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5464 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5465 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5466 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5467 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5470 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5471 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5472 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5473 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5474 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5475 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5476 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5479 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5480 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5481 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5482 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5483 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5484 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5485 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5486 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5487 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5489 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5490 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5491 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5492 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5493 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5494 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5495 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5496 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5497 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5499 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5500 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5501 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5502 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5503 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5504 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5505 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5506 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5507 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5509 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5510 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5511 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5512 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5513 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5514 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5515 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5516 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5517 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5520 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5521 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5522 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5523 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5524 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5525 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5526 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5527 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5528 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5530 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5531 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5532 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5533 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5534 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5535 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5536 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5537 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5538 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5540 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5541 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5542 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5543 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5544 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5545 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5546 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5547 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5548 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5550 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5551 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5552 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5553 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5554 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5555 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5556 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5557 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5558 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5561 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5562 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5563 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5564 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5565 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5566 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5567 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5568 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5569 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5571 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5572 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5573 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5574 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5575 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5576 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5577 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5578 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5579 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5581 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5582 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5583 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5584 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5585 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5586 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5587 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5588 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5589 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5591 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5592 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5593 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5594 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5595 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5596 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5597 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5598 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5599 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5602 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5603 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5604 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5605 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5606 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5607 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5608 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5609 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5610 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5612 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5613 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5614 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5615 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5616 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5617 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5618 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5619 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5620 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5622 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5623 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5624 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5625 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5626 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5627 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5628 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5629 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5630 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5632 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5633 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5634 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5635 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5636 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5637 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5638 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5639 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5640 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5643 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5644 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5645 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5646 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5647 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5648 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5649 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5650 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5651 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5653 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5654 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5655 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5656 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5657 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5658 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5659 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5660 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5661 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5663 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5664 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5665 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5666 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5667 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5668 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5669 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5670 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5671 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5673 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5674 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5675 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5676 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5677 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5678 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5679 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5680 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5681 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5684 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5685 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5686 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5687 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5688 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5689 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5690 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5691 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5692 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5694 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5695 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5696 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5697 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5698 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5699 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5700 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5701 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5702 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5704 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5705 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5706 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5707 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5708 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5709 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5710 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5711 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5712 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5714 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5715 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5716 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5717 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5718 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5719 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5720 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5721 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5722 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5725 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5726 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5727 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5728 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5729 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5730 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5731 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5732 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5733 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5735 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5736 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5737 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5738 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5739 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5740 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5741 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5742 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5743 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5745 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5746 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5747 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5748 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5749 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5750 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5751 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5752 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5753 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5755 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5756 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5757 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5758 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5759 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5760 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5761 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5762 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5763 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5766 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5769 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5772 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

5773 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

5774 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

5776 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

5777 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

5778 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

5780 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

5781 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5782 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5784 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

5786 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

5787 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

5788 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

5790 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

5792 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

5793 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

5794 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

5796 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

5798 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

5799 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

5800 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

5803 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

5804 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

5805 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

5807 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

5808 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

5809 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

5811 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

5812 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5813 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5815 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

5817 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

5818 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

5819 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

5821 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

5823 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

5824 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

5825 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

5827 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

5829 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

5830 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

5831 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

5834 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

5835 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

5836 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

5837 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

5838 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

5840 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

5841 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

5842 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

5843 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

5844 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

5846 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

5847 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

5848 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

5849 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

5850 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

5852 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

5853 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

5854 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

5855 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

5857 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

5858 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

5859 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

5860 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

5862 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

5863 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

5864 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

5865 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

5867 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

5868 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

5869 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

5870 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

5873 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

5874 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

5875 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

5876 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

5877 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

5879 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

5880 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

5881 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

5882 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

5883 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

5885 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

5886 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

5887 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

5888 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

5889 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

5891 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

5892 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

5893 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

5894 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

5896 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

5897 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

5898 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

5899 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

5901 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

5902 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

5903 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

5904 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

5906 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

5907 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

5908 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

5909 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

5912 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

5913 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

5914 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

5915 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

5917 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

5919 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

5921 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

5922 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

5923 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

5924 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

5925 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

5927 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

5930 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

5932 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

5934 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

5937 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

5939 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

5940 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

5941 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

5943 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

5944 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

5945 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

5947 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

5957 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

5958 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

5959 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

5961 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

5962 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

5963 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

5965 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

5966 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

5967 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

5969 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

5970 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

5971 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

5973 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

5974 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

5975 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

5977 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

5978 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

5979 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

5981 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

5982 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

5983 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

5985 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

5986 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

5987 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

5989 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

5990 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

5991 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

5993 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

5994 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

5995 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

5997 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

5998 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

5999 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6001 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6002 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6003 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6005 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6006 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6007 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6009 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6010 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6011 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6013 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6014 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6015 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6017 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6018 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6019 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6022 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6023 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6024 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6025 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6026 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6027 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6028 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6029 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6030 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6031 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6032 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6033 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6034 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6035 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

6036 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

6037 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

6040 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

6041 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

6042 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

6044 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

6045 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

6046 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

6048 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

6049 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

6050 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

6052 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

6053 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

6054 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

6056 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

6057 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

6058 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

6060 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

6061 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

6062 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

6064 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

6065 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

6066 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

6068 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

6069 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

6070 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

6072 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

6073 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

6074 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

6076 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

6077 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

6078 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

6080 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

6081 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

6082 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

6084 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

6085 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

6086 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

6088 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

6089 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

6090 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

6092 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

6093 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

6094 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

6096 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

6097 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

6098 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

6100 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

6101 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

6102 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

6105 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

6106 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

6107 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

6109 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

6110 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

6111 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

6113 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

6114 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

6115 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

6117 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

6118 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

6119 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

6121 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

6122 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

6123 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

6125 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

6126 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

6127 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

6129 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

6130 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

6131 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

6133 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

6134 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

6135 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

6137 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

6138 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

6139 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

6141 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

6142 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

6143 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

6145 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

6146 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

6147 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

6149 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

6150 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

6151 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

6153 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

6154 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

6155 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

6157 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

6158 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

6159 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

6161 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

6162 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

6163 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

6165 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

6166 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

6167 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

6170 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

6171 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

6172 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

6173 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

6174 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

6175 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

6176 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

6177 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

6178 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

6179 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

6180 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

6181 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

6182 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

6183 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

6184 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

6185 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

6187 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6188 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6189 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6190 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6191 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6192 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6193 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6194 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6195 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6196 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6197 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6198 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6199 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6200 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6201 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6202 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6205 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

6206 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

6207 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

6208 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

6209 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

6210 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

6211 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

6212 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

6213 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

6214 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

6215 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

6216 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

6217 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

6218 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

6219 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

6220 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

6222 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6223 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6224 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6225 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6226 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6227 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6228 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6229 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6230 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6231 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6232 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6233 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6234 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6235 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6236 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6237 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6240 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

6241 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

6242 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

6243 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

6244 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

6245 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

6246 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

6247 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

6248 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

6249 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

6250 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

6251 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

6252 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

6253 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

6254 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

6255 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

6256 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

6257 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

6258 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

6259 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

6260 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

6261 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

6262 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

6263 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

6264 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

6265 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

6266 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

6267 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

6268 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

6269 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

6270 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

6271 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

6279 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

6280 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

6281 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

6282 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

6283 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

6284 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

6285 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

6286 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

6287 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

6288 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

6289 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

6290 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

6291 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

6292 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

6293 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

6294 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

6295 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

6298 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

6299 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

6300 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

6301 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

6302 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

6303 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

6304 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

6307 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

6308 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

6311 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

6312 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

6313 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

6314 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

6322 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

6323 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

6324 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

6325 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

6326 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

6327 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

6328 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

6329 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

6330 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

6331 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

6332 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

6333 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

6334 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

6335 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

6338 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

6339 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

6340 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

6341 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

6342 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

6343 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

6344 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

6346 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

6347 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

6348 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

6349 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

6350 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

6353 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

6354 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

6356 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

6357 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

6358 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

6359 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

6360 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

6361 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

6362 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

6363 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

6364 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

6365 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

6367 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

6370 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

6371 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

6374 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

6377 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

6378 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

6379 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

6380 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

6381 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

6382 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

6383 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

6384 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

6385 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

6386 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

6387 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

6388 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

6389 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

6390 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

6393 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

6394 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

6395 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

6396 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

6397 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

6398 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

6399 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

6400 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

6403 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

6404 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

6405 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

6408 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

6411 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

6412 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

6420 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

6423 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

6424 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

6425 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

6426 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

6429 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

6432 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

6433 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

6443 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

6444 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

6448 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

6449 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

6453 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

6454 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

6458 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

6459 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

6463 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

6464 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

6465 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

6466 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

6467 
	#LTDC_GCR_DTEN
 ((
ut32_t
)0x00010000

	)

6468 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

6469 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

6470 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

6471 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

6475 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

6476 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

6480 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

6481 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

6482 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

6486 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

6487 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

6488 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

6489 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

6493 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

6494 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

6495 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

6496 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

6500 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

6501 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

6502 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

6503 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

6507 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

6511 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

6512 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

6516 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

6517 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

6518 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

6519 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

6523 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

6524 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

6525 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

6529 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

6530 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

6534 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

6535 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

6539 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

6540 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

6541 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

6545 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

6549 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

6553 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

6554 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

6555 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

6556 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

6560 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

6561 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

6565 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

6569 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

6570 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

6574 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

6578 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

6579 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

6580 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

6581 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

6589 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

6590 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

6591 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

6592 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

6593 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

6595 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

6596 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

6597 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

6598 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

6601 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

6602 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

6603 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

6604 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

6605 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

6606 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

6607 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

6608 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

6610 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

6611 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

6612 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

6613 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

6614 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

6615 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

6617 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

6619 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

6620 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

6621 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

6623 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

6624 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

6625 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

6626 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

6627 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

6629 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

6630 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

6633 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

6636 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

6637 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

6638 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

6639 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

6640 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

6641 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

6642 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

6643 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

6644 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

6645 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

6648 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

6656 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

6657 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

6659 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

6660 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

6661 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

6662 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

6663 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

6664 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

6666 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

6667 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

6668 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

6669 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

6670 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

6671 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

6672 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

6673 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

6674 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

6676 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

6677 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

6678 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

6679 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

6680 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

6681 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

6682 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

6683 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

6684 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

6685 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

6688 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

6689 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

6690 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

6691 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

6692 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

6693 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

6694 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

6696 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

6697 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

6698 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

6699 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

6700 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

6701 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

6702 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

6703 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

6704 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

6705 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

6707 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

6708 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

6709 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

6711 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

6712 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

6713 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

6715 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

6716 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

6717 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

6718 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

6719 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

6723 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

6724 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

6725 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

6727 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

6728 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

6729 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

6732 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

6733 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

6734 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

6736 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

6737 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

6738 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

6741 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

6742 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

6743 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

6744 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

6745 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

6747 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

6748 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

6749 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

6750 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

6751 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

6752 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

6753 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

6754 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

6755 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

6758 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

6759 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

6760 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

6761 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

6763 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

6764 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

6765 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

6766 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

6767 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

6770 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

6771 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

6772 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

6773 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

6775 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

6776 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

6777 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

6778 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

6779 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

6782 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

6783 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

6784 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

6785 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

6786 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

6787 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

6790 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

6791 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

6792 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

6794 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

6796 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

6797 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

6798 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

6799 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

6801 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

6802 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

6803 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

6804 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

6806 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

6807 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

6808 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

6811 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

6812 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

6813 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

6814 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

6815 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

6816 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

6817 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

6818 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

6819 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

6820 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

6821 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

6822 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

6823 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

6824 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

6825 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

6826 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

6827 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

6828 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

6829 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

6830 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

6831 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

6832 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

6833 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

6836 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

6837 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

6838 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

6839 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

6840 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

6841 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

6842 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

6843 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

6844 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

6845 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

6846 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

6847 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

6848 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

6849 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

6850 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

6851 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

6852 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

6855 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

6856 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

6857 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

6859 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

6860 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

6861 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

6864 #i
defed
(
STM32F40_41xxx
)

6865 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

6868 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

6869 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

6872 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

6873 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

6874 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

6875 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

6876 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

6877 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

6878 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

6879 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

6880 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

6881 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

6882 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

6883 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

6884 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

6885 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

6886 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

6887 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

6888 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

6889 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

6890 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

6891 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

6892 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

6893 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

6894 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

6895 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

6896 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

6899 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

6900 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

6901 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

6902 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

6903 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

6904 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

6905 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

6906 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

6907 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

6908 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

6909 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

6910 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

6911 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

6912 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

6913 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

6914 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

6917 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

6920 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

6921 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

6922 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

6923 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

6924 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

6925 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

6926 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

6927 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

6928 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

6929 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

6930 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

6931 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

6932 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

6933 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

6934 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

6935 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

6936 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

6937 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

6938 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

6939 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

6940 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

6941 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

6942 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

6945 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

6946 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

6947 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

6948 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

6949 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

6953 #i
defed
(
STM32F40_41xxx
)

6954 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

6957 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

6958 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

6962 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

6963 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

6964 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

6965 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

6966 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

6967 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

6968 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

6969 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

6970 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

6971 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

6972 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

6973 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

6974 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

6975 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

6976 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

6977 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

6978 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

6979 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

6980 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

6981 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

6982 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

6983 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

6984 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

6985 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

6986 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

6989 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

6990 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

6991 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

6992 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

6993 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

6994 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

6995 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

6996 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

6997 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

6998 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

6999 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

7000 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

7001 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

7002 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

7003 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

7004 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

7005 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

7006 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

7009 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

7010 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

7011 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

7012 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

7013 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

7014 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

7015 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

7016 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

7017 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

7018 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

7019 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

7020 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

7021 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

7022 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

7023 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

7024 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

7025 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

7026 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

7027 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

7028 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

7029 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

7030 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

7031 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

7032 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

7033 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

7034 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

7037 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

7038 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

7039 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

7040 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

7041 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

7044 #i
defed
(
STM32F40_41xxx
)

7045 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

7048 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

7049 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

7053 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

7054 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

7055 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

7056 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

7057 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

7058 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

7059 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

7060 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

7061 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

7062 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

7063 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

7064 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

7065 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

7066 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

7067 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

7068 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

7069 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

7070 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

7071 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

7072 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

7073 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

7074 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

7075 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

7076 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

7077 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

7080 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

7081 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

7082 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

7083 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

7084 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

7085 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

7086 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

7087 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

7088 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

7089 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

7090 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

7091 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

7092 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

7093 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

7094 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

7095 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

7096 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

7097 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

7100 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

7101 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

7102 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

7103 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

7105 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

7106 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

7107 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

7109 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

7110 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

7113 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

7114 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

7115 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

7116 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

7117 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

7118 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

7119 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

7120 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

7121 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

7122 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

7125 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

7126 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

7127 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

7128 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

7131 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

7132 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

7133 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

7134 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

7135 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

7136 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

7137 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

7140 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

7141 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

7142 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

7145 
	#RCC_PLLSAICFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

7146 
	#RCC_PLLSAICFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

7147 
	#RCC_PLLSAICFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

7150 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

7151 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

7152 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

7153 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

7154 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

7155 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

7164 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

7165 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

7168 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

7169 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

7170 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

7171 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

7172 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

7180 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

7181 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

7182 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

7183 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

7184 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

7185 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

7186 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

7187 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

7188 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

7189 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

7190 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7191 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7192 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7193 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

7194 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7195 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7196 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7197 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7198 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

7199 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

7200 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

7201 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

7202 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

7203 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

7204 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

7205 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

7206 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

7209 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

7210 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

7211 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

7212 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

7213 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

7214 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

7215 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

7216 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

7217 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

7218 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

7219 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

7220 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

7221 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

7222 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

7223 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

7224 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

7225 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

7226 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

7227 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

7228 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

7229 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

7230 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

7231 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

7232 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

7233 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

7234 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

7235 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

7236 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

7239 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

7240 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

7241 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

7242 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

7243 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

7244 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

7245 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

7246 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

7247 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

7248 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

7249 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

7250 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

7251 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

7252 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

7253 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

7254 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

7255 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

7256 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

7257 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

7258 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

7259 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

7260 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

7261 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

7262 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

7263 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

7264 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

7267 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

7268 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

7269 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

7270 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

7271 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

7272 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

7273 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

7274 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

7275 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

7276 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

7277 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

7278 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

7279 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

7280 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

7281 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

7284 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

7285 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

7288 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

7291 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

7292 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

7295 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

7296 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

7297 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

7298 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

7299 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

7300 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

7301 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

7302 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

7303 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

7304 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

7305 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

7306 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

7307 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

7308 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

7309 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

7310 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

7311 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

7312 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

7313 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

7314 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

7315 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

7316 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

7317 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7318 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7319 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7320 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

7321 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7322 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7323 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7324 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7325 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

7326 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

7327 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

7328 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

7329 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

7330 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

7331 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

7332 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

7333 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

7334 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

7337 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

7338 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

7339 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

7340 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

7341 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

7342 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

7343 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

7344 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

7345 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

7346 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

7347 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

7348 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

7349 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

7350 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

7351 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

7352 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

7353 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

7354 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

7355 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

7356 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

7357 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

7358 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

7359 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7360 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7361 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7362 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

7363 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7364 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7365 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7366 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7367 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

7368 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

7369 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

7370 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

7371 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

7372 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

7373 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

7374 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

7375 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

7376 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

7379 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

7382 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

7385 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

7386 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

7389 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

7390 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

7391 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

7392 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

7393 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

7394 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

7395 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

7396 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

7397 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

7398 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

7399 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

7400 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

7401 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

7402 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

7403 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

7404 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

7405 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

7406 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

7407 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

7408 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

7409 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

7410 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

7411 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

7412 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

7413 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

7414 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

7415 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

7418 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

7419 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

7420 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

7421 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

7422 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

7423 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

7424 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

7425 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

7426 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

7427 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

7428 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

7429 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

7430 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

7431 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

7432 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

7433 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

7434 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

7435 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

7438 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

7441 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

7442 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

7443 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

7444 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

7445 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

7446 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

7447 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

7448 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

7449 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

7450 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

7451 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

7452 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

7453 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

7456 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

7457 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

7458 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

7459 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

7460 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

7461 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

7462 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

7463 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

7464 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

7465 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

7466 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

7467 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

7468 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

7469 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

7470 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

7471 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

7472 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

7473 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

7476 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

7477 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

7478 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

7479 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

7480 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

7481 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

7484 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

7485 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

7486 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

7487 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

7488 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

7489 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

7492 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

7495 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

7498 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

7501 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

7504 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

7507 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

7510 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

7513 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

7516 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

7519 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

7522 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

7525 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

7528 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

7531 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

7534 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

7537 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

7540 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

7543 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

7546 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

7549 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

7557 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

7558 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

7559 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

7561 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

7562 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

7563 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

7566 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

7567 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

7568 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

7570 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

7571 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

7572 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

7574 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

7575 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

7576 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

7577 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

7579 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

7580 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

7582 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

7583 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

7584 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

7586 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

7587 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

7588 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

7589 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

7590 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

7592 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

7593 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

7594 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

7595 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

7596 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

7599 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

7600 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

7601 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

7603 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

7604 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

7605 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

7606 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

7608 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

7609 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

7610 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

7611 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

7612 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

7613 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

7614 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

7616 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00080000

	)

7618 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

7619 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

7620 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

7623 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

7624 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

7625 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

7626 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

7627 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

7628 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

7629 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

7630 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

7631 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

7633 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

7634 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

7635 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

7636 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

7637 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

7638 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

7639 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

7640 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

7642 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

7643 
	#SAI_xFRCR_FSPO
 ((
ut32_t
)0x00020000

	)

7644 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

7647 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

7648 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

7649 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

7650 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

7651 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

7652 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

7654 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

7655 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

7656 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

7658 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

7659 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

7660 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

7661 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

7662 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

7664 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

7667 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

7668 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

7669 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

7670 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

7671 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

7672 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

7673 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

7676 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

7677 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

7678 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

7679 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

7680 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

7681 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

7682 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

7684 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

7685 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

7686 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

7687 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

7690 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

7691 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

7692 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

7693 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

7694 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

7695 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

7696 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

7699 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

7707 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

7708 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

7709 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

7712 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

7713 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

7714 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

7715 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

7717 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

7718 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

7719 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

7721 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

7722 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

7725 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

7728 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

7730 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

7731 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

7732 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

7734 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

7735 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

7736 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

7737 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

7738 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

7739 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

7740 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

7743 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

7746 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

7749 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

7752 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

7755 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

7758 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

7761 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

7764 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

7767 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

7768 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

7769 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

7770 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

7772 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

7773 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

7774 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

7775 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

7776 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

7778 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

7779 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

7780 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

7781 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

7784 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

7787 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

7788 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

7789 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

7790 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

7791 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

7792 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

7793 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

7794 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

7795 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

7796 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

7797 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

7798 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

7799 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

7800 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

7801 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

7802 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

7803 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

7804 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

7805 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

7806 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

7807 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

7808 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

7809 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

7810 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

7813 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

7814 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

7815 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

7816 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

7817 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

7818 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

7819 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

7820 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

7821 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

7822 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

7823 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

7824 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

7825 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

7828 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

7829 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

7830 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

7831 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

7832 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

7833 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

7834 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

7835 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

7836 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

7837 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

7838 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

7839 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

7840 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

7841 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

7842 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

7843 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

7844 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

7845 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

7846 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

7847 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

7848 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

7849 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

7850 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

7851 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

7854 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

7857 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

7865 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

7866 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

7867 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

7869 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

7870 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

7871 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

7872 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

7874 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

7875 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

7876 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

7877 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

7878 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

7879 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

7880 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

7881 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

7882 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

7883 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

7886 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

7887 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

7888 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

7889 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

7890 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

7891 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

7894 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

7895 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

7896 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

7897 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

7898 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

7899 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

7900 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

7901 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

7904 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

7907 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

7910 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

7913 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

7916 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

7918 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

7919 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

7920 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

7922 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

7924 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

7925 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

7926 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

7928 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

7930 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

7931 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

7932 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

7934 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

7935 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

7938 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

7939 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

7940 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

7948 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

7949 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

7950 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

7951 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

7953 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

7955 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

7956 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

7957 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

7961 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

7962 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

7963 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

7964 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

7966 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

7968 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

7971 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

7972 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

7973 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

7974 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

7978 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

7979 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

7980 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

7981 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

7982 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

7983 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

7984 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

7985 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

7986 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

7987 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

7988 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

7993 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

7994 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

7995 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

7996 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

7997 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

7998 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

7999 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

8000 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

8001 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

8002 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

8003 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

8008 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

8009 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

8010 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

8011 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

8012 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

8013 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

8014 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

8015 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

8016 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

8017 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

8018 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

8023 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

8024 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

8025 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

8026 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

8027 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

8028 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

8029 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

8030 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

8031 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

8032 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

8033 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

8036 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

8037 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

8038 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

8039 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

8043 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

8044 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

8045 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

8046 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

8047 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

8048 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

8049 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

8050 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

8051 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

8052 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

8053 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

8058 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

8059 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

8060 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

8061 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

8062 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

8063 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

8064 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

8065 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

8066 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

8067 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

8068 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

8073 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

8074 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

8075 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

8076 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

8077 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

8078 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

8079 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

8080 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

8081 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

8082 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

8083 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

8088 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

8089 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

8090 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

8091 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

8092 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

8093 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

8094 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

8095 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

8096 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

8097 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

8098 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

8101 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

8102 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

8103 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

8104 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

8109 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

8110 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

8111 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

8112 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

8113 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

8114 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

8115 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

8116 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

8117 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

8118 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

8123 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

8124 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

8125 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

8126 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

8127 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

8128 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

8129 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

8130 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

8131 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

8132 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

8137 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

8138 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

8139 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

8140 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

8141 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

8142 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

8143 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

8144 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

8145 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

8146 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

8151 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

8152 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

8153 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

8154 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

8155 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

8156 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

8157 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

8158 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

8159 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

8160 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

8163 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

8164 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

8165 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

8166 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

8170 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

8171 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

8172 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

8173 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

8174 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

8175 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

8176 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

8177 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

8178 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

8179 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

8184 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

8185 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

8186 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

8187 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

8188 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

8189 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

8190 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

8191 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

8192 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

8193 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

8198 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

8199 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

8200 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

8201 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

8202 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

8203 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

8204 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

8205 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

8206 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

8207 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

8212 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

8213 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

8214 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

8215 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

8216 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

8217 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

8218 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

8219 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

8220 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

8221 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

8224 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

8225 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

8233 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

8234 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

8235 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

8236 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

8237 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

8239 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

8240 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

8241 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

8243 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

8245 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

8246 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

8247 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

8250 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

8251 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

8252 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

8254 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

8255 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

8256 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

8257 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

8259 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

8260 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

8261 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

8262 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

8263 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

8264 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

8265 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

8266 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

8269 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

8270 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

8271 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

8272 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

8274 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

8275 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

8276 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

8277 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

8279 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

8281 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

8282 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

8283 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

8284 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

8285 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

8287 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

8288 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

8289 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

8291 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

8292 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

8295 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

8296 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

8297 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

8298 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

8299 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

8300 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

8301 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

8302 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

8303 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

8304 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

8305 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

8306 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

8307 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

8308 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

8309 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

8312 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

8313 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

8314 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

8315 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

8316 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

8317 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

8318 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

8319 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

8320 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

8321 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

8322 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

8323 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

8326 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

8327 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

8328 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

8329 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

8330 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

8331 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

8332 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

8333 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

8336 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

8337 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

8338 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

8340 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

8341 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

8343 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

8344 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

8345 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

8346 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

8348 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

8350 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

8351 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

8352 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

8354 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

8355 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

8357 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

8358 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

8359 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

8360 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

8362 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

8366 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

8367 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

8368 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

8370 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

8371 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

8372 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

8373 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

8374 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

8376 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

8377 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

8378 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

8380 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

8381 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

8382 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

8383 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

8384 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

8387 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

8388 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

8389 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

8391 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

8392 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

8394 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

8395 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

8396 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

8397 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

8399 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

8401 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

8402 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

8403 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

8405 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

8406 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

8408 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

8409 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

8410 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

8411 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

8413 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

8417 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

8418 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

8419 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

8421 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

8422 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

8423 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

8424 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

8425 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

8427 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

8428 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

8429 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

8431 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

8432 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

8433 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

8434 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

8435 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

8438 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

8439 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

8440 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

8441 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

8442 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

8443 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

8444 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

8445 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

8446 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

8447 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

8448 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

8449 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

8450 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

8451 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

8452 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

8455 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

8458 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

8461 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

8464 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

8467 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

8470 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

8473 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

8476 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

8479 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

8480 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

8481 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

8482 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

8483 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

8484 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

8485 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

8486 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

8487 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

8489 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

8490 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

8491 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

8493 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

8494 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

8495 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

8496 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

8497 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

8498 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

8501 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

8502 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

8503 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

8504 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

8505 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

8506 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

8508 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

8509 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

8510 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

8511 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

8512 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

8513 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

8516 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

8519 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

8520 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

8521 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

8522 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

8523 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

8524 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

8533 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

8534 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

8535 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

8536 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

8537 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

8538 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

8539 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

8540 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

8541 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

8542 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

8545 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

8548 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

8549 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

8552 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

8553 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

8554 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

8555 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

8556 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

8557 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

8558 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

8559 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

8560 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

8561 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

8562 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

8563 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

8564 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

8565 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

8566 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

8569 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

8570 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

8571 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

8572 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

8573 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

8574 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

8575 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

8577 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

8578 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

8579 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

8581 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

8584 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

8585 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

8586 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

8587 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

8588 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

8589 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

8590 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

8591 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

8592 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

8593 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

8594 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

8595 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

8598 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

8599 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

8600 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

8601 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

8602 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

8603 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

8604 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

8605 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

8606 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

8608 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

8616 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

8617 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

8618 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

8619 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

8620 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

8621 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

8622 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

8623 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

8625 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

8628 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

8629 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

8630 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

8631 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

8632 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

8633 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

8634 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

8635 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

8637 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

8638 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

8639 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

8641 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

8644 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

8653 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

8654 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

8657 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

8658 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

8659 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

8660 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

8662 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

8663 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

8664 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

8667 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

8668 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

8669 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

8670 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

8671 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

8672 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

8673 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

8674 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

8675 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

8676 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

8677 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

8678 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

8679 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

8680 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

8681 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

8682 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

8683 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

8685 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

8688 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

8689 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

8690 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

8691 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

8692 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

8700 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

8701 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

8702 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

8703 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

8704 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

8705 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

8706 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

8707 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

8708 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

8709 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

8710 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

8711 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

8712 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

8713 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

8714 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

8715 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

8716 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

8717 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

8718 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

8719 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

8721 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

8722 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

8723 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

8724 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

8725 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

8726 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

8727 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

8730 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

8731 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

8732 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

8733 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

8734 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

8735 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

8736 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

8737 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

8738 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

8739 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

8740 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

8741 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

8742 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

8743 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

8746 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

8749 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

8752 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

8753 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

8754 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

8755 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

8756 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

8757 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

8758 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

8759 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

8760 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

8761 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

8764 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

8767 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

8768 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

8769 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

8770 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

8771 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

8772 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

8773 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

8774 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

8775 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

8776 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

8777 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

8780 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

8781 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

8784 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

8798 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

8799 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

8800 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

8801 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

8802 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

8803 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

8804 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

8807 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

8808 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

8809 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

8810 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

8811 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

8814 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

8815 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

8818 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

8821 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

8824 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

8825 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

8826 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

8827 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8828 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8829 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8830 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8831 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8832 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8833 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

8836 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

8839 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

8840 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

8841 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

8842 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8843 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8844 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8845 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8846 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8847 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8848 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

8851 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

8854 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

8855 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

8856 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

8857 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8858 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8859 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8860 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8861 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8862 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8863 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

8866 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

8873 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

8874 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

8875 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

8876 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

8877 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

8878 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

8881 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

8882 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

8883 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

8886 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

8887 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

8888 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

8891 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

8892 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

8893 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

8896 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

8897 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

8898 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

8901 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8904 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8907 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

8910 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

8913 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

8916 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

8923 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

8924 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

8925 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

8926 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

8927 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

8928 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

8929 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

8930 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

8931 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

8933 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

8934 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

8935 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

8936 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

8937 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

8938 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

8941 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

8944 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

8947 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

8948 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

8951 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

8954 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

8955 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

8958 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

8961 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

8964 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

8967 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

8968 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

8975 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

8976 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

8977 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

8978 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

8979 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

8980 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

8981 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

8982 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

8983 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

8984 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

8985 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

8986 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

8987 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

8988 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

8989 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

8990 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

8991 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

8992 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

8993 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

8994 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

8995 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

8996 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

8997 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

8998 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

8999 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

9000 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

9001 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

9002 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

9003 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

9004 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

9005 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

9006 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

9007 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

9008 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

9009 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

9010 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

9011 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

9012 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

9013 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

9016 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

9019 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

9022 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

9025 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

9028 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

9029 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

9030 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

9031 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

9033 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

9034 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

9035 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

9036 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

9037 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

9038 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

9039 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

9040 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

9041 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

9042 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

9043 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

9044 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

9045 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

9046 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

9047 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

9048 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

9049 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

9050 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

9051 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

9052 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

9053 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

9054 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

9055 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

9056 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

9057 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

9058 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

9059 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

9060 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

9061 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

9062 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

9063 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

9064 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

9067 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

9068 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

9069 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

9070 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

9071 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

9072 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

9073 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

9074 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

9075 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

9076 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

9077 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

9078 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

9079 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

9080 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

9081 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

9082 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

9083 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

9084 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

9085 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

9086 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

9087 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

9088 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

9089 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

9090 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

9093 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

9094 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

9095 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

9096 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

9097 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

9098 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

9099 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

9100 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

9101 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

9102 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

9103 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

9104 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

9105 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

9106 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

9107 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

9110 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

9111 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

9112 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

9113 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

9116 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

9119 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

9122 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

9125 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

9135 #ifde
USE_STDPERIPH_DRIVER


9136 
	~"m32f4xx_cf.h
"

9143 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

9145 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

9147 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

9149 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

9151 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

9153 
	#READ_REG
(
REG
((REG))

	)

9155 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

9161 #ifde
__lulus


	@stm32f4xx_adc.c

106 
	~"m32f4xx_adc.h
"

107 
	~"m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn
()

216 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

237 
ut32_t
 
tmeg1
 = 0;

238 
ut8_t
 
tmeg2
 = 0;

240 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

244 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

245 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

246 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

247 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

251 
tmeg1
 = 
ADCx
->
CR1
;

254 
tmeg1
 &
CR1_CLEAR_MASK
;

259 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

260 
ADC_InSu
->
ADC_Resuti
);

262 
ADCx
->
CR1
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
CR2
;

268 
tmeg1
 &
CR2_CLEAR_MASK
;

276 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

277 
ADC_InSu
->
ADC_ExTrigCv
 |

278 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

279 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

282 
ADCx
->
CR2
 = 
tmeg1
;

285 
tmeg1
 = 
ADCx
->
SQR1
;

288 
tmeg1
 &
SQR1_L_RESET
;

292 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

293 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

296 
ADCx
->
SQR1
 = 
tmeg1
;

297 
	}
}

310 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

313 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

316 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

319 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

322 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

325 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

328 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

331 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

332 
	}
}

341 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

343 
ut32_t
 
tmeg1
 = 0;

345 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

346 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

347 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

348 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

351 
tmeg1
 = 
ADC
->
CCR
;

354 
tmeg1
 &
CR_CLEAR_MASK
;

362 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

363 
ADC_CommInSu
->
ADC_Psr
 |

364 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

365 
ADC_CommInSu
->
ADC_TwoSamgDay
);

368 
ADC
->
CCR
 = 
tmeg1
;

369 
	}
}

377 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

380 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

383 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

386 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

389 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

457 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

463 
tmeg
 = 
ADCx
->
CR1
;

466 
tmeg
 &
CR1_AWDMode_RESET
;

469 
tmeg
 |
ADC_AlogWchdog
;

472 
ADCx
->
CR1
 = 
tmeg
;

473 
	}
}

484 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

485 
ut16_t
 
LowThshd
)

488 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

490 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

493 
ADCx
->
HTR
 = 
HighThshd
;

496 
ADCx
->
LTR
 = 
LowThshd
;

497 
	}
}

525 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

527 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

533 
tmeg
 = 
ADCx
->
CR1
;

536 
tmeg
 &
CR1_AWDCH_RESET
;

539 
tmeg
 |
ADC_Chl
;

542 
ADCx
->
CR1
 = 
tmeg
;

543 
	}
}

589 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

592 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 i(
NewS
 !
DISABLE
)

596 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 i(
NewS
 !
DISABLE
)

622 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

717 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

722 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

725 i(
ADC_Chl
 > 
ADC_Chl_9
)

728 
tmeg1
 = 
ADCx
->
SMPR1
;

731 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

734 
tmeg1
 &~
tmeg2
;

737 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

740 
tmeg1
 |
tmeg2
;

743 
ADCx
->
SMPR1
 = 
tmeg1
;

748 
tmeg1
 = 
ADCx
->
SMPR2
;

751 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

754 
tmeg1
 &~
tmeg2
;

757 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

760 
tmeg1
 |
tmeg2
;

763 
ADCx
->
SMPR2
 = 
tmeg1
;

766 i(
Rk
 < 7)

769 
tmeg1
 = 
ADCx
->
SQR3
;

772 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

775 
tmeg1
 &~
tmeg2
;

778 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

781 
tmeg1
 |
tmeg2
;

784 
ADCx
->
SQR3
 = 
tmeg1
;

787 i(
Rk
 < 13)

790 
tmeg1
 = 
ADCx
->
SQR2
;

793 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

796 
tmeg1
 &~
tmeg2
;

799 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

802 
tmeg1
 |
tmeg2
;

805 
ADCx
->
SQR2
 = 
tmeg1
;

811 
tmeg1
 = 
ADCx
->
SQR1
;

814 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

817 
tmeg1
 &~
tmeg2
;

820 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

823 
tmeg1
 |
tmeg2
;

826 
ADCx
->
SQR1
 = 
tmeg1
;

828 
	}
}

835 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

838 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

851 
FgStus
 
bus
 = 
RESET
;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

859 
bus
 = 
SET
;

864 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

879 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

907 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

910 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

932 
ut32_t
 
tmeg1
 = 0;

933 
ut32_t
 
tmeg2
 = 0;

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

940 
tmeg1
 = 
ADCx
->
CR1
;

943 
tmeg1
 &
CR1_DISCNUM_RESET
;

946 
tmeg2
 = 
Numb
 - 1;

947 
tmeg1
 |
tmeg2
 << 13;

950 
ADCx
->
CR1
 = 
tmeg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

965 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

968 i(
NewS
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

988 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ut16_t

ADCx
->
DR
;

992 
	}
}

1006 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1009  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1055 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1057 i(
NewS
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1079 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1106 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1107 i(
NewS
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1192 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1196 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1197 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1199 i(
ADC_Chl
 > 
ADC_Chl_9
)

1202 
tmeg1
 = 
ADCx
->
SMPR1
;

1204 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 &~
tmeg2
;

1208 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1210 
tmeg1
 |
tmeg2
;

1212 
ADCx
->
SMPR1
 = 
tmeg1
;

1217 
tmeg1
 = 
ADCx
->
SMPR2
;

1219 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 &~
tmeg2
;

1223 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1225 
tmeg1
 |
tmeg2
;

1227 
ADCx
->
SMPR2
 = 
tmeg1
;

1231 
tmeg1
 = 
ADCx
->
JSQR
;

1233 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 &~
tmeg2
;

1239 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1241 
tmeg1
 |
tmeg2
;

1243 
ADCx
->
JSQR
 = 
tmeg1
;

1244 
	}
}

1253 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1255 
ut32_t
 
tmeg1
 = 0;

1256 
ut32_t
 
tmeg2
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1262 
tmeg1
 = 
ADCx
->
JSQR
;

1265 
tmeg1
 &
JSQR_JL_RESET
;

1268 
tmeg2
 = 
Lgth
 - 1;

1269 
tmeg1
 |
tmeg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tmeg1
;

1273 
	}
}

1288 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1290 
__IO
 
ut32_t
 
tmp
 = 0;

1292 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1294 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1296 
tmp
 = (
ut32_t
)
ADCx
;

1297 
tmp
 +
ADC_InjeedChl
;

1300 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1301 
	}
}

1326 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1328 
ut32_t
 
tmeg
 = 0;

1330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1334 
tmeg
 = 
ADCx
->
CR2
;

1337 
tmeg
 &
CR2_JEXTSEL_RESET
;

1340 
tmeg
 |
ADC_ExTrigInjecCv
;

1343 
ADCx
->
CR2
 = 
tmeg
;

1344 
	}
}

1360 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1362 
ut32_t
 
tmeg
 = 0;

1364 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1367 
tmeg
 = 
ADCx
->
CR2
;

1369 
tmeg
 &
CR2_JEXTEN_RESET
;

1371 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1373 
ADCx
->
CR2
 = 
tmeg
;

1374 
	}
}

1381 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1384 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1396 
FgStus
 
bus
 = 
RESET
;

1398 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1404 
bus
 = 
SET
;

1409 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1423 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1428 i(
NewS
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1454 i(
NewS
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1479 
__IO
 
ut32_t
 
tmp
 = 0;

1482 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1485 
tmp
 = (
ut32_t
)
ADCx
;

1486 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1489  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1490 
	}
}

1584 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1586 
ut32_t
 
mask
 = 0;

1588 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1590 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
mask
 = (
ut8_t
)
ADC_IT
;

1594 
mask
 = (
ut32_t
)0x01 << itmask;

1596 i(
NewS
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
mask
;

1604 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1606 
	}
}

1621 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1623 
FgStus
 
bus
 = 
RESET
;

1625 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1632 
bus
 = 
SET
;

1637 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1656 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1679 
ITStus
 
bus
 = 
RESET
;

1680 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1683 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
mask
 = 
ADC_IT
 >> 8;

1690 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1693 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1696 
bus
 = 
SET
;

1701 
bus
 = 
RESET
;

1704  
bus
;

1705 
	}
}

1718 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1720 
ut8_t
 
mask
 = 0;

1722 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1728 
	}
}

	@stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
|| \

	)

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
|| \

	)

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
|| \

	)

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
|| \

	)

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
|| \

	)

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
|| \

	)

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
|| \

	)

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
|| \

	)

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
|| \

	)

299 ((
ALIGN
=
ADC_DaAlign_Le
))

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| \

	)

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
|| \

	)

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
|| \

	)

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
|| \

	)

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
|| \

	)

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
|| \

	)

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
|| \

	)

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| \

	)

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@stm32f4xx_can.c

84 
	~"m32f4xx_n.h
"

85 
	~"m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

102 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

105 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

108 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

134 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

166 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

169 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

171 i(
CANx
 =
CAN1
)

174 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

176 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

181 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

185 
	}
}

196 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

198 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

199 
ut32_t
 
wa_ack
 = 0x00000000;

201 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

204 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

205 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

208 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

209 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

210 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

211 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

212 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

215 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

218 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

221 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

223 
wa_ack
++;

227 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
InStus
 = 
CAN_InStus_Faed
;

234 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

236 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

240 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

244 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

246 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

250 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

254 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

260 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

264 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_NART
;

270 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

274 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

280 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

284 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

294 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

295 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

296 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

297 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

298 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

301 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

304 
wa_ack
 = 0;

306 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

308 
wa_ack
++;

312 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

314 
InStus
 = 
CAN_InStus_Faed
;

318 
InStus
 = 
CAN_InStus_Sucss
 ;

323  
InStus
;

324 
	}
}

333 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

335 
ut32_t
 
fr_numb_b_pos
 = 0;

337 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

338 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

339 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

340 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

343 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

346 
CAN1
->
FMR
 |
FMR_FINIT
;

349 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

355 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

359 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

360 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

361 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

365 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

366 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

367 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

370 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

373 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

379 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

380 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

381 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

385 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

388 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

393 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

397 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

400 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

403 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

406 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

410 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

412 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

424 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

429 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

432 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

435 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

438 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

441 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

444 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

447 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

450 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

453 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

456 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

459 
CAN_InSu
->
CAN_Psr
 = 1;

460 
	}
}

467 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

470 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

473 
CAN1
->
FMR
 |
FMR_FINIT
;

476 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

477 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

480 
CAN1
->
FMR
 &~
FMR_FINIT
;

481 
	}
}

492 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

498 i(
NewS
 !
DISABLE
)

501 
CANx
->
MCR
 |
MCR_DBF
;

506 
CANx
->
MCR
 &~
MCR_DBF
;

508 
	}
}

522 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

533 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

534 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

535 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

540 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

543 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

544 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

545 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

547 
	}
}

576 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

578 
ut8_t
 
sm_mabox
 = 0;

580 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

581 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

582 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

583 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

586 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

588 
sm_mabox
 = 0;

590 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

592 
sm_mabox
 = 1;

594 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

596 
sm_mabox
 = 2;

600 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

603 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

607 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

609 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

610 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

611 
TxMesge
->
RTR
);

615 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

616 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

617 
TxMesge
->
IDE
 | \

618 
TxMesge
->
RTR
);

622 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

624 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[0]));

631 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

632 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

633 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

634 ((
ut32_t
)
TxMesge
->
Da
[4]));

636 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

638  
sm_mabox
;

639 
	}
}

648 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

650 
ut32_t
 
e
 = 0;

653 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

656 
TnsmMabox
)

658 (
CAN_TXMAILBOX_0
):

659 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

661 (
CAN_TXMAILBOX_1
):

662 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

664 (
CAN_TXMAILBOX_2
):

665 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

668 
e
 = 
CAN_TxStus_Faed
;

671 
e
)

674 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

677 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

679 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

681 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

686 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

688 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

690 : 
e
 = 
CAN_TxStus_Faed
;

693  (
ut8_t

e
;

694 
	}
}

702 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

705 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

706 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

708 
Mabox
)

710 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

712 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

714 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

719 
	}
}

749 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

752 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

753 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

755 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

756 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

758 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

762 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

765 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

767 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

769 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

771 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

772 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

773 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

774 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

775 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

776 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

777 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

778 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

781 i(
FIFONumb
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

801 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

802 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

804 i(
FIFONumb
 =
CAN_FIFO0
)

806 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

811 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

813 
	}
}

821 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

823 
ut8_t
 
mesge_ndg
=0;

825 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

827 i(
FIFONumb
 =
CAN_FIFO0
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

831 i(
FIFONumb
 =
CAN_FIFO1
)

833 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

837 
mesge_ndg
 = 0;

839  
mesge_ndg
;

840 
	}
}

871 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

873 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

876 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

879 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

882 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

885 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

888 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

890 
timeout
--;

892 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

894 
us
 = 
CAN_ModeStus_Faed
;

898 
us
 = 
CAN_ModeStus_Sucss
;

901 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

904 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

907 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

909 
timeout
--;

911 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

913 
us
 = 
CAN_ModeStus_Faed
;

917 
us
 = 
CAN_ModeStus_Sucss
;

920 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

923 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

926 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

928 
timeout
--;

930 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

932 
us
 = 
CAN_ModeStus_Faed
;

936 
us
 = 
CAN_ModeStus_Sucss
;

941 
us
 = 
CAN_ModeStus_Faed
;

944  (
ut8_t

us
;

945 
	}
}

952 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

954 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

957 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

963 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

966 
pus
 = 
CAN_S˕_Ok
;

969  (
ut8_t
)
pus
;

970 
	}
}

977 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

979 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

980 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

983 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

986 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

989 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

991 
wa_ak
--;

993 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

996 
wakeupus
 = 
CAN_WakeUp_Ok
;

999  (
ut8_t
)
wakeupus
;

1000 
	}
}

1039 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1041 
ut8_t
 
rcode
=0;

1044 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1050  
rcode
;

1051 
	}
}

1064 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1066 
ut8_t
 
cou
=0;

1069 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1072 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1075  
cou
;

1076 
	}
}

1084 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1086 
ut8_t
 
cou
=0;

1089 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1092 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1095  
cou
;

1096 
	}
}

1289 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1292 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1293 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1296 i(
NewS
 !
DISABLE
)

1299 
CANx
->
IER
 |
CAN_IT
;

1304 
CANx
->
IER
 &~
CAN_IT
;

1306 
	}
}

1329 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1331 
FgStus
 
bus
 = 
RESET
;

1334 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1335 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1338 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1341 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1344 
bus
 = 
SET
;

1349 
bus
 = 
RESET
;

1352 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1355 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1358 
bus
 = 
SET
;

1363 
bus
 = 
RESET
;

1366 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1369 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1372 
bus
 = 
SET
;

1377 
bus
 = 
RESET
;

1380 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1383 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1386 
bus
 = 
SET
;

1391 
bus
 = 
RESET
;

1397 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1409  
bus
;

1410 
	}
}

1429 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1431 
ut32_t
 
agtmp
=0;

1433 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1434 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1436 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1439 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1443 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1445 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1448 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1450 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1453 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1455 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1458 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1463 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1466 
	}
}

1489 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1491 
ITStus
 
us
 = 
RESET
;

1493 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1494 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1497 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1500 
CAN_IT
)

1502 
CAN_IT_TME
:

1504 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1506 
CAN_IT_FMP0
:

1508 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1510 
CAN_IT_FF0
:

1512 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1514 
CAN_IT_FOV0
:

1516 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1518 
CAN_IT_FMP1
:

1520 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1522 
CAN_IT_FF1
:

1524 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1526 
CAN_IT_FOV1
:

1528 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1530 
CAN_IT_WKU
:

1532 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1534 
CAN_IT_SLK
:

1536 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1538 
CAN_IT_EWG
:

1540 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1542 
CAN_IT_EPV
:

1544 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1546 
CAN_IT_BOF
:

1548 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1550 
CAN_IT_LEC
:

1552 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1554 
CAN_IT_ERR
:

1556 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1560 
us
 = 
RESET
;

1567 
us
 = 
RESET
;

1571  
us
;

1572 
	}
}

1593 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1596 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1597 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1599 
CAN_IT
)

1601 
CAN_IT_TME
:

1603 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1605 
CAN_IT_FF0
:

1607 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1609 
CAN_IT_FOV0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1613 
CAN_IT_FF1
:

1615 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1617 
CAN_IT_FOV1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1621 
CAN_IT_WKU
:

1623 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1625 
CAN_IT_SLK
:

1627 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1629 
CAN_IT_EWG
:

1631 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1634 
CAN_IT_EPV
:

1636 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1639 
CAN_IT_BOF
:

1641 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1644 
CAN_IT_LEC
:

1646 
CANx
->
ESR
 = 
RESET
;

1648 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1650 
CAN_IT_ERR
:

1652 
CANx
->
ESR
 = 
RESET
;

1654 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1660 
	}
}

1671 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1673 
ITStus
 
ndgbus
 = 
RESET
;

1675 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1678 
ndgbus
 = 
SET
;

1683 
ndgbus
 = 
RESET
;

1685  
ndgbus
;

1686 
	}
}

	@stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
|| \

	)

51 ((
PERIPH
=
CAN2
))

58 
ut16_t
 
CAN_Psr
;

61 
ut8_t
 
CAN_Mode
;

64 
ut8_t
 
CAN_SJW
;

69 
ut8_t
 
CAN_BS1
;

73 
ut8_t
 
CAN_BS2
;

76 
FuniڮS
 
CAN_TTCM
;

79 
FuniڮS
 
CAN_ABOM
;

82 
FuniڮS
 
CAN_AWUM
;

85 
FuniڮS
 
CAN_NART
;

88 
FuniڮS
 
CAN_RFLM
;

91 
FuniڮS
 
CAN_TXFP
;

93 } 
	tCAN_InTyDef
;

100 
ut16_t
 
CAN_FrIdHigh
;

104 
ut16_t
 
CAN_FrIdLow
;

108 
ut16_t
 
CAN_FrMaskIdHigh
;

113 
ut16_t
 
CAN_FrMaskIdLow
;

118 
ut16_t
 
CAN_FrFIFOAssignmt
;

121 
ut8_t
 
CAN_FrNumb
;

123 
ut8_t
 
CAN_FrMode
;

126 
ut8_t
 
CAN_FrS
;

129 
FuniڮS
 
CAN_FrAivi
;

131 } 
	tCAN_FrInTyDef
;

138 
ut32_t
 
StdId
;

141 
ut32_t
 
ExtId
;

144 
ut8_t
 
IDE
;

148 
ut8_t
 
RTR
;

152 
ut8_t
 
DLC
;

156 
ut8_t
 
Da
[8];

158 } 
	tCTxMsg
;

165 
ut32_t
 
StdId
;

168 
ut32_t
 
ExtId
;

171 
ut8_t
 
IDE
;

175 
ut8_t
 
RTR
;

179 
ut8_t
 
DLC
;

182 
ut8_t
 
Da
[8];

185 
ut8_t
 
FMI
;

188 } 
	tCRxMsg
;

200 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

201 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

205 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

206 
	#CANINITOK
 
CAN_InStus_Sucss


	)

215 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

216 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

217 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

218 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

220 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
|| \

	)

221 ((
MODE
=
CAN_Mode_LoBack
)|| \

222 ((
MODE
=
CAN_Mode_St
) || \

223 ((
MODE
=
CAN_Mode_St_LoBack
))

233 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

234 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

235 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
||\

	)

239 ((
MODE
=
CAN_OtgMode_Nm
)|| \

240 ((
MODE
=
CAN_OtgMode_S˕
))

250 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

251 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

259 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

260 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

261 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

262 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

264 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

	)

265 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

273 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

274 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

275 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

276 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

277 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

278 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

279 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

280 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

281 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

282 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

283 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

284 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

285 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

286 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

287 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

288 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

290 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

299 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

300 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

301 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

302 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

303 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

304 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

305 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

307 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

331 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

332 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
|| \

	)

335 ((
MODE
=
CAN_FrMode_IdLi
))

343 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

344 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
|| \

	)

347 ((
SCALE
=
CAN_FrS_32b
))

355 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

356 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
|| \

	)

358 ((
FIFO
=
CAN_FrFIFO1
))

361 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

362 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

389 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

390 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
|| \

	)

392 ((
IDTYPE
=
CAN_Id_Exnded
))

395 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

404 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

405 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

406 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

418 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

419 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

420 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

421 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

424 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

425 
	#CANTXOK
 
CAN_TxStus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

427 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

435 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

436 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

438 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

446 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

447 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

450 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

451 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

459 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

460 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

474 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

475 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

476 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

477 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

478 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

479 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

480 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

494 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

495 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

496 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

499 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

500 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

501 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

502 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

503 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

504 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

507 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

508 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

513 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

514 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

515 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

516 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
|| \

	)

519 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

520 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

523 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_SLAK
 ))

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
|| \

	)

528 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

540 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

543 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

544 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

545 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

546 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

547 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

548 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

551 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

552 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

555 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

556 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

557 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

558 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

559 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
||\

	)

568 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

569 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

570 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

571 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

572 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

573 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

575 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
||\

	)

576 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

577 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

578 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

579 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

580 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

593 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

596 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

597 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

598 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

599 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

600 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

601 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

604 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

605 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

606 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

609 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

610 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

611 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

614 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

615 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

621 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

624 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

625 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

627 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

628 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

630 #ifde
__lulus


	@stm32f4xx_conf.h

29 #ide
__STM32F4xx_CONF_H


30 
	#__STM32F4xx_CONF_H


	)

32 #i
defed
 (
HSE_VALUE
)

34 #unde
HSE_VALUE


35 
	#HSE_VALUE
 ((
ut32_t
)8000000)

	)

47 
	~"m32f4xx_dma.h
"

48 
	~"m32f4xx_exti.h
"

49 
	~"m32f4xx_ash.h
"

51 
	~"m32f4xx_dma2d.h
"

52 
	~"m32f4xx_fmc.h
"

54 
	~"m32f4xx_gpio.h
"

56 
	~"m32f4xx_iwdg.h
"

57 
	~"m32f4xx_pwr.h
"

58 
	~"m32f4xx_rcc.h
"

60 
	~"m32f4xx_c.h
"

63 
	~"m32f4xx_syscfg.h
"

65 
	~"m32f4xx_u.h
"

67 
	~"misc.h
"

83 #ifde 
USE_FULL_ASSERT


93 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

95 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

97 
	#as_m
(
ex
(()0)

	)

	@stm32f4xx_crc.c

29 
	~"m32f4xx_c.h
"

56 
	$CRC_RetDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

69 
CRC
->
DR
 = 
Da
;

71  (
CRC
->
DR
);

72 
	}
}

80 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

82 
ut32_t
 
dex
 = 0;

84 
dex
 = 0; index < 
BufrLgth
; index++)

86 
CRC
->
DR
 = 
pBufr
[
dex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
ut32_t
 
	$CRC_GCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

108 
CRC
->
IDR
 = 
IDVue
;

109 
	}
}

116 
ut8_t
 
	$CRC_GIDRegi
()

118  (
CRC
->
IDR
);

119 
	}
}

	@stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@stm32f4xx_cryp.c

164 
	~"m32f4xx_yp.h
"

165 
	~"m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

219 
	$CRYP_DeIn
()

222 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

238 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

239 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

240 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

251 i((
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

266 
	}
}

274 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

277 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

280 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

286 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

317 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

322 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

324 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

349 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

350 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

352 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
)

367 { 
ut32_t
 
mp
 = 0;

370 
	`as_m
(
	`IS_CRYP_PHASE
(
CRYP_Pha
));

373 
mp
 = 
CRYP
->
CR
;

376 
mp
 &(
ut32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
mp
 |(
ut32_t
)
CRYP_Pha
;

381 
CRYP
->
CR
 = 
mp
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

408 i(
NewS
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_DaIn
(
ut32_t
 
Da
)

448 
CRYP
->
DR
 = 
Da
;

449 
	}
}

456 
ut32_t
 
	$CRYP_DaOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

498 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

500 
__IO
 
ut32_t
 
timeout
 = 0;

501 
ut32_t
 
ckeckmask
 = 0, 
bus
;

502 
EStus
 
us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

511 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

527 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

529 
us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_CڋxtSave
->
CR_CutCfig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

555 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

556 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

557 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

558 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

559 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

560 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

561 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

564 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
us
 = 
SUCCESS
;

588  
us
;

589 
	}
}

602 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

606 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_CutCfig
;

609 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

684 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

687 i(
NewS
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

829 
ITStus
 
bus
 = 
RESET
;

831 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

837 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

853 
FuniڮS
 
	$CRYP_GCmdStus
()

855 
FuniڮS
 
e
 = 
DISABLE
;

857 i((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
e
 = 
ENABLE
;

865 
e
 = 
DISABLE
;

867  
e
;

868 
	}
}

883 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

885 
FgStus
 
bus
 = 
RESET
;

886 
ut32_t
 
meg
 = 0;

889 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
meg
 = 
CRYP
->
RISR
;

898 
meg
 = 
CRYP
->
SR
;

903 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

906 
bus
 = 
SET
;

911 
bus
 = 
RESET
;

915  
bus
;

916 
	}
}

	@stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
|| \

	)

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
|| \

	)

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
|| \

	)

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
|| \

	)

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
|| \

	)

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@stm32f4xx_cryp_aes.c

55 
	~"m32f4xx_yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

106 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

107 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

109 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

110 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

111 
__IO
 
ut32_t
 
cou
 = 0;

112 
ut32_t
 
busyus
 = 0;

113 
EStus
 
us
 = 
SUCCESS
;

114 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

115 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

116 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

117 
ut32_t
 
i
 = 0;

120 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

122 
Keysize
)

125 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

178 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

180 
	`CRYP_In
(&
AES_CRYP_InSuu
);

183 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

192 
cou
++;

193 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

195 i(
busyus
 !
RESET
)

197 
us
 = 
ERROR
;

202 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

209 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

212 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

215 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

217 
	`CRYP_In
(&
AES_CRYP_InSuu
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GCmdStus
(=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

236 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

237 
puddr
+=4;

238 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

239 
puddr
+=4;

240 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

241 
puddr
+=4;

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

246 
cou
 = 0;

249 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

250 
cou
++;

251 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

253 i(
busyus
 !
RESET
)

255 
us
 = 
ERROR
;

261 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

262 
ouuddr
+=4;

263 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

264 
ouuddr
+=4;

265 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

266 
ouuddr
+=4;

267 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

268 
ouuddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
us
;

276 
	}
}

294 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

295 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

296 
ut8_t
 *
Ouut
)

298 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

299 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

300 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

301 
__IO
 
ut32_t
 
cou
 = 0;

302 
ut32_t
 
busyus
 = 0;

303 
EStus
 
us
 = 
SUCCESS
;

304 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

305 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

306 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

307 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

308 
ut32_t
 
i
 = 0;

311 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

313 
Keysize
)

316 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

326 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

340 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

379 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

382 
	`CRYP_In
(&
AES_CRYP_InSuu
);

385 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

394 
cou
++;

395 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

397 i(
busyus
 !
RESET
)

399 
us
 = 
ERROR
;

404 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

410 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

413 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

415 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

417 
	`CRYP_In
(&
AES_CRYP_InSuu
);

420 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GCmdStus
(=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

439 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

440 
puddr
+=4;

441 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

442 
puddr
+=4;

443 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

444 
puddr
+=4;

445 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

446 
puddr
+=4;

448 
cou
 = 0;

451 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

452 
cou
++;

453 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

455 i(
busyus
 !
RESET
)

457 
us
 = 
ERROR
;

463 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

464 
ouuddr
+=4;

465 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

466 
ouuddr
+=4;

467 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

468 
ouuddr
+=4;

469 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

470 
ouuddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
us
;

478 
	}
}

496 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

497 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

498 
ut8_t
 *
Ouut
)

500 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

501 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

502 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

503 
__IO
 
ut32_t
 
cou
 = 0;

504 
ut32_t
 
busyus
 = 0;

505 
EStus
 
us
 = 
SUCCESS
;

506 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

507 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

508 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

509 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

510 
ut32_t
 
i
 = 0;

513 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

515 
Keysize
)

518 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

528 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

572 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

584 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

586 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

588 
	`CRYP_In
(&
AES_CRYP_InSuu
);

591 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GCmdStus
(=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

610 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

611 
puddr
+=4;

612 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

613 
puddr
+=4;

614 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

615 
puddr
+=4;

616 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

617 
puddr
+=4;

619 
cou
 = 0;

622 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

623 
cou
++;

624 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

626 i(
busyus
 !
RESET
)

628 
us
 = 
ERROR
;

634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

635 
ouuddr
+=4;

636 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

637 
ouuddr
+=4;

638 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

639 
ouuddr
+=4;

640 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

641 
ouuddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
us
;

648 
	}
}

670 
EStus
 
	$CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

671 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

672 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

673 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

674 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
)

676 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

677 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

678 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

679 
__IO
 
ut32_t
 
cou
 = 0;

680 
ut32_t
 
busyus
 = 0;

681 
EStus
 
us
 = 
SUCCESS
;

682 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

683 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

684 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

685 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

686 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

687 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

688 
ut64_t
 
hdngth
 = 
HLgth
 * 8;

689 
ut64_t
 
pugth
 = 
ILgth
 * 8;

690 
ut32_t
 
locou
 = 0;

693 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

695 
Keysize
)

698 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

708 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

722 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

762 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

765 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

766 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

768 
	`CRYP_In
(&
AES_CRYP_InSuu
);

772 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GCmdStus
(=
ENABLE
)

783 if(
HLgth
 != 0)

786 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GCmdStus
(=
DISABLE
)

795 (
ERROR
);

798 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

801 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

806 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

807 
hdaddr
+=4;

808 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

809 
hdaddr
+=4;

810 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

811 
hdaddr
+=4;

812 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

813 
hdaddr
+=4;

817 
cou
 = 0;

820 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

821 
cou
++;

822 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

824 i(
busyus
 !
RESET
)

826 
us
 = 
ERROR
;

831 if(
ILgth
 != 0)

834 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GCmdStus
(=
DISABLE
)

843 (
ERROR
);

846 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

849 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

853 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

854 
puddr
+=4;

855 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

856 
puddr
+=4;

857 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

858 
puddr
+=4;

859 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

860 
puddr
+=4;

863 
cou
 = 0;

866 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

867 
cou
++;

868 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

870 i(
busyus
 !
RESET
)

872 
us
 = 
ERROR
;

877 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

882 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

883 
ouuddr
+=4;

884 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

885 
ouuddr
+=4;

886 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

887 
ouuddr
+=4;

888 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

889 
ouuddr
+=4;

896 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GCmdStus
(=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

910 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

911 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

912 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

914 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

918 
gaddr
 = (
ut32_t
)
AuthTAG
;

920 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

921 
gaddr
+=4;

922 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

923 
gaddr
+=4;

924 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

925 
gaddr
+=4;

926 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

927 
gaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

939 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

942 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

943 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

945 
	`CRYP_In
(&
AES_CRYP_InSuu
);

949 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GCmdStus
(=
ENABLE
)

960 if(
HLgth
 != 0)

963 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GCmdStus
(=
DISABLE
)

972 (
ERROR
);

975 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

978 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

983 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

984 
hdaddr
+=4;

985 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

986 
hdaddr
+=4;

987 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

988 
hdaddr
+=4;

989 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

990 
hdaddr
+=4;

994 
cou
 = 0;

997 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

998 
cou
++;

999 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1001 i(
busyus
 !
RESET
)

1003 
us
 = 
ERROR
;

1008 if(
ILgth
 != 0)

1011 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1020 (
ERROR
);

1023 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1026 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1030 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1031 
puddr
+=4;

1032 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1033 
puddr
+=4;

1034 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1035 
puddr
+=4;

1036 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1037 
puddr
+=4;

1040 
cou
 = 0;

1043 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1044 
cou
++;

1045 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1047 i(
busyus
 !
RESET
)

1049 
us
 = 
ERROR
;

1054 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1059 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1060 
ouuddr
+=4;

1061 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1062 
ouuddr
+=4;

1063 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1064 
ouuddr
+=4;

1065 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1066 
ouuddr
+=4;

1073 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

1087 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

1088 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

1089 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

1091 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1095 
gaddr
 = (
ut32_t
)
AuthTAG
;

1097 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1098 
gaddr
+=4;

1099 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1100 
gaddr
+=4;

1101 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1102 
gaddr
+=4;

1103 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1104 
gaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
us
;

1110 
	}
}

1135 
EStus
 
	$CRYP_AES_CCM
(
ut8_t
 
Mode
,

1136 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

1137 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

1138 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

1139 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

1140 
ut8_t
 *
Ouut
,

1141 
ut8_t
 *
AuthTAG
, 
ut32_t
 
TAGSize
)

1143 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

1144 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

1145 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

1146 
__IO
 
ut32_t
 
cou
 = 0;

1147 
ut32_t
 
busyus
 = 0;

1148 
EStus
 
us
 = 
SUCCESS
;

1149 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

1150 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

1151 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

1152 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

1153 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

1154 
ut32_t
 
hdsize
 = 
HLgth
;

1155 
ut32_t
 
locou
 = 0;

1156 
ut32_t
 
bufridx
 = 0;

1157 
ut8_t
 
blockb0
[16] = {0};

1158 
ut8_t
 
r
[16] = {0};

1159 
ut32_t
 
mag
[4] = {0};

1160 
ut32_t
 
ddr
 = (ut32_t)
r
;

1161 
ut32_t
 
b0addr
 = (ut32_t)
blockb0
;

1164 if(
hdsize
 != 0)

1167 if(
hdsize
 < 65280)

1169 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
 >> 8) & 0xFF);

1170 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
) & 0xFF);

1171 
hdsize
 += 2;

1176 
HBufr
[
bufridx
++] = 0xFF;

1177 
HBufr
[
bufridx
++] = 0xFE;

1178 
HBufr
[
bufridx
++] = 
hdsize
 & 0xff000000;

1179 
HBufr
[
bufridx
++] = 
hdsize
 & 0x00ff0000;

1180 
HBufr
[
bufridx
++] = 
hdsize
 & 0x0000ff00;

1181 
HBufr
[
bufridx
++] = 
hdsize
 & 0x000000ff;

1182 
hdsize
 += 6;

1185 
locou
 = 0;ocou < 
hdsize
;oopcounter++)

1187 
HBufr
[
bufridx
++] = 
Hd
[
locou
];

1190 i((
hdsize
 % 16) != 0)

1193 
locou
 = 
hdsize
;oopcounter <= ((headersize/16) + 1) * 16;oopcounter++)

1195 
HBufr
[
locou
] = 0;

1198 
hdsize
 = ((headersize/16) + 1) * 16;

1201 
hdaddr
 = (
ut32_t
)
HBufr
;

1204 if(
hdsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | ((((
ut8_t

TAGSize
 - 2/ 2& 0x07 ) << 3 ) | ( ( (ut8_t(15 - 
NSize
) - 1) & 0x07);

1211 
locou
 = 0;ocou < 
NSize
;oopcounter++)

1213 
blockb0
[
locou
+1] = 
N
[loopcounter];

1215  ; 
locou
 < 13;oopcounter++)

1217 
blockb0
[
locou
+1] = 0;

1220 
blockb0
[14] = ((
ILgth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILgth
 & 0xFF);

1230 
r
[0] = 
blockb0
[0] & 0x07;

1232 
locou
 = 1;ocou < 
NSize
 + 1;oopcounter++)

1234 
r
[
locou
] = 
blockb0
[loopcounter];

1237 
r
[15] |= 0x01;

1240 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

1242 
Keysize
)

1245 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1255 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1269 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1292 
ddr
+=4;

1293 
AES_CRYP_IVInSuu
.
CRYP_IV0Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1294 
ddr
+=4;

1295 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1296 
ddr
+=4;

1297 
AES_CRYP_IVInSuu
.
CRYP_IV1Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1309 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1312 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

1313 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1315 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1319 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1321 
b0addr
 = (
ut32_t
)
blockb0
;

1323 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GCmdStus
(=
ENABLE
)

1339 if(
hdsize
 != 0)

1342 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1351 (
ERROR
);

1354 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1357 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1362 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1363 
hdaddr
+=4;

1364 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1365 
hdaddr
+=4;

1366 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1367 
hdaddr
+=4;

1368 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1369 
hdaddr
+=4;

1373 
cou
 = 0;

1376 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1377 
cou
++;

1378 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1380 i(
busyus
 !
RESET
)

1382 
us
 = 
ERROR
;

1387 if(
ILgth
 != 0)

1390 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1399 (
ERROR
);

1402 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1405 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1410 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1411 
puddr
+=4;

1412 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1413 
puddr
+=4;

1414 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1415 
puddr
+=4;

1416 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1417 
puddr
+=4;

1420 
cou
 = 0;

1423 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1424 
cou
++;

1425 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1427 i(
busyus
 !
RESET
)

1429 
us
 = 
ERROR
;

1434 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1439 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1440 
ouuddr
+=4;

1441 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1442 
ouuddr
+=4;

1443 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1444 
ouuddr
+=4;

1445 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1446 
ouuddr
+=4;

1453 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1462 (
ERROR
);

1465 
ddr
 = (
ut32_t
)
r
;

1467 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1468 
ddr
+=4;

1469 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1470 
ddr
+=4;

1471 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1472 
ddr
+=4;

1474 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1477 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1482 
mag
[0] = 
	`CRYP_DaOut
();

1483 
mag
[1] = 
	`CRYP_DaOut
();

1484 
mag
[2] = 
	`CRYP_DaOut
();

1485 
mag
[3] = 
	`CRYP_DaOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1497 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1500 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

1501 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1503 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1507 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1509 
b0addr
 = (
ut32_t
)
blockb0
;

1511 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GCmdStus
(=
ENABLE
)

1528 if(
hdsize
 != 0)

1531 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1540 (
ERROR
);

1543 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1546 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1551 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1552 
hdaddr
+=4;

1553 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1554 
hdaddr
+=4;

1555 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1556 
hdaddr
+=4;

1557 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1558 
hdaddr
+=4;

1562 
cou
 = 0;

1565 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1566 
cou
++;

1567 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1569 i(
busyus
 !
RESET
)

1571 
us
 = 
ERROR
;

1576 if(
ILgth
 != 0)

1579 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1588 (
ERROR
);

1591 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1594 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1599 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1600 
puddr
+=4;

1601 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1602 
puddr
+=4;

1603 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1604 
puddr
+=4;

1605 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1606 
puddr
+=4;

1609 
cou
 = 0;

1612 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1613 
cou
++;

1614 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1616 i(
busyus
 !
RESET
)

1618 
us
 = 
ERROR
;

1623 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1628 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1629 
ouuddr
+=4;

1630 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1631 
ouuddr
+=4;

1632 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1633 
ouuddr
+=4;

1634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1635 
ouuddr
+=4;

1642 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1651 (
ERROR
);

1654 
ddr
 = (
ut32_t
)
r
;

1656 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1657 
ddr
+=4;

1658 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1659 
ddr
+=4;

1660 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1661 
ddr
+=4;

1663 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1666 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1671 
mag
[0] = 
	`CRYP_DaOut
();

1672 
mag
[1] = 
	`CRYP_DaOut
();

1673 
mag
[2] = 
	`CRYP_DaOut
();

1674 
mag
[3] = 
	`CRYP_DaOut
();

1678 
locou
 = 0; (locou < 
TAGSize
);oopcounter++)

1681 *((
ut8_t
*)
gaddr
+
locou
*((ut8_t*)
mag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
us
;

1688 
	}
}

	@stm32f4xx_cryp_des.c

48 
	~"m32f4xx_yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

99 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

100 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

102 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

103 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

104 
__IO
 
ut32_t
 
cou
 = 0;

105 
ut32_t
 
busyus
 = 0;

106 
EStus
 
us
 = 
SUCCESS
;

107 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

108 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

109 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

110 
ut32_t
 
i
 = 0;

113 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

116 if
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

122 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

125 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

127 
	`CRYP_In
(&
DES_CRYP_InSuu
);

130 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GCmdStus
(=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

153 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

154 
puddr
+=4;

157 
cou
 = 0;

160 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

161 
cou
++;

162 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

164 i(
busyus
 !
RESET
)

166 
us
 = 
ERROR
;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

174 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

175 
ouuddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
us
;

183 
	}
}

200 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

201 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

203 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

204 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

205 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

206 
__IO
 
ut32_t
 
cou
 = 0;

207 
ut32_t
 
busyus
 = 0;

208 
EStus
 
us
 = 
SUCCESS
;

209 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

210 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

211 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

212 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

213 
ut32_t
 
i
 = 0;

216 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

225 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

228 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

230 
	`CRYP_In
(&
DES_CRYP_InSuu
);

233 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

239 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

242 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GCmdStus
(=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

279 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

280 
ouuddr
+=4;

281 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

282 
ouuddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
us
;

290 
	}
}

	@stm32f4xx_cryp_tdes.c

48 
	~"m32f4xx_yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

100 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

101 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

103 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

104 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

105 
__IO
 
ut32_t
 
cou
 = 0;

106 
ut32_t
 
busyus
 = 0;

107 
EStus
 
us
 = 
SUCCESS
;

108 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

109 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

110 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

111 
ut32_t
 
i
 = 0;

114 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

123 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

126 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

128 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

142 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GCmdStus
(=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

159 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

160 
puddr
+=4;

161 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

162 
puddr
+=4;

165 
cou
 = 0;

168 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

169 
cou
++;

170 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

172 i(
busyus
 !
RESET
)

174 
us
 = 
ERROR
;

180 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

181 
ouuddr
+=4;

182 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

183 
ouuddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
us
;

191 
	}
}

208 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

209 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

211 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

212 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

213 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

214 
__IO
 
ut32_t
 
cou
 = 0;

215 
ut32_t
 
busyus
 = 0;

216 
EStus
 
us
 = 
SUCCESS
;

217 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

218 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

219 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

220 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

221 
ut32_t
 
i
 = 0;

224 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

233 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

235 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

238 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

252 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

255 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

258 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GCmdStus
(=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

276 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

277 
puddr
+=4;

278 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

279 
puddr
+=4;

282 
cou
 = 0;

285 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

286 
cou
++;

287 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

289 i(
busyus
 !
RESET
)

291 
us
 = 
ERROR
;

297 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

300 
ouuddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
us
;

308 
	}
}

	@stm32f4xx_dac.c

131 
	~"m32f4xx_dac.h
"

132 
	~"m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

187 
	$DAC_DeIn
()

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

208 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

211 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

212 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

213 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

214 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

218 
tmeg1
 = 
DAC
->
CR
;

220 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

227 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

228 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

229 
DAC_InSu
->
DAC_OuutBufr
);

231 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

233 
DAC
->
CR
 = 
tmeg1
;

234 
	}
}

242 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

246 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

248 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

250 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

252 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

253 
	}
}

266 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

282 
	}
}

294 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

310 
	}
}

318 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

352 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

353 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

356 i(
NewS
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

366 
	}
}

378 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

380 
__IO
 
ut32_t
 
tmp
 = 0;

383 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

386 
tmp
 = (
ut32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

391 
	}
}

403 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

405 
__IO
 
ut32_t
 
tmp
 = 0;

408 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

411 
tmp
 = (
ut32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

416 
	}
}

431 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

433 
ut32_t
 
da
 = 0, 
tmp
 = 0;

436 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

438 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

441 i(
DAC_Align
 =
DAC_Align_8b_R
)

443 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

447 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

450 
tmp
 = (
ut32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

455 
	}
}

465 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

472 
tmp
 = (
ut32_t

DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

476  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

526 
	}
}

558 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

565 i(
NewS
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

573 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

575 
	}
}

590 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

592 
FgStus
 
bus
 = 
RESET
;

594 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

595 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

601 
bus
 = 
SET
;

606 
bus
 = 
RESET
;

609  
bus
;

610 
	}
}

625 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

628 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

629 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

633 
	}
}

648 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

650 
ITStus
 
bus
 = 
RESET
;

651 
ut32_t
 
abˡus
 = 0;

654 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

655 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

658 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

661 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

664 
bus
 = 
SET
;

669 
bus
 = 
RESET
;

672  
bus
;

673 
	}
}

688 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

691 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

692 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

696 
	}
}

	@stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
|| \

	)

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
|| \

	)

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
|| \

	)

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
|| \

	)

185 ((
STATE
=
DAC_OuutBufr_Dib
))

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
|| \

	)

197 ((
CHANNEL
=
DAC_Chl_2
))

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
|| \

	)

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
|| \

	)

223 ((
WAVE
=
DAC_Wave_Trng
))

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@stm32f4xx_dbgmcu.c

29 
	~"m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

58 
ut32_t
 
	$DBGMCU_GREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ut32_t
 
	$DBGMCU_GDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

87 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

88 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

89 i(
NewS
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

97 
	}
}

123 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

129 i(
NewS
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

137 
	}
}

152 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

166 
	}
}

	@stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@stm32f4xx_dcmi.c

86 
	~"m32f4xx_dcmi.h
"

87 
	~"m32f4xx_rcc.h
"

126 
	$DCMI_DeIn
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

145 
ut32_t
 
mp
 = 0x0;

148 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

149 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

150 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

151 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

152 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

153 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

154 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
mp
 = 
DCMI
->
CR
;

163 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

169 
DCMI_InSu
->
DCMI_SynchroMode
 |

170 
DCMI_InSu
->
DCMI_PCKPެy
 |

171 
DCMI_InSu
->
DCMI_VSPެy
 |

172 
DCMI_InSu
->
DCMI_HSPެy
 |

173 
DCMI_InSu
->
DCMI_CtuRe
 |

174 
DCMI_InSu
->
DCMI_ExndedDaMode
);

176 
DCMI
->
CR
 = 
mp
;

177 
	}
}

185 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

188 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

189 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

190 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

191 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

192 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

193 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

194 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

195 
	}
}

205 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

208 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

212 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

213 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

228 i(
NewS
 !
DISABLE
)

231 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

248 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

249 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

250 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

251 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

266 i(
NewS
 !
DISABLE
)

269 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
ut32_t
 
	$DCMI_RdDa
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

380 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

383 i(
NewS
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

416 
FgStus
 
bus
 = 
RESET
;

417 
ut32_t
 
dcmeg
, 
meg
 = 0;

420 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

425 i(
dcmeg
 == 0x00)

427 
meg

DCMI
->
RISR
;

429 i(
dcmeg
 == 0x02)

431 
meg
 = 
DCMI
->
SR
;

435 
meg
 = 
DCMI
->
MISR
;

438 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

440 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

461 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

464 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

485 
ITStus
 
bus
 = 
RESET
;

486 
ut32_t
 
us
 = 0;

489 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i((
us
 !(
ut16_t
)
RESET
))

495 
bus
 = 
SET
;

499 
bus
 = 
RESET
;

501  
bus
;

502 
	}
}

515 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
|| \

	)

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
|| \

	)

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
|| \

	)

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
|| \

	)

157 ((
POLARITY
=
DCMI_VSPެy_High
))

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
|| \

	)

169 ((
POLARITY
=
DCMI_HSPެy_High
))

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
|| \

	)

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
|| \

	)

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
|| \

	)

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
|| \

	)

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@stm32f4xx_dma.c

124 
	~"m32f4xx_dma.h
"

125 
	~"m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

148 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

149 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

150 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

151 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

152 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

153 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

199 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

202 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

205 
DMAy_Smx
->
CR
 = 0;

208 
DMAy_Smx
->
NDTR
 = 0;

211 
DMAy_Smx
->
PAR
 = 0;

214 
DMAy_Smx
->
M0AR
 = 0;

217 
DMAy_Smx
->
M1AR
 = 0;

220 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

223 i(
DMAy_Smx
 =
DMA1_Sm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

228 i(
DMAy_Smx
 =
DMA1_Sm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

233 i(
DMAy_Smx
 =
DMA1_Sm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

238 i(
DMAy_Smx
 =
DMA1_Sm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

243 i(
DMAy_Smx
 =
DMA1_Sm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

248 i(
DMAy_Smx
 =
DMA1_Sm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

253 i(
DMAy_Smx
 =
DMA1_Sm6
)

256 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

258 i(
DMAy_Smx
 =
DMA1_Sm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

263 i(
DMAy_Smx
 =
DMA2_Sm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

268 i(
DMAy_Smx
 =
DMA2_Sm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

273 i(
DMAy_Smx
 =
DMA2_Sm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

278 i(
DMAy_Smx
 =
DMA2_Sm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

283 i(
DMAy_Smx
 =
DMA2_Sm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

288 i(
DMAy_Smx
 =
DMA2_Sm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

293 i(
DMAy_Smx
 =
DMA2_Sm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

300 i(
DMAy_Smx
 =
DMA2_Sm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

306 
	}
}

319 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

321 
ut32_t
 
tmeg
 = 0;

324 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

325 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

326 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

327 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

328 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

329 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

330 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

331 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

332 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

333 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

334 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

335 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

336 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

337 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

341 
tmeg
 = 
DMAy_Smx
->
CR
;

344 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

361 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

362 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

363 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

364 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

367 
DMAy_Smx
->
CR
 = 
tmeg
;

371 
tmeg
 = 
DMAy_Smx
->
FCR
;

374 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

382 
DMAy_Smx
->
FCR
 = 
tmeg
;

386 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

390 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

394 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

395 
	}
}

403 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

407 
DMA_InSu
->
DMA_Chl
 = 0;

410 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

413 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

416 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

419 
DMA_InSu
->
DMA_BufrSize
 = 0;

422 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

425 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

428 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

431 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

434 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

437 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

440 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

443 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

446 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

449 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

492 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

517 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

518 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

521 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

553 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

554 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

557 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

560 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

635 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

638 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

639 
	}
}

647 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

650 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

653  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

731 
ut32_t
 
DMA_CutMemy
)

734 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

735 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

737 i(
DMA_CutMemy
 !
DMA_Memy_0
)

740 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

750 
	}
}

761 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

764 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

803 
ut32_t
 
DMA_MemyTg
)

806 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

807 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

810 i(
DMA_MemyTg
 !
DMA_Memy_0
)

813 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

818 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

820 
	}
}

828 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

830 
ut32_t
 
tmp
 = 0;

833 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

836 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

945 
FuniڮS
 
e
 = 
DISABLE
;

948 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

950 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

953 
e
 = 
ENABLE
;

959 
e
 = 
DISABLE
;

961  
e
;

962 
	}
}

977 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

979 
ut32_t
 
tmeg
 = 0;

982 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

985 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tmeg
;

988 
	}
}

1004 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1006 
FgStus
 
bus
 = 
RESET
;

1007 
DMA_TyDef
* 
DMAy
;

1008 
ut32_t
 
tmeg
 = 0;

1011 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1012 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1030 
tmeg
 = 
DMAy
->
HISR
;

1035 
tmeg
 = 
DMAy
->
LISR
;

1039 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1042 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1045 
bus
 = 
SET
;

1050 
bus
 = 
RESET
;

1054  
bus
;

1055 
	}
}

1071 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1073 
DMA_TyDef
* 
DMAy
;

1076 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1077 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1122 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i(
NewS
 !
DISABLE
)

1131 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1136 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1141 i(
DMA_IT
 !
DMA_IT_FE
)

1143 i(
NewS
 !
DISABLE
)

1146 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1172 
ITStus
 
bus
 = 
RESET
;

1173 
DMA_TyDef
* 
DMAy
;

1174 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1177 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1178 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1196 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1199 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1204 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1208 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1211 
tmeg
 = 
DMAy
->
HISR
 ;

1216 
tmeg
 = 
DMAy
->
LISR
 ;

1220 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1223 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1235  
bus
;

1236 
	}
}

1252 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1254 
DMA_TyDef
* 
DMAy
;

1257 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1258 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
|| \

	)

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
|| \

	)

136 ((
CONTROLLER
=
DMA2
))

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
|| \

	)

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

	)

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
|| \

	)

194 ((
STATE
=
DMA_PhInc_Dib
))

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
|| \

	)

207 ((
STATE
=
DMA_MemyInc_Dib
))

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
|| \

	)

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
|| \

	)

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

	)

250 ((
MODE
=
DMA_Mode_Ccur
))

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

	)

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

	)

280 ((
STATE
=
DMA_FIFOMode_Eb
))

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

	)

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
|| \

	)

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
|| \

	)

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

	)

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
((((FLAG& 0x30000000!0x30000000&& (((FLAG& 0x30000000!0&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
|| \

	)

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
((((IT& 0x30000000!0x30000000&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
|| \

	)

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
|| \

	)

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
|| \

	)

537 ((
CTRL
=
DMA_FlowCl_Ph
))

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@stm32f4xx_dma2d.c

58 
	~"m32f4xx_dma2d.h
"

59 
	~"m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
ut32_t
)0xFFFCE0FC

	)

78 
	#PFCCR_MASK
 ((
ut32_t
)0x00FC00C0

	)

79 
	#DEAD_MASK
 ((
ut32_t
)0xFFFF00FE

	)

111 
	$DMA2D_DeIn
()

114 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

131 
ut32_t
 
outg
 = 0;

132 
ut32_t
 
oued
 = 0;

133 
ut32_t
 
ouha
 = 0;

134 
ut32_t
 
pixle
 = 0;

137 
	`as_m
(
	`IS_DMA2D_MODE
(
DMA2D_InSu
->
DMA2D_Mode
));

138 
	`as_m
(
	`IS_DMA2D_CMODE
(
DMA2D_InSu
->
DMA2D_CMode
));

139 
	`as_m
(
	`IS_DMA2D_OGREEN
(
DMA2D_InSu
->
DMA2D_OuutG
));

140 
	`as_m
(
	`IS_DMA2D_ORED
(
DMA2D_InSu
->
DMA2D_OuutRed
));

141 
	`as_m
(
	`IS_DMA2D_OBLUE
(
DMA2D_InSu
->
DMA2D_OuutBlue
));

142 
	`as_m
(
	`IS_DMA2D_OALPHA
(
DMA2D_InSu
->
DMA2D_OuutAha
));

143 
	`as_m
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InSu
->
DMA2D_OuutOfft
));

144 
	`as_m
(
	`IS_DMA2D_LINE
(
DMA2D_InSu
->
DMA2D_NumbOfLe
));

145 
	`as_m
(
	`IS_DMA2D_PIXEL
(
DMA2D_InSu
->
DMA2D_PixPLe
));

148 
DMA2D
->
CR
 &(
ut32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InSu
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
ut32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InSu
->
DMA2D_CMode
);

157 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

160 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

161 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 24;

165 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

168 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

169 
ouha
 = (
ut32_t
)0x00000000;

174 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

177 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 11;

178 
ouha
 = (
ut32_t
)0x00000000;

183 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

186 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 10;

187 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 15;

192 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 4;

193 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 8;

194 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outg
| (
oued
| (
DMA2D_InSu
->
DMA2D_OuutBlue
| (
ouha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InSu
->
DMA2D_OuutMemyAdd
);

202 
DMA2D
->
OOR
 &~(
ut32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InSu
->
DMA2D_OuutOfft
);

206 
pixle
 = 
DMA2D_InSu
->
DMA2D_PixPLe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InSu
->
DMA2D_NumbOfLe
| (
pixle
));

216 
	}
}

217 
	$DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

220 
DMA2D_InSu
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InSu
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InSu
->
DMA2D_OuutG
 = 0x00;

227 
DMA2D_InSu
->
DMA2D_OuutBlue
 = 0x00;

228 
DMA2D_InSu
->
DMA2D_OuutRed
 = 0x00;

229 
DMA2D_InSu
->
DMA2D_OuutAha
 = 0x00;

232 
DMA2D_InSu
->
DMA2D_OuutMemyAdd
 = 0x00;

235 
DMA2D_InSu
->
DMA2D_OuutOfft
 = 0x00;

238 
DMA2D_InSu
->
DMA2D_NumbOfLe
 = 0x00;

239 
DMA2D_InSu
->
DMA2D_PixPLe
 = 0x00;

240 
	}
}

248 
	$DMA2D_STnsr
()

251 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_AbtTnsr
()

263 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Sud
(
FuniڮS
 
NewS
)

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

278 i(
NewS
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
ut32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

301 
ut32_t
 
fg_utcmode
 = 0;

302 
ut32_t
 
fg_utsize
 = 0;

303 
ut32_t
 
fg_pha_mode
 = 0;

304 
ut32_t
 
fg_phavue
 = 0;

305 
ut32_t
 
fg_cg
 = 0;

306 
ut32_t
 
fg_cܻd
 = 0;

308 
	`as_m
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InSu
->
DMA2D_FGO
));

309 
	`as_m
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InSu
->
DMA2D_FGCM
));

310 
	`as_m
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
));

311 
	`as_m
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as_m
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
));

315 
	`as_m
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
));

316 
	`as_m
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InSu
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InSu
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
ut32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InSu
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

327 
fg_utcmode
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_utsize
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_pha_mode
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_phavue
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InSu
->
DMA2D_FGCM
 | 
fg_utcmode
 | 
fg_utsize
 | \

332 
fg_pha_mode
 | 
fg_phavue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cg
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cܻd
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 | 
fg_cg
 | 
fg_cܻd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

353 
DMA2D_FG_InSu
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InSu
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InSu
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

398 
ut32_t
 
bg_utcmode
 = 0;

399 
ut32_t
 
bg_utsize
 = 0;

400 
ut32_t
 
bg_pha_mode
 = 0;

401 
ut32_t
 
bg_phavue
 = 0;

402 
ut32_t
 
bg_cg
 = 0;

403 
ut32_t
 
bg_cܻd
 = 0;

405 
	`as_m
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InSu
->
DMA2D_BGO
));

406 
	`as_m
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InSu
->
DMA2D_BGCM
));

407 
	`as_m
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
));

408 
	`as_m
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as_m
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
));

412 
	`as_m
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
));

413 
	`as_m
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InSu
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InSu
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
ut32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InSu
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

424 
bg_utcmode
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_utsize
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_pha_mode
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_phavue
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InSu
->
DMA2D_BGCM
 | 
bg_utcmode
 | 
bg_utsize
 | \

429 
bg_pha_mode
 | 
bg_phavue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cg
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cܻd
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 | 
bg_cg
 | 
bg_cܻd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

451 
DMA2D_BG_InSu
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InSu
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InSu
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGS
(
FuniڮS
 
NewS
)

494 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

496 i(
NewS
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
ut32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGS
(
FuniڮS
 
NewS
)

518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

520 i(
NewS
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
ut32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
)

540 
ut32_t
 
DdTime
;

543 
	`as_m
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DdTime
));

544 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

546 i(
NewS
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
ut32_t
)
DEAD_MASK
;

550 
DdTime
 = 
DMA2D_DdTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DdTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
ut32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
)

568 
	`as_m
(
	`IS_DMA2D_LeWmk
(
DMA2D_LWmkCfig
));

571 
DMA2D
->
LWR
 = (
ut32_t
)
DMA2D_LWmkCfig
;

572 
	}
}

632 
	$DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 i(
NewS
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
ut32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FgStus
 
	$DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
)

665 
FgStus
 
bus
 = 
RESET
;

668 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i(((
DMA2D
->
ISR
& 
DMA2D_FLAG
!(
ut32_t
)
RESET
)

674 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

682  
bus
;

683 
	}
}

697 
	$DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
)

700 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITStus
 
	$DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
)

720 
ITStus
 
bus
 = 
RESET
;

721 
ut32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
!(
ut32_t
)
RESET
)

728 
bus
 = 
SET
;

732 
bus
 = 
RESET
;

735 i(((
DMA2D
->
CR
 & 
DMA2D_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

737 
bus
 = 
SET
;

741 
bus
 = 
RESET
;

743  
bus
;

744 
	}
}

758 
	$DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
)

761 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_IT
;

766 
	}
}

	@stm32f4xx_dma2d.h

30 #ide
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA2D_Mode
;

59 
ut32_t
 
DMA2D_CMode
;

62 
ut32_t
 
DMA2D_OuutBlue
;

70 
ut32_t
 
DMA2D_OuutG
;

78 
ut32_t
 
DMA2D_OuutRed
;

86 
ut32_t
 
DMA2D_OuutAha
;

92 
ut32_t
 
DMA2D_OuutMemyAdd
;

95 
ut32_t
 
DMA2D_OuutOfft
;

98 
ut32_t
 
DMA2D_NumbOfLe
;

101 
ut32_t
 
DMA2D_PixPLe
;

103 } 
	tDMA2D_InTyDef
;

109 
ut32_t
 
DMA2D_FGMA
;

112 
ut32_t
 
DMA2D_FGO
;

115 
ut32_t
 
DMA2D_FGCM
;

118 
ut32_t
 
DMA2D_FG_CLUT_CM
;

121 
ut32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
ut32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
ut32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
ut32_t
 
DMA2D_FGC_BLUE
;

133 
ut32_t
 
DMA2D_FGC_GREEN
;

136 
ut32_t
 
DMA2D_FGC_RED
;

139 
ut32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_InTyDef
;

146 
ut32_t
 
DMA2D_BGMA
;

149 
ut32_t
 
DMA2D_BGO
;

152 
ut32_t
 
DMA2D_BGCM
;

155 
ut32_t
 
DMA2D_BG_CLUT_CM
;

158 
ut32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
ut32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
ut32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
ut32_t
 
DMA2D_BGC_BLUE
;

170 
ut32_t
 
DMA2D_BGC_GREEN
;

173 
ut32_t
 
DMA2D_BGC_RED
;

176 
ut32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_InTyDef
;

193 
	#DMA2D_M2M
 ((
ut32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
ut32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
ut32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
ut32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
(((MODE=
DMA2D_M2M
|| ((MODE=
DMA2D_M2M_PFC
|| \

	)

199 ((
MODE
=
DMA2D_M2M_BLEND
|| ((MODE=
DMA2D_R2M
))

209 
	#DMA2D_ARGB8888
 ((
ut32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
ut32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
ut32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
ut32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
ut32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
(((MODE_ARGB=
DMA2D_ARGB8888
|| ((MODE_ARGB=
DMA2D_RGB888
|| \

	)

216 ((
MODE_ARGB
=
DMA2D_RGB565
|| ((MODE_ARGB=
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
=
DMA2D_ARGB4444
))

227 
	#DMA2D_Ouut_C
 ((
ut32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
((OGREEN<
DMA2D_Ouut_C
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
((ORED<
DMA2D_Ouut_C
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
((OBLUE<
DMA2D_Ouut_C
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
((OALPHA<
DMA2D_Ouut_C
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
ut32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
((OOFFSET<
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pix
 ((
ut32_t
)0x00003FFF)

	)

255 
	#DMA2D_Le
 ((
ut32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
((LINE<
DMA2D_Le
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
((PIXEL<
DMA2D_pix
)

	)

268 
	#OFFSET
 ((
ut32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
((FGO<
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
((BGO<
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
ut32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
ut32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
ut32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
ut32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
ut32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
ut32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
ut32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
ut32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
ut32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
ut32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
(((FGCM=
CM_ARGB8888
|| ((FGCM=
CM_RGB888
|| \

	)

296 ((
FGCM
=
CM_RGB565
|| ((FGCM=
CM_ARGB1555
) || \

297 ((
FGCM
=
CM_ARGB4444
|| ((FGCM=
CM_L8
) || \

298 ((
FGCM
=
CM_AL44
|| ((FGCM=
CM_AL88
) || \

299 ((
FGCM
=
CM_L4
|| ((FGCM=
CM_A8
) || \

300 ((
FGCM
=
CM_A4
))

302 
	#IS_DMA2D_BGCM
(
BGCM
(((BGCM=
CM_ARGB8888
|| ((BGCM=
CM_RGB888
|| \

	)

303 ((
BGCM
=
CM_RGB565
|| ((BGCM=
CM_ARGB1555
) || \

304 ((
BGCM
=
CM_ARGB4444
|| ((BGCM=
CM_L8
) || \

305 ((
BGCM
=
CM_AL44
|| ((BGCM=
CM_AL88
) || \

306 ((
BGCM
=
CM_L4
|| ((BGCM=
CM_A8
) || \

307 ((
BGCM
=
CM_A4
))

317 
	#CLUT_CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
ut32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
(((FG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((FG_CLUT_CM=
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
(((BG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((BG_CLUT_CM=
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
ut32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
((FG_CLUT_SIZE<
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
((FG_ALPHA_VALUE<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
((FGC_BLUE<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
((FGC_GREEN<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
((FGC_RED<
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
((BG_CLUT_SIZE<
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
((BG_ALPHA_VALUE<
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
((BGC_BLUE<
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
((BGC_GREEN<
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
((BGC_RED<
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
ut32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
ut32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
ut32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
(((FG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

361 ((
FG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
(((BG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

365 ((
BG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
(((IT=
DMA2D_IT_CTC
|| ((IT=
DMA2D_IT_CAE
|| \

	)

384 ((
IT
=
DMA2D_IT_TW
|| ((IT=
DMA2D_IT_TC
) || \

385 ((
IT
=
DMA2D_IT_TE
|| ((IT=
DMA2D_IT_CE
))

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
(((FLAG=
DMA2D_FLAG_CTC
|| ((FLAG=
DMA2D_FLAG_CAE
|| \

	)

404 ((
FLAG
=
DMA2D_FLAG_TW
|| ((FLAG=
DMA2D_FLAG_TC
) || \

405 ((
FLAG
=
DMA2D_FLAG_TE
|| ((FLAG=
DMA2D_FLAG_CE
))

416 
	#DEADTIME
 ((
ut32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
((DEAD_TIME<
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LeWmk
(
LeWmk
((LeWmk<
LINE_WATERMARK
)

	)

437 
DMA2D_DeIn
();

440 
DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

441 
DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

442 
DMA2D_STnsr
();

443 
DMA2D_AbtTnsr
();

444 
DMA2D_Sud
(
FuniڮS
 
NewS
);

445 
DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

446 
DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

447 
DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

448 
DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

449 
DMA2D_FGS
(
FuniڮS
 
NewS
);

450 
DMA2D_BGS
(
FuniڮS
 
NewS
);

451 
DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
);

452 
DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
);

455 
DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
);

456 
FgStus
 
DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
);

457 
DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
);

458 
ITStus
 
DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
);

459 
DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
);

461 #ifde
__lulus


	@stm32f4xx_exti.c

67 
	~"m32f4xx_exti.h
"

81 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

109 
	$EXTI_DeIn
()

111 
EXTI
->
IMR
 = 0x00000000;

112 
EXTI
->
EMR
 = 0x00000000;

113 
EXTI
->
RTSR
 = 0x00000000;

114 
EXTI
->
FTSR
 = 0x00000000;

115 
EXTI
->
PR
 = 0x007FFFFF;

116 
	}
}

125 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

127 
ut32_t
 
tmp
 = 0;

130 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

131 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

132 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

133 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

135 
tmp
 = (
ut32_t
)
EXTI_BASE
;

137 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

140 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

141 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

143 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

145 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

148 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

149 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

152 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

155 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

156 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

160 
tmp
 = (
ut32_t
)
EXTI_BASE
;

161 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

163 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

168 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

171 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

173 
	}
}

181 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

183 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

184 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

185 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

186 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

187 
	}
}

196 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

199 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

201 
EXTI
->
SWIER
 |
EXTI_Le
;

202 
	}
}

226 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

228 
FgStus
 
bus
 = 
RESET
;

230 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

232 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

234 
bus
 = 
SET
;

238 
bus
 = 
RESET
;

240  
bus
;

241 
	}
}

249 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

252 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

254 
EXTI
->
PR
 = 
EXTI_Le
;

255 
	}
}

263 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

265 
FgStus
 
bus
 = 
RESET
;

267 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

269 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

271 
bus
 = 
SET
;

275 
bus
 = 
RESET
;

277  
bus
;

279 
	}
}

287 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

290 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

292 
EXTI
->
PR
 = 
EXTI_Le
;

293 
	}
}

	@stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
|| \

	)

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

129 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

131 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
|| \

	)

132 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

133 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

134 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

135 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

136 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

137 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

138 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

139 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

140 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

141 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

142 ((
LINE
=
EXTI_Le22
))

156 
EXTI_DeIn
();

159 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

160 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

161 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

164 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

165 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

166 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

169 #ifde
__lulus


	@stm32f4xx_flash.c

72 
	~"m32f4xx_ash.h
"

85 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

277 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

280 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

283 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

284 
	}
}

292 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

298 if(
NewS
 !
DISABLE
)

300 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

304 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

306 
	}
}

314 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

319 if(
NewS
 !
DISABLE
)

321 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

325 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

327 
	}
}

335 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

340 if(
NewS
 !
DISABLE
)

342 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

346 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

348 
	}
}

356 
	$FLASH_InruiCacheRet
()

358 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

359 
	}
}

367 
	$FLASH_DaCacheRet
()

369 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

370 
	}
}

414 
	$FLASH_Uock
()

416 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

419 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

420 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

422 
	}
}

429 
	$FLASH_Lock
()

432 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

433 
	}
}

469 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

471 
ut32_t
 
tmp_psize
 = 0x0;

472 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

475 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

476 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

478 if(
VޏgeRge
 =
VޏgeRge_1
)

480 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

482 if(
VޏgeRge
 =
VޏgeRge_2
)

484 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

486 if(
VޏgeRge
 =
VޏgeRge_3
)

488 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

492 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

495 
us
 = 
	`FLASH_WaFLaOti
();

497 if(
us
 =
FLASH_COMPLETE
)

500 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

501 
FLASH
->
CR
 |
tmp_psize
;

502 
FLASH
->
CR
 &
SECTOR_MASK
;

503 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

504 
FLASH
->
CR
 |
FLASH_CR_STRT
;

507 
us
 = 
	`FLASH_WaFLaOti
();

510 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

511 
FLASH
->
CR
 &
SECTOR_MASK
;

514  
us
;

515 
	}
}

537 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

539 
ut32_t
 
tmp_psize
 = 0x0;

540 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

543 
us
 = 
	`FLASH_WaFLaOti
();

544 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

546 if(
VޏgeRge
 =
VޏgeRge_1
)

548 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

550 if(
VޏgeRge
 =
VޏgeRge_2
)

552 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

554 if(
VޏgeRge
 =
VޏgeRge_3
)

556 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

560 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

562 if(
us
 =
FLASH_COMPLETE
)

565 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

566 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

567 
FLASH
->
CR
 |
tmp_psize
;

568 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

569 
FLASH
->
CR
 |
FLASH_CR_STRT
;

572 
us
 = 
	`FLASH_WaFLaOti
();

575 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

578 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

579 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

580 
FLASH
->
CR
 |
tmp_psize
;

581 
FLASH
->
CR
 |
FLASH_CR_MER
;

582 
FLASH
->
CR
 |
FLASH_CR_STRT
;

585 
us
 = 
	`FLASH_WaFLaOti
();

588 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

593  
us
;

594 
	}
}

618 
FLASH_Stus
 
	$FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
)

620 
ut32_t
 
tmp_psize
 = 0x0;

621 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

624 
us
 = 
	`FLASH_WaFLaOti
();

625 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

627 if(
VޏgeRge
 =
VޏgeRge_1
)

629 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

631 if(
VޏgeRge
 =
VޏgeRge_2
)

633 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

635 if(
VޏgeRge
 =
VޏgeRge_3
)

637 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

641 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

643 if(
us
 =
FLASH_COMPLETE
)

646 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

647 
FLASH
->
CR
 |
tmp_psize
;

648 
FLASH
->
CR
 |
FLASH_CR_MER1
;

649 
FLASH
->
CR
 |
FLASH_CR_STRT
;

652 
us
 = 
	`FLASH_WaFLaOti
();

655 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

659  
us
;

660 
	}
}

685 
FLASH_Stus
 
	$FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
)

687 
ut32_t
 
tmp_psize
 = 0x0;

688 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

691 
us
 = 
	`FLASH_WaFLaOti
();

692 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

694 if(
VޏgeRge
 =
VޏgeRge_1
)

696 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

698 if(
VޏgeRge
 =
VޏgeRge_2
)

700 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

702 if(
VޏgeRge
 =
VޏgeRge_3
)

704 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

708 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

710 if(
us
 =
FLASH_COMPLETE
)

713 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

714 
FLASH
->
CR
 |
tmp_psize
;

715 
FLASH
->
CR
 |
FLASH_CR_MER2
;

716 
FLASH
->
CR
 |
FLASH_CR_STRT
;

719 
us
 = 
	`FLASH_WaFLaOti
();

722 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

726  
us
;

727 
	}
}

742 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

744 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

747 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

750 
us
 = 
	`FLASH_WaFLaOti
();

752 if(
us
 =
FLASH_COMPLETE
)

755 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

756 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

757 
FLASH
->
CR
 |
FLASH_CR_PG
;

759 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

762 
us
 = 
	`FLASH_WaFLaOti
();

765 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

768  
us
;

769 
	}
}

785 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

787 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

790 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

793 
us
 = 
	`FLASH_WaFLaOti
();

795 if(
us
 =
FLASH_COMPLETE
)

798 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

799 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

800 
FLASH
->
CR
 |
FLASH_CR_PG
;

802 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

805 
us
 = 
	`FLASH_WaFLaOti
();

808 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

811  
us
;

812 
	}
}

827 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

829 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

832 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

835 
us
 = 
	`FLASH_WaFLaOti
();

837 if(
us
 =
FLASH_COMPLETE
)

840 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

841 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

842 
FLASH
->
CR
 |
FLASH_CR_PG
;

844 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

847 
us
 = 
	`FLASH_WaFLaOti
();

850 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

853  
us
;

854 
	}
}

869 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

871 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

874 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

877 
us
 = 
	`FLASH_WaFLaOti
();

879 if(
us
 =
FLASH_COMPLETE
)

882 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

883 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

884 
FLASH
->
CR
 |
FLASH_CR_PG
;

886 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

889 
us
 = 
	`FLASH_WaFLaOti
();

892 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

896  
us
;

897 
	}
}

968 
	$FLASH_OB_Uock
()

970 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

973 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

974 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

976 
	}
}

983 
	$FLASH_OB_Lock
()

986 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

987 
	}
}

1006 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1008 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1011 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1012 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1014 
us
 = 
	`FLASH_WaFLaOti
();

1016 if(
us
 =
FLASH_COMPLETE
)

1018 if(
NewS
 !
DISABLE
)

1020 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

1024 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1027 
	}
}

1048 
	$FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1050 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1053 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1054 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1056 
us
 = 
	`FLASH_WaFLaOti
();

1058 if(
us
 =
FLASH_COMPLETE
)

1060 if(
NewS
 !
DISABLE
)

1062 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1066 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1069 
	}
}

1098 
	$FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
)

1100 
ut8_t
 
titmp
 = 0xFF;

1103 
	`as_m
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1106 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1108 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ut8_t)(
OB_PcROP
 | 
titmp
);

1110 
	}
}

1128 
	$FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1130 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1133 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1136 
us
 = 
	`FLASH_WaFLaOti
();

1138 if(
us
 =
FLASH_COMPLETE
)

1140 if(
NewS
 !
DISABLE
)

1142 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1146 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1149 
	}
}

1165 
	$FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1167 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1170 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1173 
us
 = 
	`FLASH_WaFLaOti
();

1175 if(
us
 =
FLASH_COMPLETE
)

1177 if(
NewS
 !
DISABLE
)

1179 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1183 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1186 
	}
}

1201 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

1203 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1206 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

1208 
us
 = 
	`FLASH_WaFLaOti
();

1210 if(
us
 =
FLASH_COMPLETE
)

1212 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1215 
	}
}

1233 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

1235 
ut8_t
 
titmp
 = 0xFF;

1236 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1239 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1240 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1241 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1244 
us
 = 
	`FLASH_WaFLaOti
();

1246 if(
us
 =
FLASH_COMPLETE
)

1248 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1250 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1253 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

1255 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1259 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

1261 
	}
}

1274 
	$FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
)

1277 
	`as_m
(
	`IS_OB_BOOT
(
OB_BOOT
));

1280 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1281 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1283 
	}
}

1295 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

1298 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

1301 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1302 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1304 
	}
}

1312 
FLASH_Stus
 
	$FLASH_OB_Launch
()

1314 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1317 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1320 
us
 = 
	`FLASH_WaFLaOti
();

1322  
us
;

1323 
	}
}

1331 
ut8_t
 
	$FLASH_OB_GUr
()

1334  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

1335 
	}
}

1342 
ut16_t
 
	$FLASH_OB_GWRP
()

1345  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1346 
	}
}

1356 
ut16_t
 
	$FLASH_OB_GWRP1
()

1359  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1360 
	}
}

1370 
ut16_t
 
	$FLASH_OB_GPCROP
()

1373  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1374 
	}
}

1384 
ut16_t
 
	$FLASH_OB_GPCROP1
()

1387  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1388 
	}
}

1397 
FgStus
 
	$FLASH_OB_GRDP
()

1399 
FgStus
 
adus
 = 
RESET
;

1401 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

1403 
adus
 = 
SET
;

1407 
adus
 = 
RESET
;

1409  
adus
;

1410 
	}
}

1421 
ut8_t
 
	$FLASH_OB_GBOR
()

1424  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1425 
	}
}

1450 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1453 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1454 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1456 if(
NewS
 !
DISABLE
)

1459 
FLASH
->
CR
 |
FLASH_IT
;

1464 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1466 
	}
}

1482 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1484 
FgStus
 
bus
 = 
RESET
;

1486 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1488 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1490 
bus
 = 
SET
;

1494 
bus
 = 
RESET
;

1497  
bus
;

1498 
	}
}

1513 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1516 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1519 
FLASH
->
SR
 = 
FLASH_FLAG
;

1520 
	}
}

1528 
FLASH_Stus
 
	$FLASH_GStus
()

1530 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1532 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1534 
ashus
 = 
FLASH_BUSY
;

1538 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

1540 
ashus
 = 
FLASH_ERROR_WRP
;

1544 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
!(
ut32_t
)0x00)

1546 
ashus
 = 
FLASH_ERROR_RD
;

1550 if((
FLASH
->
SR
 & (
ut32_t
)0xEF) != (uint32_t)0x00)

1552 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1556 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1558 
ashus
 = 
FLASH_ERROR_OPERATION
;

1562 
ashus
 = 
FLASH_COMPLETE
;

1569  
ashus
;

1570 
	}
}

1578 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1580 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1583 
us
 = 
	`FLASH_GStus
();

1588 
us
 =
FLASH_BUSY
)

1590 
us
 = 
	`FLASH_GStus
();

1593  
us
;

1594 
	}
}

	@stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
|| \

	)

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
|| \

	)

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
||\

	)

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x081FFFFF)||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

174 #i
defed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x080FFFFF)||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0803FFFF)||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

184 #i
defed
 (
STM32F411xE
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0807FFFF)||\

	)

186 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

196 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

197 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

198 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

199 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

200 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

201 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

202 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

203 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

204 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

205 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

206 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

207 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

208 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

209 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

210 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

211 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

212 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

213 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

214 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

215 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

216 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

217 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

218 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

219 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

220 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

222 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

230 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

231 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

232 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

240 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

241 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

242 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

243 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

244 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

245 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

246 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

247 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

248 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

249 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

250 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

251 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

252 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

253 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

254 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

255 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

256 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

257 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

258 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

259 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

260 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

261 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

262 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

263 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

264 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

266 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

274 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

275 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

278 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

	)

279 ((
LEVEL
=
OB_RDP_Lev_1
))

288 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

289 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

290 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

298 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

299 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

300 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

309 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

310 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

311 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

319 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

320 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

321 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

322 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

323 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
||\

	)

324 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

332 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

333 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

334 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

342 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

343 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

344 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

352 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

353 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

354 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

355 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

356 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

357 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

358 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

359 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

360 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

361 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
|| \

	)

362 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

363 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

364 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

372 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

373 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

374 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

375 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

376 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

384 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

385 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

386 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

387 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

388 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

396 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

400 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

404 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

408 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

412 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

417 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

427 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

428 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

429 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

430 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

431 
FLASH_InruiCacheRet
();

432 
FLASH_DaCacheRet
();

435 
FLASH_Uock
();

436 
FLASH_Lock
();

437 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

438 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

439 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

440 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

441 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

442 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

443 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

444 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

447 
FLASH_OB_Uock
();

448 
FLASH_OB_Lock
();

449 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

450 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

451 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

452 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

453 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

454 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

455 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

456 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

457 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

458 
FLASH_Stus
 
FLASH_OB_Launch
();

459 
ut8_t
 
FLASH_OB_GUr
();

460 
ut16_t
 
FLASH_OB_GWRP
();

461 
ut16_t
 
FLASH_OB_GWRP1
();

462 
ut16_t
 
FLASH_OB_GPCROP
();

463 
ut16_t
 
FLASH_OB_GPCROP1
();

464 
FgStus
 
FLASH_OB_GRDP
();

465 
ut8_t
 
FLASH_OB_GBOR
();

468 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

469 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

470 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

471 
FLASH_Stus
 
FLASH_GStus
();

472 
FLASH_Stus
 
FLASH_WaFLaOti
();

474 #ifde
__lulus


	@stm32f4xx_flash_ramfunc.c

58 
	~"m32f4xx_ash_mfunc.h
"

105 
__RAM_FUNC
 
	$FLASH_FshICmd
(
FuniڮS
 
NewS
)

107 i(
NewS
 !
DISABLE
)

110 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

115 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

117 
	}
}

128 
__RAM_FUNC
 
	$FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
)

130 i(
NewS
 !
DISABLE
)

133 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

138 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

140 
	}
}

	@stm32f4xx_flash_ramfunc.h

30 #ide
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

53 #i
defed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #i
defed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__mfunc
 

	)

72 #i
defed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__ibu__
((
	`i
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FshICmd
(
FuniڮS
 
NewS
);

85 
__RAM_FUNC
 
FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
);

88 #ifde
__lulus


	@stm32f4xx_fmc.c

36 
	~"m32f4xx_fmc.h
"

37 
	~"m32f4xx_rcc.h
"

49 cڡ 
FMC_NORSRAMTimgInTyDef
 
	gFMC_DeuTimgSu
 = {0x0F,

55 
FMC_AcssMode_A


59 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

60 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

61 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

64 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

65 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

66 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

67 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

68 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

71 
	#SDCR_WrePrei_RESET
 ((
ut32_t
)0x00007DFF)

	)

74 
	#SDCMR_CTB1_RESET
 ((
ut32_t
)0x003FFFEF)

	)

75 
	#SDCMR_CTB2_RESET
 ((
ut32_t
)0x003FFFF7)

	)

76 
	#SDCMR_CTB1_2_RESET
 ((
ut32_t
)0x003FFFE7)

	)

136 
	$FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
)

139 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

142 if(
FMC_Bk
 =
FMC_Bk1_NORSRAM1
)

144 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030DB;

149 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030D2;

151 
FMC_Bk1
->
BTCR
[
FMC_Bk
 + 1] = 0x0FFFFFFF;

152 
FMC_Bk1E
->
BWTR
[
FMC_Bk
] = 0x0FFFFFFF;

153 
	}
}

163 
	$FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

165 
ut32_t
 
tm
 = 0;

168 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_NORSRAMInSu
->
FMC_Bk
));

169 
	`as_m
(
	`IS_FMC_MUX
(
FMC_NORSRAMInSu
->
FMC_DaAddssMux
));

170 
	`as_m
(
	`IS_FMC_MEMORY
(
FMC_NORSRAMInSu
->
FMC_MemyTy
));

171 
	`as_m
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
));

172 
	`as_m
(
	`IS_FMC_BURSTMODE
(
FMC_NORSRAMInSu
->
FMC_BurAcssMode
));

173 
	`as_m
(
	`IS_FMC_WAIT_POLARITY
(
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
));

174 
	`as_m
(
	`IS_FMC_WRAP_MODE
(
FMC_NORSRAMInSu
->
FMC_WpMode
));

175 
	`as_m
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
FMC_NORSRAMInSu
->
FMC_WaSiglAive
));

176 
	`as_m
(
	`IS_FMC_WRITE_OPERATION
(
FMC_NORSRAMInSu
->
FMC_WreOti
));

177 
	`as_m
(
	`IS_FMC_WAITE_SIGNAL
(
FMC_NORSRAMInSu
->
FMC_WaSigl
));

178 
	`as_m
(
	`IS_FMC_EXTENDED_MODE
(
FMC_NORSRAMInSu
->
FMC_ExndedMode
));

179 
	`as_m
(
	`IS_FMC_ASYNWAIT
(
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
));

180 
	`as_m
(
	`IS_FMC_WRITE_BURST
(
FMC_NORSRAMInSu
->
FMC_WreBur
));

181 
	`as_m
(
	`IS_FMC_CONTINOUS_CLOCK
(
FMC_NORSRAMInSu
->
FMC_CtousClock
));

182 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
));

183 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
));

184 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
));

185 
	`as_m
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
));

186 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
));

187 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
));

188 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
));

191 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] =

192 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 |

193 
FMC_NORSRAMInSu
->
FMC_MemyTy
 |

194 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 |

195 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 |

196 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 |

197 
FMC_NORSRAMInSu
->
FMC_WpMode
 |

198 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 |

199 
FMC_NORSRAMInSu
->
FMC_WreOti
 |

200 
FMC_NORSRAMInSu
->
FMC_WaSigl
 |

201 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 |

202 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 |

203 
FMC_NORSRAMInSu
->
FMC_WreBur
 |

204 
FMC_NORSRAMInSu
->
FMC_CtousClock
;

207 if(
FMC_NORSRAMInSu
->
FMC_MemyTy
 =
FMC_MemyTy_NOR
)

209 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

213 if((
FMC_NORSRAMInSu
->
FMC_CtousClock
 =
FMC_CClock_SyncAsync
&& (FMC_NORSRAMInSu->
FMC_Bk
 !
FMC_Bk1_NORSRAM1
))

215 
tm
 = (
ut32_t
)((
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1]) & ~(((uint32_t)0x0F) << 20));

217 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_NORSRAMInSu
->
FMC_CtousClock
;

218 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_BurAcssMode_Eb
;

219 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1] = (
ut32_t
)(
tm
 | (((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
)-1) << 20));

223 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
+1] =

224 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
 |

225 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
 << 4) |

226 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
 << 8) |

227 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
 << 16) |

228 ((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
) << 20) |

229 ((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
) << 24) |

230 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
;

233 if(
FMC_NORSRAMInSu
->
FMC_ExndedMode
 =
FMC_ExndedMode_Eb
)

235 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
));

236 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
));

237 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
));

238 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_CLKDivisi
));

239 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaLcy
));

240 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
));

242 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] =

243 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
 |

244 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
 << 4 )|

245 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
 << 8) |

246 ((
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_CLKDivisi
) << 20) |

247 ((
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaLcy
) << 24) |

248 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
;

252 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] = 0x0FFFFFFF;

255 
	}
}

263 
	$FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

266 
FMC_NORSRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_NORSRAM1
;

267 
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 = 
FMC_DaAddssMux_Eb
;

268 
FMC_NORSRAMInSu
->
FMC_MemyTy
 = 
FMC_MemyTy_SRAM
;

269 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 = 
FMC_NORSRAM_MemyDaWidth_16b
;

270 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 = 
FMC_BurAcssMode_Dib
;

271 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 = 
FMC_AsynchrousWa_Dib
;

272 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 = 
FMC_WaSiglPެy_Low
;

273 
FMC_NORSRAMInSu
->
FMC_WpMode
 = 
FMC_WpMode_Dib
;

274 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 = 
FMC_WaSiglAive_BefeWaS
;

275 
FMC_NORSRAMInSu
->
FMC_WreOti
 = 
FMC_WreOti_Eb
;

276 
FMC_NORSRAMInSu
->
FMC_WaSigl
 = 
FMC_WaSigl_Eb
;

277 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 = 
FMC_ExndedMode_Dib
;

278 
FMC_NORSRAMInSu
->
FMC_WreBur
 = 
FMC_WreBur_Dib
;

279 
FMC_NORSRAMInSu
->
FMC_CtousClock
 = 
FMC_CClock_SyncOy
;

281 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

282 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

283 
	}
}

296 
	$FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

298 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

299 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

301 i(
NewS
 !
DISABLE
)

304 
FMC_Bk1
->
BTCR
[
FMC_Bk
] |
BCR_MBKEN_SET
;

309 
FMC_Bk1
->
BTCR
[
FMC_Bk
] &
BCR_MBKEN_RESET
;

311 
	}
}

369 
	$FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
)

372 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

374 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

377 
FMC_Bk2
->
PCR2
 = 0x00000018;

378 
FMC_Bk2
->
SR2
 = 0x00000040;

379 
FMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

380 
FMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

386 
FMC_Bk3
->
PCR3
 = 0x00000018;

387 
FMC_Bk3
->
SR3
 = 0x00000040;

388 
FMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

389 
FMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

391 
	}
}

400 
	$FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

402 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

405 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_NANDInSu
->
FMC_Bk
));

406 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_NANDInSu
->
FMC_Wau
));

407 
	`as_m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
FMC_NANDInSu
->
FMC_MemyDaWidth
));

408 
	`as_m
(
	`IS_FMC_ECC_STATE
(
FMC_NANDInSu
->
FMC_ECC
));

409 
	`as_m
(
	`IS_FMC_ECCPAGE_SIZE
(
FMC_NANDInSu
->
FMC_ECCPageSize
));

410 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_NANDInSu
->
FMC_TCLRSupTime
));

411 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_NANDInSu
->
FMC_TARSupTime
));

412 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

413 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

414 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

415 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

416 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

417 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

418 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

419 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

422 
tm
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_Wau
 |

423 
PCR_MEMORYTYPE_NAND
 |

424 
FMC_NANDInSu
->
FMC_MemyDaWidth
 |

425 
FMC_NANDInSu
->
FMC_ECC
 |

426 
FMC_NANDInSu
->
FMC_ECCPageSize
 |

427 (
FMC_NANDInSu
->
FMC_TCLRSupTime
 << 9 )|

428 (
FMC_NANDInSu
->
FMC_TARSupTime
 << 13);

431 
tmmem
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

432 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

433 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

434 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

437 
tmt
 = (
ut32_t
)
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

438 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

439 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

440 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

442 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

445 
FMC_Bk2
->
PCR2
 = 
tm
;

446 
FMC_Bk2
->
PMEM2
 = 
tmmem
;

447 
FMC_Bk2
->
PATT2
 = 
tmt
;

452 
FMC_Bk3
->
PCR3
 = 
tm
;

453 
FMC_Bk3
->
PMEM3
 = 
tmmem
;

454 
FMC_Bk3
->
PATT3
 = 
tmt
;

456 
	}
}

465 
	$FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

468 
FMC_NANDInSu
->
FMC_Bk
 = 
FMC_Bk2_NAND
;

469 
FMC_NANDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

470 
FMC_NANDInSu
->
FMC_MemyDaWidth
 = 
FMC_NAND_MemyDaWidth_16b
;

471 
FMC_NANDInSu
->
FMC_ECC
 = 
FMC_ECC_Dib
;

472 
FMC_NANDInSu
->
FMC_ECCPageSize
 = 
FMC_ECCPageSize_256Bys
;

473 
FMC_NANDInSu
->
FMC_TCLRSupTime
 = 0x0;

474 
FMC_NANDInSu
->
FMC_TARSupTime
 = 0x0;

475 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

476 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

477 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

478 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

479 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

480 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

481 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

482 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

483 
	}
}

494 
	$FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

496 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

497 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

499 i(
NewS
 !
DISABLE
)

502 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

504 
FMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

508 
FMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

514 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

516 
FMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

520 
FMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

523 
	}
}

534 
	$FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

536 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

537 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

539 i(
NewS
 !
DISABLE
)

542 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

544 
FMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

548 
FMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

554 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

556 
FMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

560 
FMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

563 
	}
}

573 
ut32_t
 
	$FMC_GECC
(
ut32_t
 
FMC_Bk
)

575 
ut32_t
 
eccv
 = 0x00000000;

577 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

580 
eccv
 = 
FMC_Bk2
->
ECCR2
;

585 
eccv
 = 
FMC_Bk3
->
ECCR3
;

588 (
eccv
);

589 
	}
}

637 
	$FMC_PCCARDDeIn
()

640 
FMC_Bk4
->
PCR4
 = 0x00000018;

641 
FMC_Bk4
->
SR4
 = 0x00000000;

642 
FMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

643 
FMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

644 
FMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

645 
	}
}

654 
	$FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

657 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_PCCARDInSu
->
FMC_Wau
));

658 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_PCCARDInSu
->
FMC_TCLRSupTime
));

659 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_PCCARDInSu
->
FMC_TARSupTime
));

661 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

662 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

663 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

664 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

666 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

667 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

668 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

669 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

670 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
));

671 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
));

672 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
));

673 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
));

676 
FMC_Bk4
->
PCR4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_Wau
 |

677 
FMC_NAND_MemyDaWidth_16b
 |

678 (
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 << 9) |

679 (
FMC_PCCARDInSu
->
FMC_TARSupTime
 << 13);

682 
FMC_Bk4
->
PMEM4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

683 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

684 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

685 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

688 
FMC_Bk4
->
PATT4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

689 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

690 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

691 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

694 
FMC_Bk4
->
PIO4
 = (
ut32_t
)
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 |

695 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 << 8) |

696 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 << 16)|

697 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 << 24);

698 
	}
}

706 
	$FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

709 
FMC_PCCARDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

710 
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 = 0;

711 
FMC_PCCARDInSu
->
FMC_TARSupTime
 = 0;

712 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

713 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

714 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

715 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

716 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

717 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

718 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

719 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

720 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 = 252;

721 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 = 252;

722 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 = 252;

723 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 = 252;

724 
	}
}

732 
	$FMC_PCCARDCmd
(
FuniڮS
 
NewS
)

734 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

736 i(
NewS
 !
DISABLE
)

739 
FMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

744 
FMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

746 
	}
}

804 
	$FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
)

807 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_Bk
));

809 
FMC_Bk5_6
->
SDCR
[
FMC_Bk
] = 0x000002D0;

810 
FMC_Bk5_6
->
SDTR
[
FMC_Bk
] = 0x0FFFFFFF;

811 
FMC_Bk5_6
->
SDCMR
 = 0x00000000;

812 
FMC_Bk5_6
->
SDRTR
 = 0x00000000;

813 
FMC_Bk5_6
->
SDSR
 = 0x00000000;

814 
	}
}

824 
	$FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

827 
ut32_t
 
tm1
 = 0;

828 
ut32_t
 
tm2
 = 0;

829 
ut32_t
 
tm3
 = 0;

830 
ut32_t
 
tm4
 = 0;

835 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_SDRAMInSu
->
FMC_Bk
));

836 
	`as_m
(
	`IS_FMC_COLUMNBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_CumnBsNumb
));

837 
	`as_m
(
	`IS_FMC_ROWBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_RowBsNumb
));

838 
	`as_m
(
	`IS_FMC_SDMEMORY_WIDTH
(
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
));

839 
	`as_m
(
	`IS_FMC_INTERNALBANK_NUMBER
(
FMC_SDRAMInSu
->
FMC_IlBkNumb
));

840 
	`as_m
(
	`IS_FMC_CAS_LATENCY
(
FMC_SDRAMInSu
->
FMC_CASLcy
));

841 
	`as_m
(
	`IS_FMC_WRITE_PROTECTION
(
FMC_SDRAMInSu
->
FMC_WrePrei
));

842 
	`as_m
(
	`IS_FMC_SDCLOCK_PERIOD
(
FMC_SDRAMInSu
->
FMC_SDClockPiod
));

843 
	`as_m
(
	`IS_FMC_READ_BURST
(
FMC_SDRAMInSu
->
FMC_RdBur
));

844 
	`as_m
(
	`IS_FMC_READPIPE_DELAY
(
FMC_SDRAMInSu
->
FMC_RdPeDay
));

847 
	`as_m
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
));

848 
	`as_m
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
));

849 
	`as_m
(
	`IS_FMC_SELFREFRESH_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
));

850 
	`as_m
(
	`IS_FMC_ROWCYCLE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
));

851 
	`as_m
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
));

852 
	`as_m
(
	`IS_FMC_RP_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
));

853 
	`as_m
(
	`IS_FMC_RCD_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
));

856 
tm1
 = (
ut32_t
)
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 |

857 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 |

858 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 |

859 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 |

860 
FMC_SDRAMInSu
->
FMC_CASLcy
 |

861 
FMC_SDRAMInSu
->
FMC_WrePrei
 |

862 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

863 
FMC_SDRAMInSu
->
FMC_RdBur
 |

864 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

866 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

868 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

872 
tm3
 = (
ut32_t
)
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

873 
FMC_SDRAMInSu
->
FMC_RdBur
 |

874 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

876 
FMC_Bk5_6
->
SDCR
[
FMC_Bk1_SDRAM
] = 
tm3
;

877 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

880 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

882 
tm2
 = (
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

883 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

884 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

885 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

886 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16) |

887 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20) |

888 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
)-1) << 24);

890 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

894 
tm2
 = (
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

895 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

896 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

897 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16);

899 
tm4
 = (
ut32_t
)(((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

900 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20);

902 
FMC_Bk5_6
->
SDTR
[
FMC_Bk1_SDRAM
] = 
tm4
;

903 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

906 
	}
}

914 
	$FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

917 
FMC_SDRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_SDRAM
;

918 
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 = 
FMC_CumnBs_Numb_8b
;

919 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 = 
FMC_RowBs_Numb_11b
;

920 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 = 
FMC_SDMemy_Width_16b
;

921 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 = 
FMC_IlBk_Numb_4
;

922 
FMC_SDRAMInSu
->
FMC_CASLcy
 = 
FMC_CAS_Lcy_1
;

923 
FMC_SDRAMInSu
->
FMC_WrePrei
 = 
FMC_Wre_Prei_Eb
;

924 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 = 
FMC_SDClock_Dib
;

925 
FMC_SDRAMInSu
->
FMC_RdBur
 = 
FMC_Rd_Bur_Dib
;

926 
FMC_SDRAMInSu
->
FMC_RdPeDay
 = 
FMC_RdPe_Day_0
;

928 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
 = 16;

929 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
 = 16;

930 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
 = 16;

931 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
 = 16;

932 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
 = 16;

933 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
 = 16;

934 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
 = 16;

936 
	}
}

944 
	$FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
)

946 
ut32_t
 
tm
 = 0x0;

949 
	`as_m
(
	`IS_FMC_COMMAND_MODE
(
FMC_SDRAMCommdSu
->
FMC_CommdMode
));

950 
	`as_m
(
	`IS_FMC_COMMAND_TARGET
(
FMC_SDRAMCommdSu
->
FMC_CommdTg
));

951 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
));

952 
	`as_m
(
	`IS_FMC_MODE_REGISTER
(
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
));

954 
tm
 = (
ut32_t
)(
FMC_SDRAMCommdSu
->
FMC_CommdMode
 |

955 
FMC_SDRAMCommdSu
->
FMC_CommdTg
 |

956 (((
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
)-1)<<5) |

957 ((
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
)<<9));

959 
FMC_Bk5_6
->
SDCMR
 = 
tm
;

961 
	}
}

970 
ut32_t
 
	$FMC_GModeStus
(
ut32_t
 
SDRAM_Bk
)

972 
ut32_t
 
tmeg
 = 0;

975 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

978 if(
SDRAM_Bk
 =
FMC_Bk1_SDRAM
)

980 
tmeg
 = (
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES1
);

984 
tmeg
 = ((
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

988  
tmeg
;

989 
	}
}

996 
	$FMC_SReeshCou
(
ut32_t
 
FMC_Cou
)

999 
	`as_m
(
	`IS_FMC_REFRESH_COUNT
(
FMC_Cou
));

1001 
FMC_Bk5_6
->
SDRTR
 |(
FMC_Cou
<<1);

1003 
	}
}

1010 
	$FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
)

1013 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_Numb
));

1015 
FMC_Bk5_6
->
SDCMR
 |(
FMC_Numb
 << 5);

1016 
	}
}

1026 
	$FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
)

1029 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1030 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

1032 i(
NewS
 !
DISABLE
)

1034 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] |
FMC_Wre_Prei_Eb
;

1038 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] &
SDCR_WrePrei_RESET
;

1041 
	}
}

1078 
	$FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
)

1080 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1081 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1082 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1084 i(
NewS
 !
DISABLE
)

1087 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1089 
FMC_Bk2
->
SR2
 |
FMC_IT
;

1092 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1094 
FMC_Bk3
->
SR3
 |
FMC_IT
;

1097 i(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1099 
FMC_Bk4
->
SR4
 |
FMC_IT
;

1105 
FMC_Bk5_6
->
SDRTR
 |
FMC_IT
;

1111 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1114 
FMC_Bk2
->
SR2
 &(
ut32_t
)~
FMC_IT
;

1117 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1119 
FMC_Bk3
->
SR3
 &(
ut32_t
)~
FMC_IT
;

1122 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1124 
FMC_Bk4
->
SR4
 &(
ut32_t
)~
FMC_IT
;

1130 
FMC_Bk5_6
->
SDRTR
 &(
ut32_t
)~
FMC_IT
;

1133 
	}
}

1155 
FgStus
 
	$FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1157 
FgStus
 
bus
 = 
RESET
;

1158 
ut32_t
 
tmp
 = 0x00000000;

1161 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1162 
	`as_m
(
	`IS_FMC_GET_FLAG
(
FMC_FLAG
));

1164 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1166 
tmp
 = 
FMC_Bk2
->
SR2
;

1168 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1170 
tmp
 = 
FMC_Bk3
->
SR3
;

1172 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1174 
tmp
 = 
FMC_Bk4
->
SR4
;

1178 
tmp
 = 
FMC_Bk5_6
->
SDSR
;

1182 i((
tmp
 & 
FMC_FLAG
) != FMC_FLAG )

1184 
bus
 = 
RESET
;

1188 
bus
 = 
SET
;

1191  
bus
;

1192 
	}
}

1211 
	$FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1214 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1215 
	`as_m
(
	`IS_FMC_CLEAR_FLAG
(
FMC_FLAG
)) ;

1217 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1219 
FMC_Bk2
->
SR2
 &(~
FMC_FLAG
);

1221 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1223 
FMC_Bk3
->
SR3
 &(~
FMC_FLAG
);

1225 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1227 
FMC_Bk4
->
SR4
 &(~
FMC_FLAG
);

1232 
FMC_Bk5_6
->
SDRTR
 &(~
FMC_FLAG
);

1235 
	}
}

1254 
ITStus
 
	$FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1256 
ITStus
 
bus
 = 
RESET
;

1257 
ut32_t
 
tmp
 = 0x0;

1258 
ut32_t
 
tmp2
 = 0x0;

1259 
ut32_t
 
us
 = 0x0;

1260 
ut32_t
 
ab
 = 0x0;

1263 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1264 
	`as_m
(
	`IS_FMC_GET_IT
(
FMC_IT
));

1266 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1268 
tmp
 = 
FMC_Bk2
->
SR2
;

1270 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1272 
tmp
 = 
FMC_Bk3
->
SR3
;

1274 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1276 
tmp
 = 
FMC_Bk4
->
SR4
;

1281 
tmp
 = 
FMC_Bk5_6
->
SDRTR
;

1282 
tmp2
 = 
FMC_Bk5_6
->
SDSR
;

1286 
ab
 = 
tmp
 & 
FMC_IT
;

1289 if((
FMC_Bk
 =
FMC_Bk1_SDRAM
|| (FMC_Bk =
FMC_Bk2_SDRAM
))

1291 
us
 = 
tmp2
 & 
FMC_SDSR_RE
;

1295 
us
 = 
tmp
 & (
FMC_IT
 >> 3);

1298 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

1300 
bus
 = 
SET
;

1304 
bus
 = 
RESET
;

1306  
bus
;

1307 
	}
}

1326 
	$FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1329 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1330 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1332 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1334 
FMC_Bk2
->
SR2
 &~(
FMC_IT
 >> 3);

1336 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1338 
FMC_Bk3
->
SR3
 &~(
FMC_IT
 >> 3);

1340 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1342 
FMC_Bk4
->
SR4
 &~(
FMC_IT
 >> 3);

1347 
FMC_Bk5_6
->
SDRTR
 |
FMC_SDRTR_CRE
;

1349 
	}
}

	@stm32f4xx_fmc.h

30 #ide
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FMC_AddssSupTime
;

60 
ut32_t
 
FMC_AddssHdTime
;

65 
ut32_t
 
FMC_DaSupTime
;

70 
ut32_t
 
FMC_BusTuAroundDuti
;

75 
ut32_t
 
FMC_CLKDivisi
;

79 
ut32_t
 
FMC_DaLcy
;

87 
ut32_t
 
FMC_AcssMode
;

89 }
	tFMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FMC_Bk
;

99 
ut32_t
 
FMC_DaAddssMux
;

103 
ut32_t
 
FMC_MemyTy
;

107 
ut32_t
 
FMC_MemyDaWidth
;

110 
ut32_t
 
FMC_BurAcssMode
;

114 
ut32_t
 
FMC_WaSiglPެy
;

118 
ut32_t
 
FMC_WpMode
;

122 
ut32_t
 
FMC_WaSiglAive
;

127 
ut32_t
 
FMC_WreOti
;

130 
ut32_t
 
FMC_WaSigl
;

134 
ut32_t
 
FMC_ExndedMode
;

137 
ut32_t
 
FMC_AsynchrousWa
;

141 
ut32_t
 
FMC_WreBur
;

144 
ut32_t
 
FMC_CtousClock
;

150 
FMC_NORSRAMTimgInTyDef
* 
FMC_RdWreTimgSu
;

152 
FMC_NORSRAMTimgInTyDef
* 
FMC_WreTimgSu
;

153 }
	tFMC_NORSRAMInTyDef
;

160 
ut32_t
 
FMC_SupTime
;

166 
ut32_t
 
FMC_WaSupTime
;

172 
ut32_t
 
FMC_HdSupTime
;

179 
ut32_t
 
FMC_HiZSupTime
;

184 }
	tFMC_NAND_PCCARDTimgInTyDef
;

191 
ut32_t
 
FMC_Bk
;

194 
ut32_t
 
FMC_Wau
;

197 
ut32_t
 
FMC_MemyDaWidth
;

200 
ut32_t
 
FMC_ECC
;

203 
ut32_t
 
FMC_ECCPageSize
;

206 
ut32_t
 
FMC_TCLRSupTime
;

210 
ut32_t
 
FMC_TARSupTime
;

214 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

216 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

217 }
	tFMC_NANDInTyDef
;

225 
ut32_t
 
FMC_Wau
;

228 
ut32_t
 
FMC_TCLRSupTime
;

232 
ut32_t
 
FMC_TARSupTime
;

237 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

239 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

241 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_IOSTimgSu
;

242 }
	tFMC_PCCARDInTyDef
;

250 
ut32_t
 
FMC_LdToAiveDay
;

254 
ut32_t
 
FMC_ExSfReeshDay
;

258 
ut32_t
 
FMC_SfReeshTime
;

262 
ut32_t
 
FMC_RowCyeDay
;

267 
ut32_t
 
FMC_WreRecovyTime
;

270 
ut32_t
 
FMC_RPDay
;

274 
ut32_t
 
FMC_RCDDay
;

278 }
	tFMC_SDRAMTimgInTyDef
;

287 
ut32_t
 
FMC_CommdMode
;

290 
ut32_t
 
FMC_CommdTg
;

293 
ut32_t
 
FMC_AutoReeshNumb
;

297 
ut32_t
 
FMC_ModeRegiDefi
;

299 }
	tFMC_SDRAMCommdTyDef
;

307 
ut32_t
 
FMC_Bk
;

310 
ut32_t
 
FMC_CumnBsNumb
;

313 
ut32_t
 
FMC_RowBsNumb
;

316 
ut32_t
 
FMC_SDMemyDaWidth
;

319 
ut32_t
 
FMC_IlBkNumb
;

322 
ut32_t
 
FMC_CASLcy
;

325 
ut32_t
 
FMC_WrePrei
;

328 
ut32_t
 
FMC_SDClockPiod
;

332 
ut32_t
 
FMC_RdBur
;

336 
ut32_t
 
FMC_RdPeDay
;

339 
FMC_SDRAMTimgInTyDef
* 
FMC_SDRAMTimgSu
;

341 }
	tFMC_SDRAMInTyDef
;

353 
	#FMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

354 
	#FMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

355 
	#FMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

356 
	#FMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_NORSRAM1
|| \

	)

359 ((
BANK
=
FMC_Bk1_NORSRAM2
) || \

360 ((
BANK
=
FMC_Bk1_NORSRAM3
) || \

361 ((
BANK
=
FMC_Bk1_NORSRAM4
))

369 
	#FMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

370 
	#FMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

373 ((
BANK
=
FMC_Bk3_NAND
))

381 
	#FMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

389 
	#FMC_Bk1_SDRAM
 ((
ut32_t
)0x00000000)

	)

390 
	#FMC_Bk2_SDRAM
 ((
ut32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_SDRAM
|| \

	)

393 ((
BANK
=
FMC_Bk2_SDRAM
))

408 
	#FMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

409 
	#FMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
(((MUX=
FMC_DaAddssMux_Dib
|| \

	)

412 ((
MUX
=
FMC_DaAddssMux_Eb
))

421 
	#FMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

422 
	#FMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

423 
	#FMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
(((MEMORY=
FMC_MemyTy_SRAM
|| \

	)

426 ((
MEMORY
=
FMC_MemyTy_PSRAM
)|| \

427 ((
MEMORY
=
FMC_MemyTy_NOR
))

436 
	#FMC_NORSRAM_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_MemyDaWidth_32b
 ((
ut32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NORSRAM_MemyDaWidth_8b
|| \

	)

441 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_16b
) || \

442 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_32b
))

451 
	#FMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

452 
	#FMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
(((STATE=
FMC_BurAcssMode_Dib
|| \

	)

455 ((
STATE
=
FMC_BurAcssMode_Eb
))

463 
	#FMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

464 
	#FMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
(((STATE=
FMC_AsynchrousWa_Dib
|| \

	)

467 ((
STATE
=
FMC_AsynchrousWa_Eb
))

475 
	#FMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

476 
	#FMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FMC_WaSiglPެy_Low
|| \

	)

479 ((
POLARITY
=
FMC_WaSiglPެy_High
))

487 
	#FMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

488 
	#FMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
(((MODE=
FMC_WpMode_Dib
|| \

	)

491 ((
MODE
=
FMC_WpMode_Eb
))

499 
	#FMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

500 
	#FMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FMC_WaSiglAive_BefeWaS
|| \

	)

503 ((
ACTIVE
=
FMC_WaSiglAive_DurgWaS
))

511 
	#FMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

512 
	#FMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FMC_WreOti_Dib
|| \

	)

515 ((
OPERATION
=
FMC_WreOti_Eb
))

523 
	#FMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

524 
	#FMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FMC_WaSigl_Dib
|| \

	)

527 ((
SIGNAL
=
FMC_WaSigl_Eb
))

535 
	#FMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

536 
	#FMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
(((MODE=
FMC_ExndedMode_Dib
|| \

	)

539 ((
MODE
=
FMC_ExndedMode_Eb
))

548 
	#FMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

549 
	#FMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
(((BURST=
FMC_WreBur_Dib
|| \

	)

552 ((
BURST
=
FMC_WreBur_Eb
))

561 
	#FMC_CClock_SyncOy
 ((
ut32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
ut32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
(((CCLOCK=
FMC_CClock_SyncOy
|| \

	)

565 ((
CCLOCK
=
FMC_CClock_SyncAsync
))

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
(((TIME> 0&& ((TIME<15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
((TIME<15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
(((DIV> 0&& ((DIV<15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
((LATENCY<15)

	)

621 
	#FMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

622 
	#FMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

623 
	#FMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

624 
	#FMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
(((MODE=
FMC_AcssMode_A
|| \

	)

627 ((
MODE
=
FMC_AcssMode_B
) || \

628 ((
MODE
=
FMC_AcssMode_C
) || \

629 ((
MODE
=
FMC_AcssMode_D
))

645 
	#FMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

646 
	#FMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FMC_Wau_Dib
|| \

	)

649 ((
FEATURE
=
FMC_Wau_Eb
))

657 
	#FMC_NAND_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

658 
	#FMC_NAND_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NAND_MemyDaWidth_8b
|| \

	)

661 ((
WIDTH
=
FMC_NAND_MemyDaWidth_16b
))

669 
	#FMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

670 
	#FMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
(((STATE=
FMC_ECC_Dib
|| \

	)

673 ((
STATE
=
FMC_ECC_Eb
))

681 
	#FMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FMC_ECCPageSize_256Bys
|| \

	)

689 ((
SIZE
=
FMC_ECCPageSize_512Bys
) || \

690 ((
SIZE
=
FMC_ECCPageSize_1024Bys
) || \

691 ((
SIZE
=
FMC_ECCPageSize_2048Bys
) || \

692 ((
SIZE
=
FMC_ECCPageSize_4096Bys
) || \

693 ((
SIZE
=
FMC_ECCPageSize_8192Bys
))

701 
	#IS_FMC_TCLR_TIME
(
TIME
((TIME<255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
((TIME<255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
((TIME<255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
((TIME<255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
((TIME<255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
((TIME<255)

	)

758 
	#FMC_CumnBs_Numb_8b
 ((
ut32_t
)0x00000000)

	)

759 
	#FMC_CumnBs_Numb_9b
 ((
ut32_t
)0x00000001)

	)

760 
	#FMC_CumnBs_Numb_10b
 ((
ut32_t
)0x00000002)

	)

761 
	#FMC_CumnBs_Numb_11b
 ((
ut32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
(((COLUMN=
FMC_CumnBs_Numb_8b
|| \

	)

764 ((
COLUMN
=
FMC_CumnBs_Numb_9b
) || \

765 ((
COLUMN
=
FMC_CumnBs_Numb_10b
) || \

766 ((
COLUMN
=
FMC_CumnBs_Numb_11b
))

775 
	#FMC_RowBs_Numb_11b
 ((
ut32_t
)0x00000000)

	)

776 
	#FMC_RowBs_Numb_12b
 ((
ut32_t
)0x00000004)

	)

777 
	#FMC_RowBs_Numb_13b
 ((
ut32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
(((ROW=
FMC_RowBs_Numb_11b
|| \

	)

780 ((
ROW
=
FMC_RowBs_Numb_12b
) || \

781 ((
ROW
=
FMC_RowBs_Numb_13b
))

790 
	#FMC_SDMemy_Width_8b
 ((
ut32_t
)0x00000000)

	)

791 
	#FMC_SDMemy_Width_16b
 ((
ut32_t
)0x00000010)

	)

792 
	#FMC_SDMemy_Width_32b
 ((
ut32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_SDMemy_Width_8b
|| \

	)

795 ((
WIDTH
=
FMC_SDMemy_Width_16b
) || \

796 ((
WIDTH
=
FMC_SDMemy_Width_32b
))

805 
	#FMC_IlBk_Numb_2
 ((
ut32_t
)0x00000000)

	)

806 
	#FMC_IlBk_Numb_4
 ((
ut32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
(((NUMBER=
FMC_IlBk_Numb_2
|| \

	)

809 ((
NUMBER
=
FMC_IlBk_Numb_4
))

819 
	#FMC_CAS_Lcy_1
 ((
ut32_t
)0x00000080)

	)

820 
	#FMC_CAS_Lcy_2
 ((
ut32_t
)0x00000100)

	)

821 
	#FMC_CAS_Lcy_3
 ((
ut32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
(((LATENCY=
FMC_CAS_Lcy_1
|| \

	)

824 ((
LATENCY
=
FMC_CAS_Lcy_2
) || \

825 ((
LATENCY
=
FMC_CAS_Lcy_3
))

834 
	#FMC_Wre_Prei_Dib
 ((
ut32_t
)0x00000000)

	)

835 
	#FMC_Wre_Prei_Eb
 ((
ut32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
(((WRITE=
FMC_Wre_Prei_Dib
|| \

	)

838 ((
WRITE
=
FMC_Wre_Prei_Eb
))

848 
	#FMC_SDClock_Dib
 ((
ut32_t
)0x00000000)

	)

849 
	#FMC_SDClock_Piod_2
 ((
ut32_t
)0x00000800)

	)

850 
	#FMC_SDClock_Piod_3
 ((
ut32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
(((PERIOD=
FMC_SDClock_Dib
|| \

	)

853 ((
PERIOD
=
FMC_SDClock_Piod_2
) || \

854 ((
PERIOD
=
FMC_SDClock_Piod_3
))

863 
	#FMC_Rd_Bur_Dib
 ((
ut32_t
)0x00000000)

	)

864 
	#FMC_Rd_Bur_Eb
 ((
ut32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
(((RBURST=
FMC_Rd_Bur_Dib
|| \

	)

867 ((
RBURST
=
FMC_Rd_Bur_Eb
))

876 
	#FMC_RdPe_Day_0
 ((
ut32_t
)0x00000000)

	)

877 
	#FMC_RdPe_Day_1
 ((
ut32_t
)0x00002000)

	)

878 
	#FMC_RdPe_Day_2
 ((
ut32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
(((DELAY=
FMC_RdPe_Day_0
|| \

	)

881 ((
DELAY
=
FMC_RdPe_Day_1
) || \

882 ((
DELAY
=
FMC_RdPe_Day_2
))

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

948 
	#FMC_Commd_Mode_nm
 ((
ut32_t
)0x00000000)

	)

949 
	#FMC_Commd_Mode_CLK_Ebd
 ((
ut32_t
)0x00000001)

	)

950 
	#FMC_Commd_Mode_PALL
 ((
ut32_t
)0x00000002)

	)

951 
	#FMC_Commd_Mode_AutoReesh
 ((
ut32_t
)0x00000003)

	)

952 
	#FMC_Commd_Mode_LdMode
 ((
ut32_t
)0x00000004)

	)

953 
	#FMC_Commd_Mode_Seesh
 ((
ut32_t
)0x00000005)

	)

954 
	#FMC_Commd_Mode_PowDown
 ((
ut32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
(((COMMAND=
FMC_Commd_Mode_nm
|| \

	)

957 ((
COMMAND
=
FMC_Commd_Mode_CLK_Ebd
) || \

958 ((
COMMAND
=
FMC_Commd_Mode_PALL
) || \

959 ((
COMMAND
=
FMC_Commd_Mode_AutoReesh
) || \

960 ((
COMMAND
=
FMC_Commd_Mode_LdMode
) || \

961 ((
COMMAND
=
FMC_Commd_Mode_Seesh
) || \

962 ((
COMMAND
=
FMC_Commd_Mode_PowDown
))

971 
	#FMC_Commd_Tg_bk2
 ((
ut32_t
)0x00000008)

	)

972 
	#FMC_Commd_Tg_bk1
 ((
ut32_t
)0x00000010)

	)

973 
	#FMC_Commd_Tg_bk1_2
 ((
ut32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
(((TARGET=
FMC_Commd_Tg_bk1
|| \

	)

976 ((
TARGET
=
FMC_Commd_Tg_bk2
) || \

977 ((
TARGET
=
FMC_Commd_Tg_bk1_2
))

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
(((NUMBER> 0&& ((NUMBER<16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
((CONTENT<8191)

	)

1005 
	#FMC_NmMode_Stus
 ((
ut32_t
)0x00000000)

	)

1006 
	#FMC_SfReeshMode_Stus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_PowDownMode_Stus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
(((STATUS=
FMC_NmMode_Stus
|| \

	)

1010 ((
STATUS
=
FMC_SfReeshMode_Stus
) || \

1011 ((
STATUS
=
FMC_PowDownMode_Stus
))

1025 
	#FMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

1026 
	#FMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

1027 
	#FMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

1028 
	#FMC_IT_Reesh
 ((
ut32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFBFC7=0x00000000&& ((IT!0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
(((IT=
FMC_IT_RisgEdge
|| \

	)

1032 ((
IT
=
FMC_IT_Lev
) || \

1033 ((
IT
=
FMC_IT_FlgEdge
) || \

1034 ((
IT
=
FMC_IT_Reesh
))

1036 
	#IS_FMC_IT_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1037 ((
BANK
=
FMC_Bk3_NAND
) || \

1038 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1039 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1040 ((
BANK
=
FMC_Bk2_SDRAM
))

1048 
	#FMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Reesh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
(((FLAG=
FMC_FLAG_RisgEdge
|| \

	)

1056 ((
FLAG
=
FMC_FLAG_Lev
) || \

1057 ((
FLAG
=
FMC_FLAG_FlgEdge
) || \

1058 ((
FLAG
=
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
=
FMC_FLAG_Reesh
) || \

1060 ((
FLAG
=
FMC_SDSR_BUSY
))

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1063 ((
BANK
=
FMC_Bk3_NAND
) || \

1064 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1065 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1066 ((
BANK
=
FMC_Bk2_SDRAM
) || \

1067 ((
BANK
=(
FMC_Bk1_SDRAM
 | 
FMC_Bk2_SDRAM
)))

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
((COUNT<8191)

	)

1094 
FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
);

1095 
FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1096 
FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1097 
FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1100 
FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
);

1101 
FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1102 
FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1103 
FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1104 
FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1105 
ut32_t
 
FMC_GECC
(ut32_
FMC_Bk
);

1108 
FMC_PCCARDDeIn
();

1109 
FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1110 
FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1111 
FMC_PCCARDCmd
(
FuniڮS
 
NewS
);

1114 
FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
);

1115 
FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1116 
FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1117 
FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
);

1118 
ut32_t
 
FMC_GModeStus
(ut32_
SDRAM_Bk
);

1119 
FMC_SReeshCou
(
ut32_t
 
FMC_Cou
);

1120 
FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
);

1121 
FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
);

1124 
FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
);

1125 
FgStus
 
FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1126 
FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1127 
ITStus
 
FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1128 
FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1130 #ifde
__lulus


	@stm32f4xx_fsmc.h

30 #ide
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FSMC_AddssSupTime
;

60 
ut32_t
 
FSMC_AddssHdTime
;

65 
ut32_t
 
FSMC_DaSupTime
;

70 
ut32_t
 
FSMC_BusTuAroundDuti
;

75 
ut32_t
 
FSMC_CLKDivisi
;

79 
ut32_t
 
FSMC_DaLcy
;

87 
ut32_t
 
FSMC_AcssMode
;

89 }
	tFSMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FSMC_Bk
;

99 
ut32_t
 
FSMC_DaAddssMux
;

103 
ut32_t
 
FSMC_MemyTy
;

107 
ut32_t
 
FSMC_MemyDaWidth
;

110 
ut32_t
 
FSMC_BurAcssMode
;

114 
ut32_t
 
FSMC_AsynchrousWa
;

118 
ut32_t
 
FSMC_WaSiglPެy
;

122 
ut32_t
 
FSMC_WpMode
;

126 
ut32_t
 
FSMC_WaSiglAive
;

131 
ut32_t
 
FSMC_WreOti
;

134 
ut32_t
 
FSMC_WaSigl
;

138 
ut32_t
 
FSMC_ExndedMode
;

141 
ut32_t
 
FSMC_WreBur
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

146 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

147 }
	tFSMC_NORSRAMInTyDef
;

154 
ut32_t
 
FSMC_SupTime
;

160 
ut32_t
 
FSMC_WaSupTime
;

166 
ut32_t
 
FSMC_HdSupTime
;

173 
ut32_t
 
FSMC_HiZSupTime
;

178 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

247 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

248 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

249 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

250 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

258 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

259 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

267 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
|| \

	)

273 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

274 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

278 ((
BANK
=
FSMC_Bk3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

281 ((
BANK
=
FSMC_Bk3_NAND
) || \

282 ((
BANK
=
FSMC_Bk4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

285 ((
BANK
=
FSMC_Bk3_NAND
) || \

286 ((
BANK
=
FSMC_Bk4_PCCARD
))

296 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

297 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
|| \

	)

299 ((
MUX
=
FSMC_DaAddssMux_Eb
))

308 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

309 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

310 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
|| \

	)

312 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

313 ((
MEMORY
=
FSMC_MemyTy_NOR
))

322 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

323 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

325 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

334 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

335 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
|| \

	)

337 ((
STATE
=
FSMC_BurAcssMode_Eb
))

345 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
|| \

	)

348 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

356 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
|| \

	)

359 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

367 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

368 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
|| \

	)

370 ((
MODE
=
FSMC_WpMode_Eb
))

378 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

379 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
|| \

	)

381 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

389 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
|| \

	)

392 ((
OPERATION
=
FSMC_WreOti_Eb
))

400 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

401 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
|| \

	)

403 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

411 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

412 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
|| \

	)

415 ((
MODE
=
FSMC_ExndedMode_Eb
))

424 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

425 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
|| \

	)

427 ((
BURST
=
FSMC_WreBur_Eb
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

483 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

484 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

485 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

486 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
|| \

	)

488 ((
MODE
=
FSMC_AcssMode_B
) || \

489 ((
MODE
=
FSMC_AcssMode_C
) || \

490 ((
MODE
=
FSMC_AcssMode_D
))

506 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

507 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
|| \

	)

509 ((
FEATURE
=
FSMC_Wau_Eb
))

518 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

519 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
|| \

	)

521 ((
STATE
=
FSMC_ECC_Eb
))

529 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
|| \

	)

536 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

537 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

538 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

539 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

540 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

598 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
|| \

	)

601 ((
IT
=
FSMC_IT_Lev
) || \

602 ((
IT
=
FSMC_IT_FlgEdge
))

610 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
|| \

	)

615 ((
FLAG
=
FSMC_FLAG_Lev
) || \

616 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

617 ((
FLAG
=
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

636 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

638 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

639 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

642 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

643 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

644 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

645 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

646 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

647 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

650 
FSMC_PCCARDDeIn
();

651 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

652 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

653 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

656 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

657 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

658 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

659 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

660 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

662 #ifde
__lulus


	@stm32f4xx_gpio.c

84 
	~"m32f4xx_gpio.h
"

85 
	~"m32f4xx_rcc.h
"

127 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

130 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

137 i(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

142 i(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

147 i(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

152 i(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

157 i(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

162 i(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

173 i(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

178 i(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
DISABLE
);

185 i(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

204 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

207 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

209 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

210 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

214 
ppos
 = 0x00;inpos < 0x10;inpos++)

216 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

218 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

220 i(
cu
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

223 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

225 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

228 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

235 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

239 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

247 
	}
}

254 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

257 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

258 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

260 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

261 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

279 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

282 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

285 
tmp
 |
GPIO_P
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_P
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

325 
ut8_t
 
bus
 = 0x00;

328 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

331 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

333 
bus
 = (
ut8_t
)
B_SET
;

337 
bus
 = (
ut8_t
)
B_RESET
;

339  
bus
;

340 
	}
}

349 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

368 
ut8_t
 
bus
 = 0x00;

371 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

374 i(((
GPIOx
->
ODR
& 
GPIO_P
!(
ut32_t
)
B_RESET
)

376 
bus
 = (
ut8_t
)
B_SET
;

380 
bus
 = (
ut8_t
)
B_RESET
;

382  
bus
;

383 
	}
}

392 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

395 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
ut16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

415 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

418 
GPIOx
->
BSRRL
 = 
GPIO_P
;

419 
	}
}

433 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

436 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

439 
GPIOx
->
BSRRH
 = 
GPIO_P
;

440 
	}
}

455 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

458 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

460 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

462 i(
BV
 !
B_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_P
;

468 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

470 
	}
}

480 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

483 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
PtV
;

486 
	}
}

496 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

499 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_P
;

502 
	}
}

579 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

581 
ut32_t
 
mp
 = 0x00;

582 
ut32_t
 
mp_2
 = 0x00;

585 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

587 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

592 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

593 
	}
}

	@stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
|| \

	)

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
|| \

	)

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
|| \

	)

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
|| \

	)

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
|| \

	)

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
|| \

	)

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

255 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

256 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

261 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

262 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

263 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

269 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

270 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

271 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

277 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

278 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

283 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

284 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

285 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

286 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

287 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

288 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

293 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

294 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

295 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

296 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

297 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

302 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

303 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

304 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

305 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

310 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

315 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

316 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

317 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

318 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

319 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

324 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

325 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

326 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

327 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

328 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

330 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

331 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

336 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

337 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

342 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

347 #i
defed
 (
STM32F40_41xxx
)

348 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

351 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

352 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

355 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

356 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

361 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

367 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

372 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

374 #i
defed
 (
STM32F40_41xxx
)

375 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

376 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

377 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

378 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

379 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

380 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

381 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

382 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

383 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

384 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

385 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

386 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

387 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

388 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

389 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

390 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

391 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

392 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

395 #i
defed
 (
STM32F401xx
)

396 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

397 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

398 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

399 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

400 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

401 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

402 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

403 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

404 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

405 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

406 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

407 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

408 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

409 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

412 #i
defed
 (
STM32F411xE
)

413 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

416 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

417 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

418 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

419 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

420 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

421 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

422 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

423 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

424 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

425 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

426 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

427 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

428 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

429 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

430 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

431 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

432 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

433 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

434 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

435 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

436 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

437 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

438 ((
AF
=
GPIO_AF_LTDC
))

449 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

451 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

452 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

453 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

467 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

470 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

471 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

472 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

475 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

476 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

477 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

478 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

479 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

480 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

481 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

482 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

483 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

486 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

488 #ifde
__lulus


	@stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

338 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

339 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

340 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

341 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

342 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

343 
HASH_MesgeDige
->
Da
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesgeDige
->
Da
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesgeDige
->
Da
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SDige
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

398 
ut8_t
 
i
 = 0;

401 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

420 
ut8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSDige
(
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

470 i(
NewS
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

584 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

587 i(
NewS
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
ut32_t
)(~
HASH_IT
);

597 
	}
}

610 
FgStus
 
	$HASH_GFgStus
(
ut32_t
 
HASH_FLAG
)

612 
FgStus
 
bus
 = 
RESET
;

613 
ut32_t
 
meg
 = 0;

616 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut32_t
)
RESET
 )

621 
meg
 = 
HASH
->
CR
;

625 
meg
 = 
HASH
->
SR
;

629 i((
meg
 & 
HASH_FLAG
!(
ut32_t
)
RESET
)

632 
bus
 = 
SET
;

637 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

651 
	$HASH_CˬFg
(
ut32_t
 
HASH_FLAG
)

654 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITStus
 
	$HASH_GITStus
(
ut32_t
 
HASH_IT
)

669 
ITStus
 
bus
 = 
RESET
;

670 
ut32_t
 
tmeg
 = 0;

673 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tmeg
 = 
HASH
->
SR
;

679 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

682 
bus
 = 
SET
;

687 
bus
 = 
RESET
;

690  
bus
;

691 
	}
}

701 
	$HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
)

704 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
ut32_t
)(~
HASH_IT
);

708 
	}
}

	@stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
|| \

	)

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
|| \

	)

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

	)

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
|| \

	)

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
|| \

	)

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
|| \

	)

188 ((
FLAG
=
HASH_FLAG_DCIS
))

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@stm32f4xx_hash_md5.c

47 
	~"m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

95 
HASH_InTyDef
 
MD5_HASH_InSuu
;

96 
HASH_MsgDige
 
MD5_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
nbvidbsda
 = 8 * (
In
 % 4);

110 
	`HASH_DeIn
();

113 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

114 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

116 
	`HASH_In
(&
MD5_HASH_InSuu
);

119 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

122 
i
=0; i<
In
; i+=4)

124 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

125 
puddr
+=4;

129 
	`HASH_SDige
();

134 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

135 
cou
++;

136 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

138 i(
busyus
 !
RESET
)

140 
us
 = 
ERROR
;

145 
	`HASH_GDige
(&
MD5_MesgeDige
);

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

147 
ouuddr
+=4;

148 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

149 
ouuddr
+=4;

150 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

151 
ouuddr
+=4;

152 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

154  
us
;

155 
	}
}

168 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

169 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

171 
HASH_InTyDef
 
MD5_HASH_InSuu
;

172 
HASH_MsgDige
 
MD5_MesgeDige
;

173 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

174 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

175 
ut32_t
 
i
 = 0;

176 
__IO
 
ut32_t
 
cou
 = 0;

177 
ut32_t
 
busyus
 = 0;

178 
EStus
 
us
 = 
SUCCESS
;

179 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

180 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

181 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

184 
nbvidbsda
 = 8 * (
In
 % 4);

187 
nbvidbskey
 = 8 * (
Keyn
 % 4);

190 
	`HASH_DeIn
();

193 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

194 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

196 if(
Keyn
 > 64)

199 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

204 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

206 
	`HASH_In
(&
MD5_HASH_InSuu
);

209 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

212 
i
=0; i<
Keyn
; i+=4)

214 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SDige
();

224 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

225 
cou
++;

226 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

228 i(
busyus
 !
RESET
)

230 
us
 = 
ERROR
;

235 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

238 
i
=0; i<
In
; i+=4)

240 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

241 
puddr
+=4;

245 
	`HASH_SDige
();

248 
cou
 =0;

251 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

265 
keyaddr
 = (
ut32_t
)
Key
;

266 
i
=0; i<
Keyn
; i+=4)

268 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SDige
();

276 
cou
 =0;

279 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

280 
cou
++;

281 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

283 i(
busyus
 !
RESET
)

285 
us
 = 
ERROR
;

290 
	`HASH_GDige
(&
MD5_MesgeDige
);

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

301  
us
;

302 
	}
}

	@stm32f4xx_hash_sha1.c

47 
	~"m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

95 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

96 
HASH_MsgDige
 
SHA1_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

106 
nbvidbsda
 = 8 * (
In
 % 4);

109 
	`HASH_DeIn
();

112 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

113 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

115 
	`HASH_In
(&
SHA1_HASH_InSuu
);

118 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

121 
i
=0; i<
In
; i+=4)

123 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

124 
puddr
+=4;

128 
	`HASH_SDige
();

133 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

134 
cou
++;

135 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

137 i(
busyus
 !
RESET
)

139 
us
 = 
ERROR
;

144 
	`HASH_GDige
(&
SHA1_MesgeDige
);

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

148 
ouuddr
+=4;

149 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

150 
ouuddr
+=4;

151 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

152 
ouuddr
+=4;

153 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

155  
us
;

156 
	}
}

169 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

170 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

172 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

173 
HASH_MsgDige
 
SHA1_MesgeDige
;

174 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

175 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

176 
ut32_t
 
i
 = 0;

177 
__IO
 
ut32_t
 
cou
 = 0;

178 
ut32_t
 
busyus
 = 0;

179 
EStus
 
us
 = 
SUCCESS
;

180 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

181 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

182 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

185 
nbvidbsda
 = 8 * (
In
 % 4);

188 
nbvidbskey
 = 8 * (
Keyn
 % 4);

191 
	`HASH_DeIn
();

194 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

195 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

197 if(
Keyn
 > 64)

200 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

205 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

207 
	`HASH_In
(&
SHA1_HASH_InSuu
);

210 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

213 
i
=0; i<
Keyn
; i+=4)

215 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SDige
();

225 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

226 
cou
++;

227 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

229 i(
busyus
 !
RESET
)

231 
us
 = 
ERROR
;

236 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

239 
i
=0; i<
In
; i+=4)

241 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

242 
puddr
+=4;

246 
	`HASH_SDige
();

250 
cou
 =0;

253 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

254 
cou
++;

255 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

257 i(
busyus
 !
RESET
)

259 
us
 = 
ERROR
;

264 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

267 
keyaddr
 = (
ut32_t
)
Key
;

268 
i
=0; i<
Keyn
; i+=4)

270 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SDige
();

278 
cou
 =0;

281 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

282 
cou
++;

283 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

285 i(
busyus
 !
RESET
)

287 
us
 = 
ERROR
;

292 
	`HASH_GDige
(&
SHA1_MesgeDige
);

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

300 
ouuddr
+=4;

301 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

305  
us
;

306 
	}
}

	@stm32f4xx_i2c.c

92 
	~"m32f4xx_i2c.h
"

93 
	~"m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

108 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

109 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

137 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

140 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

149 i(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

158 i(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

182 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

183 
ut16_t
 
su
 = 0x04;

184 
ut32_t
 
pk1
 = 8000000;

185 
RCC_ClocksTyDef
 
rcc_ocks
;

187 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

189 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

190 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

191 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

192 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

193 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

197 
tmeg
 = 
I2Cx
->
CR2
;

199 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GClocksFq
(&
rcc_ocks
);

202 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

204 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

205 
tmeg
 |
eqnge
;

207 
I2Cx
->
CR2
 = 
tmeg
;

211 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

214 
tmeg
 = 0;

217 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

220 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

222 i(
su
 < 0x04)

225 
su
 = 0x04;

228 
tmeg
 |
su
;

230 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

237 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

245 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

247 
su
 |
I2C_DutyCye_16_9
;

251 i((
su
 & 
I2C_CCR_CCR
) == 0)

254 
su
 |(
ut16_t
)0x0001;

257 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tmeg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tmeg
 = 
I2Cx
->
CR1
;

271 
tmeg
 &
CR1_CLEAR_MASK
;

275 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tmeg
;

281 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

282 
	}
}

289 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

293 
I2C_InSu
->
I2C_ClockSed
 = 5000;

295 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

299 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

301 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

303 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

316 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

347 i(
NewS
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
)

373 
ut16_t
 
tmeg
 = 0;

376 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigFr
));

380 
tmeg
 = 
I2Cx
->
FLTR
;

383 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_DNF
);

386 
tmeg
 |(
ut16_t
)((ut16_t)
I2C_DigFr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tmeg
;

390 
	}
}

399 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 i(
NewS
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

454 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

457 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

460 
Addss
 |
I2C_OAR1_ADD0
;

465 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addss
;

469 
	}
}

478 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

483 i(
NewS
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

503 
ut16_t
 
tmeg
 = 0;

506 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tmeg
 = 
I2Cx
->
OAR2
;

512 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

515 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tmeg
;

519 
	}
}

528 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

631 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

633 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

643 
	}
}

666 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

669 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

673 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

683 
	}
}

694 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

697 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

699 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

721 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

723 i(
NewS
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

759 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
Da
;

762 
	}
}

769 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

772 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ut8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

836 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

846 
	}
}

855 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

880 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

913 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

915 i(
NewS
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

937 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1074 
__IO
 
ut32_t
 
tmp
 = 0;

1077 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1080 
tmp
 = (
ut32_t

I2Cx
;

1081 
tmp
 +
I2C_Regi
;

1084  (*(
__IO
 
ut16_t
 *
tmp
);

1085 
	}
}

1099 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1104 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i(
NewS
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1116 
	}
}

1158 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1160 
ut32_t
 
ϡevt
 = 0;

1161 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1162 
EStus
 
us
 = 
ERROR
;

1165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
ag1
 = 
I2Cx
->
SR1
;

1170 
ag2
 = 
I2Cx
->
SR2
;

1171 
ag2
 = flag2 << 16;

1174 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1177 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
us
 = 
SUCCESS
;

1185 
us
 = 
ERROR
;

1188  
us
;

1189 
	}
}

1206 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1208 
ut32_t
 
ϡevt
 = 0;

1209 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1212 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
ag1
 = 
I2Cx
->
SR1
;

1216 
ag2
 = 
I2Cx
->
SR2
;

1217 
ag2
 = flag2 << 16;

1220 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1223  
ϡevt
;

1224 
	}
}

1261 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1263 
FgStus
 
bus
 = 
RESET
;

1264 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1267 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba
 = (
ut32_t
)
I2Cx
;

1274 
i2eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2eg
 != 0)

1282 
i2cxba
 += 0x14;

1287 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1289 
i2cxba
 += 0x18;

1292 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1295 
bus
 = 
SET
;

1300 
bus
 = 
RESET
;

1304  
bus
;

1305 
	}
}

1338 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1340 
ut32_t
 
agpos
 = 0;

1342 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1374 
ITStus
 
bus
 = 
RESET
;

1375 
ut32_t
 
abˡus
 = 0;

1378 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1432 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1434 
ut32_t
 
agpos
 = 0;

1436 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1444 
	}
}

	@stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

82 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
|| \

	)

83 ((
PERIPH
=
I2C2
) || \

84 ((
PERIPH
=
I2C3
))

90 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

100 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

101 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

102 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

103 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
|| \

	)

104 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

105 ((
MODE
=
I2C_Mode_SMBusHo
))

114 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

115 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

116 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
|| \

	)

117 ((
CYCLE
=
I2C_DutyCye_2
))

126 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

127 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

128 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
|| \

	)

129 ((
STATE
=
I2C_Ack_Dib
))

138 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

139 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

140 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
|| \

	)

141 ((
DIRECTION
=
I2C_Dei_Reiv
))

150 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

151 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

152 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
|| \

	)

153 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

162 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

163 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

164 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

165 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

166 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

167 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

168 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

169 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

170 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

171 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
|| \

	)

172 ((
REGISTER
=
I2C_Regi_CR2
) || \

173 ((
REGISTER
=
I2C_Regi_OAR1
) || \

174 ((
REGISTER
=
I2C_Regi_OAR2
) || \

175 ((
REGISTER
=
I2C_Regi_DR
) || \

176 ((
REGISTER
=
I2C_Regi_SR1
) || \

177 ((
REGISTER
=
I2C_Regi_SR2
) || \

178 ((
REGISTER
=
I2C_Regi_CCR
) || \

179 ((
REGISTER
=
I2C_Regi_TRISE
))

188 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

189 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

190 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
|| \

	)

191 ((
POSITION
=
I2C_NACKPosi_Cut
))

200 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

201 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

202 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
|| \

	)

203 ((
ALERT
=
I2C_SMBusA˹_High
))

212 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

213 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

214 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
|| \

	)

215 ((
POSITION
=
I2C_PECPosi_Cut
))

224 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

225 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

226 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

227 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

236 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

237 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

238 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

239 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

240 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

241 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

242 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

243 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

244 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

245 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

246 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

247 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

248 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

249 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

251 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

253 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
|| \

	)

254 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

255 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

256 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

257 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

258 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

259 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

272 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

273 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

274 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

275 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

276 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

277 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

278 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

284 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

285 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

286 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

287 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

288 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

289 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

290 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

291 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

292 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

293 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

294 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

295 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

296 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

297 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

299 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

301 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
|| \

	)

302 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

303 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

304 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

305 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

306 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

307 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

308 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

309 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

310 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

311 ((
FLAG
=
I2C_FLAG_SB
))

335 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

363 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

364 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

366 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

399 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

405 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

442 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

443 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

446 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

447 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

450 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

481 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

483 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

487 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

488 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

490 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

498 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
|| \

	)

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

502 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

503 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

504 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

506 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

507 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

508 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

509 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

515 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

516 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

517 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

526 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

535 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

548 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

551 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

552 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

553 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

555 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

559 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

561 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

564 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

565 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

566 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

567 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

568 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

571 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

572 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

575 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

577 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

578 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

581 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

582 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

585 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

586 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

678 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

684 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

690 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

693 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

694 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

697 #ifde
__lulus


	@stm32f4xx_iwdg.c

85 
	~"m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

132 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

135 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

136 
IWDG
->
KR
 = 
IWDG_WreAcss
;

137 
	}
}

152 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

155 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

156 
IWDG
->
PR
 = 
IWDG_Psr
;

157 
	}
}

165 
	$IWDG_SRd
(
ut16_t
 
Rd
)

168 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

169 
IWDG
->
RLR
 = 
Rd
;

170 
	}
}

178 
	$IWDG_RdCou
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_Eb
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

235 
FgStus
 
bus
 = 
RESET
;

237 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

247  
bus
;

248 
	}
}

	@stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
|| \

	)

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
|| \

	)

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@stm32f4xx_ltdc.c

76 
	~"m32f4xx_dc.h
"

77 
	~"m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
ut32_t
)0x0FFE888F

	)

129 
	$LTDC_DeIn
()

132 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
)

148 
ut32_t
 
hizڏlsync
 = 0;

149 
ut32_t
 
accumuϋdHBP
 = 0;

150 
ut32_t
 
accumuϋdaiveW
 = 0;

151 
ut32_t
 
tٮwidth
 = 0;

152 
ut32_t
 
backg
 = 0;

153 
ut32_t
 
backd
 = 0;

156 
	`as_m
(
	`IS_LTDC_HSYNC
(
LTDC_InSu
->
LTDC_HizڏlSync
));

157 
	`as_m
(
	`IS_LTDC_VSYNC
(
LTDC_InSu
->
LTDC_VtilSync
));

158 
	`as_m
(
	`IS_LTDC_AHBP
(
LTDC_InSu
->
LTDC_AccumuϋdHBP
));

159 
	`as_m
(
	`IS_LTDC_AVBP
(
LTDC_InSu
->
LTDC_AccumuϋdVBP
));

160 
	`as_m
(
	`IS_LTDC_AAH
(
LTDC_InSu
->
LTDC_AccumuϋdAiveH
));

161 
	`as_m
(
	`IS_LTDC_AAW
(
LTDC_InSu
->
LTDC_AccumuϋdAiveW
));

162 
	`as_m
(
	`IS_LTDC_TOTALH
(
LTDC_InSu
->
LTDC_TٮHeigh
));

163 
	`as_m
(
	`IS_LTDC_TOTALW
(
LTDC_InSu
->
LTDC_TٮWidth
));

164 
	`as_m
(
	`IS_LTDC_HSPOL
(
LTDC_InSu
->
LTDC_HSPެy
));

165 
	`as_m
(
	`IS_LTDC_VSPOL
(
LTDC_InSu
->
LTDC_VSPެy
));

166 
	`as_m
(
	`IS_LTDC_DEPOL
(
LTDC_InSu
->
LTDC_DEPެy
));

167 
	`as_m
(
	`IS_LTDC_PCPOL
(
LTDC_InSu
->
LTDC_PCPެy
));

168 
	`as_m
(
	`IS_LTDC_BackBlueVue
(
LTDC_InSu
->
LTDC_BackgroundBlueVue
));

169 
	`as_m
(
	`IS_LTDC_BackGVue
(
LTDC_InSu
->
LTDC_BackgroundGVue
));

170 
	`as_m
(
	`IS_LTDC_BackRedVue
(
LTDC_InSu
->
LTDC_BackgroundRedVue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
hizڏlsync
 = (
LTDC_InSu
->
LTDC_HizڏlSync
 << 16);

175 
LTDC
->
SSCR
 |(
hizڏlsync
 | 
LTDC_InSu
->
LTDC_VtilSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuϋdHBP
 = (
LTDC_InSu
->
LTDC_AccumuϋdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuϋdHBP
 | 
LTDC_InSu
->
LTDC_AccumuϋdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuϋdaiveW
 = (
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuϋdaiveW
 | 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tٮwidth
 = (
LTDC_InSu
->
LTDC_TٮWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tٮwidth
 | 
LTDC_InSu
->
LTDC_TٮHeigh
);

192 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
ut32_t
)(
LTDC_InSu
->
LTDC_HSPެy
 | LTDC_InSu->
LTDC_VSPެy
 | \

194 
LTDC_InSu
->
LTDC_DEPެy
 | LTDC_InSu->
LTDC_PCPެy
);

197 
backg
 = (
LTDC_InSu
->
LTDC_BackgroundGVue
 << 8);

198 
backd
 = (
LTDC_InSu
->
LTDC_BackgroundRedVue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backd
 | 
backg
 | 
LTDC_InSu
->
LTDC_BackgroundBlueVue
);

202 
	}
}

211 
	$LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
)

214 
LTDC_InSu
->
LTDC_HSPެy
 = 
LTDC_HSPެy_AL
;

215 
LTDC_InSu
->
LTDC_VSPެy
 = 
LTDC_VSPެy_AL
;

216 
LTDC_InSu
->
LTDC_DEPެy
 = 
LTDC_DEPެy_AL
;

217 
LTDC_InSu
->
LTDC_PCPެy
 = 
LTDC_PCPެy_IPC
;

218 
LTDC_InSu
->
LTDC_HizڏlSync
 = 0x00;

219 
LTDC_InSu
->
LTDC_VtilSync
 = 0x00;

220 
LTDC_InSu
->
LTDC_AccumuϋdHBP
 = 0x00;

221 
LTDC_InSu
->
LTDC_AccumuϋdVBP
 = 0x00;

222 
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 = 0x00;

223 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
 = 0x00;

224 
LTDC_InSu
->
LTDC_TٮWidth
 = 0x00;

225 
LTDC_InSu
->
LTDC_TٮHeigh
 = 0x00;

226 
LTDC_InSu
->
LTDC_BackgroundRedVue
 = 0x00;

227 
LTDC_InSu
->
LTDC_BackgroundGVue
 = 0x00;

228 
LTDC_InSu
->
LTDC_BackgroundBlueVue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
FuniڮS
 
NewS
)

241 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

243 i(
NewS
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DhCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

267 i(
NewS
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTyDef
 
	$LTDC_GRGBWidth
()

288 
LTDC_RGBTyDef
 
LTDC_RGB_InSu
;

290 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

292 
LTDC_RGB_InSu
.
LTDC_BlueWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InSu
.
LTDC_GWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InSu
.
LTDC_RedWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InSu
;

297 
	}
}

306 
	$LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
)

308 
LTDC_RGB_InSu
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InSu
->
LTDC_GWidth
 = 0x02;

310 
LTDC_RGB_InSu
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
)

323 
	`as_m
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosiCfig
));

326 
LTDC
->
LIPCR
 = (
ut32_t
)
LTDC_LIPosiCfig
;

327 
	}
}

338 
	$LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
)

341 
	`as_m
(
	`IS_LTDC_RELOAD
(
LTDC_Rd
));

344 
LTDC
->
SRCR
 = (
ut32_t
)
LTDC_Rd
;

345 
	}
}

359 
	$LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
)

362 
ut32_t
 
whpos
 = 0;

363 
ut32_t
 
wvpos
 = 0;

364 
ut32_t
 
dcg
 = 0;

365 
ut32_t
 
ded
 = 0;

366 
ut32_t
 
dha
 = 0;

367 
ut32_t
 
cfbp
 = 0;

370 
	`as_m
(
	`IS_LTDC_Pixfm
(
LTDC_Lay_InSu
->
LTDC_PixFm
));

371 
	`as_m
(
	`IS_LTDC_BndgFa1
(
LTDC_Lay_InSu
->
LTDC_BndgFa_1
));

372 
	`as_m
(
	`IS_LTDC_BndgFa2
(
LTDC_Lay_InSu
->
LTDC_BndgFa_2
));

373 
	`as_m
(
	`IS_LTDC_HCONFIGST
(
LTDC_Lay_InSu
->
LTDC_HizڏlS
));

374 
	`as_m
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_HizڏlSt
));

375 
	`as_m
(
	`IS_LTDC_VCONFIGST
(
LTDC_Lay_InSu
->
LTDC_VtilS
));

376 
	`as_m
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_VtilSt
));

377 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCBlue
));

378 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCG
));

379 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCRed
));

380 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCAha
));

381 
	`as_m
(
	`IS_LTDC_CFBP
(
LTDC_Lay_InSu
->
LTDC_CFBPch
));

382 
	`as_m
(
	`IS_LTDC_CFBLL
(
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
));

383 
	`as_m
(
	`IS_LTDC_CFBLNBR
(
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
));

386 
whpos
 = 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 << 16;

387 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layx
->
WHPCR
 = (
LTDC_Lay_InSu
->
LTDC_HizڏlS
 | 
whpos
);

391 
wvpos
 = 
LTDC_Lay_InSu
->
LTDC_VtilSt
 << 16;

392 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layx
->
WVPCR
 = (
LTDC_Lay_InSu
->
LTDC_VtilS
 | 
wvpos
);

396 
LTDC_Layx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layx
->
PFCR
 = (
LTDC_Lay_InSu
->
LTDC_PixFm
);

400 
dcg
 = (
LTDC_Lay_InSu
->
LTDC_DeuCG
 << 8);

401 
ded
 = (
LTDC_Lay_InSu
->
LTDC_DeuCRed
 << 16);

402 
dha
 = (
LTDC_Lay_InSu
->
LTDC_DeuCAha
 << 24);

403 
LTDC_Layx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layx
->
DCCR
 = (
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 | 
dcg
 | \

405 
ded
 | 
dha
);

408 
LTDC_Layx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layx
->
CACR
 = (
LTDC_Lay_InSu
->
LTDC_CڡtAha
);

412 
LTDC_Layx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layx
->
BFCR
 = (
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 | LTDC_Lay_InSu->
LTDC_BndgFa_2
);

416 
LTDC_Layx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layx
->
CFBAR
 = (
LTDC_Lay_InSu
->
LTDC_CFBSAdss
);

420 
cfbp
 = (
LTDC_Lay_InSu
->
LTDC_CFBPch
 << 16);

421 
LTDC_Layx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layx
->
CFBLR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 | 
cfbp
);

425 
LTDC_Layx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layx
->
CFBLNR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
);

428 
	}
}

437 
	$LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
)

442 
LTDC_Lay_InSu
->
LTDC_HizڏlS
 = 0x00;

443 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 = 0x00;

446 
LTDC_Lay_InSu
->
LTDC_VtilS
 = 0x00;

447 
LTDC_Lay_InSu
->
LTDC_VtilSt
 = 0x00;

450 
LTDC_Lay_InSu
->
LTDC_PixFm
 = 
LTDC_Pixfm_ARGB8888
;

453 
LTDC_Lay_InSu
->
LTDC_CڡtAha
 = 0xFF;

456 
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 = 0x00;

457 
LTDC_Lay_InSu
->
LTDC_DeuCG
 = 0x00;

458 
LTDC_Lay_InSu
->
LTDC_DeuCRed
 = 0x00;

459 
LTDC_Lay_InSu
->
LTDC_DeuCAha
 = 0x00;

462 
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 = 
LTDC_BndgFa1_PAxCA
;

463 
LTDC_Lay_InSu
->
LTDC_BndgFa_2
 = 
LTDC_BndgFa2_PAxCA
;

466 
LTDC_Lay_InSu
->
LTDC_CFBSAdss
 = 0x00;

469 
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 = 0x00;

470 
LTDC_Lay_InSu
->
LTDC_CFBPch
 = 0x00;

473 
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
 = 0x00;

474 
	}
}

486 
	$LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

491 i(
NewS
 !
DISABLE
)

494 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTyDef
 
	$LTDC_GPosStus
()

513 
LTDC_PosTyDef
 
LTDC_Pos_InSu
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InSu
.
LTDC_POSX
 = (
ut32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InSu
.
LTDC_POSY
 = (
ut32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InSu
;

521 
	}
}

530 
	$LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
)

532 
LTDC_Pos_InSu
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InSu
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FgStus
 
	$LTDC_GCDStus
(
ut32_t
 
LTDC_CD
)

549 
FgStus
 
bus
;

552 
	`as_m
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i((
LTDC
->
CDSR
 & 
LTDC_CD
!(
ut32_t
)
RESET
)

556 
bus
 = 
SET
;

560 
bus
 = 
RESET
;

562  
bus
;

563 
	}
}

574 
	$LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
)

576 
ut32_t
 
ckg
 = 0;

577 
ut32_t
 
ckd
 = 0;

580 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
));

582 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyG
));

583 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
));

585 i(
NewS
 !
DISABLE
)

588 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_COLKEN
;

591 
ckg
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 << 8);

592 
ckd
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 << 16);

593 
LTDC_Layx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layx
->
CKCR
 |(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 | 
ckg
 | 
ckd
);

599 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

604 
	}
}

613 
	$LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
)

616 
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 = 0x00;

617 
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 = 0x00;

618 
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

634 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

636 i(
NewS
 !
DISABLE
)

639 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

649 
	}
}

660 
	$LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

662 
ut32_t
 
g
 = 0;

663 
ut32_t
 
d
 = 0;

664 
ut32_t
 
udd
 = 0;

667 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
));

668 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_RedVue
));

669 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_GVue
));

670 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_BlueVue
));

673 
g
 = (
LTDC_CLUT_InSu
->
LTDC_GVue
 << 8);

674 
d
 = (
LTDC_CLUT_InSu
->
LTDC_RedVue
 << 16);

675 
udd
 = (
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 << 24);

676 
LTDC_Layx
->
CLUTWR
 = (
udd
 | 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 | \

677 
g
 | 
d
);

678 
	}
}

687 
	$LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

690 
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 = 0x00;

691 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 = 0x00;

692 
LTDC_CLUT_InSu
->
LTDC_GVue
 = 0x00;

693 
LTDC_CLUT_InSu
->
LTDC_RedVue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
)

710 
ut32_t
 
meg
, 
mp
;

711 
ut32_t
 
hizڏl_t
;

712 
ut32_t
 
hizڏl_
;

713 
ut32_t
 
vtil_t
;

714 
ut32_t
 
vtil_
;

716 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
meg
 = 
LTDC
->
BPCR
;

721 
hizڏl_t
 = (
meg
 >> 16+ 1 + 
OfftX
;

722 
vtil_t
 = (
meg
 & 0xFFFF+ 1 + 
OfftY
;

727 
meg
 = 
LTDC_Layx
->
PFCR
;

729 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

731 
mp
 = 4;

733 i(
meg
 =
LTDC_Pixfm_RGB888
)

735 
mp
 = 3;

737 i((
meg
 =
LTDC_Pixfm_ARGB4444
) ||

738 (
meg
 =
LTDC_Pixfm_RGB565
) ||

739 (
meg
 =
LTDC_Pixfm_ARGB1555
) ||

740 (
meg
 =
LTDC_Pixfm_AL88
))

742 
mp
 = 2;

746 
mp
 = 1;

749 
meg
 = 
LTDC_Layx
->
CFBLR
;

750 
hizڏl_
 = (((
meg
 & 0x1FFF- 3)/
mp
+ 
hizڏl_t
 - 1;

752 
meg
 = 
LTDC_Layx
->
CFBLNR
;

753 
vtil_
 = (
meg
 & 0x7FF+ 
vtil_t
 - 1;

755 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

756 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

757 
	}
}

768 
	$LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
)

771 
LTDC_Layx
->
CACR
 = 
CڡtAha
;

772 
	}
}

783 
	$LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
)

786 
LTDC_Layx
->
CFBAR
 = 
Addss
;

787 
	}
}

799 
	$LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
)

802 
ut8_t
 
mp
;

803 
ut32_t
 
meg
;

804 
ut32_t
 
hizڏl_t
;

805 
ut32_t
 
hizڏl_
;

806 
ut32_t
 
vtil_t
;

807 
ut32_t
 
vtil_
;

809 
meg
 = 
LTDC_Layx
->
PFCR
;

811 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

813 
mp
 = 4;

815 i(
meg
 =
LTDC_Pixfm_RGB888
)

817 
mp
 = 3;

819 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

820 (
meg
 =
LTDC_Pixfm_RGB565
) || \

821 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

822 (
meg
 =
LTDC_Pixfm_AL88
))

824 
mp
 = 2;

828 
mp
 = 1;

832 
meg
 = 
LTDC_Layx
->
WHPCR
;

833 
hizڏl_t
 = (
meg
 & 0x1FFF);

834 
hizڏl_
 = 
Width
 + 
hizڏl_t
 - 1;

836 
meg
 = 
LTDC_Layx
->
WVPCR
;

837 
vtil_t
 = (
meg
 & 0x1FFF);

838 
vtil_
 = 
Height
 + 
vtil_t
 - 1;

840 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

841 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

844 
LTDC_Layx
->
CFBLR
 = ((
Width
 * 
mp
) << 16) | ((Width *emp) + 3);

847 
LTDC_Layx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
)

864 
ut8_t
 
mp
;

865 
ut32_t
 
meg
;

867 
meg
 = 
LTDC_Layx
->
PFCR
;

869 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

871 
mp
 = 4;

873 i(
meg
 =
LTDC_Pixfm_RGB888
)

875 
mp
 = 3;

877 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

878 (
meg
 =
LTDC_Pixfm_RGB565
) || \

879 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

880 (
meg
 =
LTDC_Pixfm_AL88
))

882 
mp
 = 2;

886 
mp
 = 1;

889 
meg
 = (
LTDC_Layx
->
CFBLR
 >> 16);

890 
meg
 = (meg / 
mp
);

892 i(
PixFm
 =
LTDC_Pixfm_ARGB8888
)

894 
mp
 = 4;

896 i(
PixFm
 =
LTDC_Pixfm_RGB888
)

898 
mp
 = 3;

900 i((
PixFm
 =
LTDC_Pixfm_ARGB4444
) || \

901 (
PixFm
 =
LTDC_Pixfm_RGB565
) || \

902 (
PixFm
 =
LTDC_Pixfm_ARGB1555
) || \

903 (
PixFm
 =
LTDC_Pixfm_AL88
))

905 
mp
 = 2;

909 
mp
 = 1;

913 
LTDC_Layx
->
CFBLR
 = ((
meg
 * 
mp
) << 16) | ((tempreg *emp) + 3);

916 
LTDC_Layx
->
PFCR
 = 
PixFm
;

918 
	}
}

975 
	$LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
)

978 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

981 i(
NewS
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
ut32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FgStus
 
	$LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
)

1003 
FgStus
 
bus
 = 
RESET
;

1006 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i((
LTDC
->
ISR
 & 
LTDC_FLAG
!(
ut32_t
)
RESET
)

1010 
bus
 = 
SET
;

1014 
bus
 = 
RESET
;

1016  
bus
;

1017 
	}
}

1029 
	$LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
)

1032 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITStus
 
	$LTDC_GITStus
(
ut32_t
 
LTDC_IT
)

1050 
ITStus
 
bus
 = 
RESET
;

1053 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i((
LTDC
->
ISR
 & 
LTDC_IT
!(
ut32_t
)
RESET
)

1057 
bus
 = 
SET
;

1061 
bus
 = 
RESET
;

1064 i(((
LTDC
->
IER
 & 
LTDC_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

1066 
bus
 = 
SET
;

1070 
bus
 = 
RESET
;

1072  
bus
;

1073 
	}
}

1086 
	$LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
)

1089 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_IT
;

1093 
	}
}

	@stm32f4xx_ltdc.h

30 #ide
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
LTDC_HSPެy
;

59 
ut32_t
 
LTDC_VSPެy
;

62 
ut32_t
 
LTDC_DEPެy
;

65 
ut32_t
 
LTDC_PCPެy
;

68 
ut32_t
 
LTDC_HizڏlSync
;

71 
ut32_t
 
LTDC_VtilSync
;

74 
ut32_t
 
LTDC_AccumuϋdHBP
;

77 
ut32_t
 
LTDC_AccumuϋdVBP
;

80 
ut32_t
 
LTDC_AccumuϋdAiveW
;

83 
ut32_t
 
LTDC_AccumuϋdAiveH
;

86 
ut32_t
 
LTDC_TٮWidth
;

89 
ut32_t
 
LTDC_TٮHeigh
;

92 
ut32_t
 
LTDC_BackgroundRedVue
;

95 
ut32_t
 
LTDC_BackgroundGVue
;

98 
ut32_t
 
LTDC_BackgroundBlueVue
;

100 } 
	tLTDC_InTyDef
;

108 
ut32_t
 
LTDC_HizڏlS
;

111 
ut32_t
 
LTDC_HizڏlSt
;

114 
ut32_t
 
LTDC_VtilS
;

117 
ut32_t
 
LTDC_VtilSt
;

120 
ut32_t
 
LTDC_PixFm
;

123 
ut32_t
 
LTDC_CڡtAha
;

126 
ut32_t
 
LTDC_DeuCBlue
;

129 
ut32_t
 
LTDC_DeuCG
;

132 
ut32_t
 
LTDC_DeuCRed
;

135 
ut32_t
 
LTDC_DeuCAha
;

138 
ut32_t
 
LTDC_BndgFa_1
;

141 
ut32_t
 
LTDC_BndgFa_2
;

144 
ut32_t
 
LTDC_CFBSAdss
;

146 
ut32_t
 
LTDC_CFBLeLgth
;

149 
ut32_t
 
LTDC_CFBPch
;

152 
ut32_t
 
LTDC_CFBLeNumb
;

154 } 
	tLTDC_Lay_InTyDef
;

162 
ut32_t
 
LTDC_POSX
;

163 
ut32_t
 
LTDC_POSY
;

164 } 
	tLTDC_PosTyDef
;

168 
ut32_t
 
LTDC_BlueWidth
;

169 
ut32_t
 
LTDC_GWidth
;

170 
ut32_t
 
LTDC_RedWidth
;

171 } 
	tLTDC_RGBTyDef
;

175 
ut32_t
 
LTDC_CKeyBlue
;

178 
ut32_t
 
LTDC_CKeyG
;

181 
ut32_t
 
LTDC_CKeyRed
;

183 } 
	tLTDC_CKeyg_InTyDef
;

187 
ut32_t
 
LTDC_CLUTAdss
;

190 
ut32_t
 
LTDC_BlueVue
;

193 
ut32_t
 
LTDC_GVue
;

196 
ut32_t
 
LTDC_RedVue
;

198 } 
	tLTDC_CLUT_InTyDef
;

210 
	#LTDC_HizڏlSYNC
 ((
ut32_t
)0x00000FFF)

	)

211 
	#LTDC_VtilSYNC
 ((
ut32_t
)0x000007FF)

	)

213 
	#IS_LTDC_HSYNC
(
HSYNC
((HSYNC<
LTDC_HizڏlSYNC
)

	)

214 
	#IS_LTDC_VSYNC
(
VSYNC
((VSYNC<
LTDC_VtilSYNC
)

	)

215 
	#IS_LTDC_AHBP
(
AHBP
((AHBP<
LTDC_HizڏlSYNC
)

	)

216 
	#IS_LTDC_AVBP
(
AVBP
((AVBP<
LTDC_VtilSYNC
)

	)

217 
	#IS_LTDC_AAW
(
AAW
((AAW<
LTDC_HizڏlSYNC
)

	)

218 
	#IS_LTDC_AAH
(
AAH
((AAH<
LTDC_VtilSYNC
)

	)

219 
	#IS_LTDC_TOTALW
(
TOTALW
((TOTALW<
LTDC_HizڏlSYNC
)

	)

220 
	#IS_LTDC_TOTALH
(
TOTALH
((TOTALH<
LTDC_VtilSYNC
)

	)

229 
	#LTDC_HSPެy_AL
 ((
ut32_t
)0x00000000

	)

230 
	#LTDC_HSPެy_AH
 
LTDC_GCR_HSPOL


	)

232 
	#IS_LTDC_HSPOL
(
HSPOL
(((HSPOL=
LTDC_HSPެy_AL
|| \

	)

233 ((
HSPOL
=
LTDC_HSPެy_AH
))

242 
	#LTDC_VSPެy_AL
 ((
ut32_t
)0x00000000

	)

243 
	#LTDC_VSPެy_AH
 
LTDC_GCR_VSPOL


	)

245 
	#IS_LTDC_VSPOL
(
VSPOL
(((VSPOL=
LTDC_VSPެy_AL
|| \

	)

246 ((
VSPOL
=
LTDC_VSPެy_AH
))

255 
	#LTDC_DEPެy_AL
 ((
ut32_t
)0x00000000

	)

256 
	#LTDC_DEPެy_AH
 
LTDC_GCR_DEPOL


	)

258 
	#IS_LTDC_DEPOL
(
DEPOL
(((DEPOL=
LTDC_VSPެy_AL
|| \

	)

259 ((
DEPOL
=
LTDC_DEPެy_AH
))

268 
	#LTDC_PCPެy_IPC
 ((
ut32_t
)0x00000000

	)

269 
	#LTDC_PCPެy_IIPC
 
LTDC_GCR_PCPOL


	)

271 
	#IS_LTDC_PCPOL
(
PCPOL
(((PCPOL=
LTDC_PCPެy_IPC
|| \

	)

272 ((
PCPOL
=
LTDC_PCPެy_IIPC
))

281 
	#LTDC_IMRd
 
LTDC_SRCR_IMR


	)

282 
	#LTDC_VBRd
 
LTDC_SRCR_VBR


	)

284 
	#IS_LTDC_RELOAD
(
RELOAD
(((RELOAD=
LTDC_IMRd
|| \

	)

285 ((
RELOAD
=
LTDC_VBRd
))

295 
	#LTDC_Back_C
 ((
ut32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueVue
(
BBLUE
((BBLUE<
LTDC_Back_C
)

	)

298 
	#IS_LTDC_BackGVue
(
BGREEN
((BGREEN<
LTDC_Back_C
)

	)

299 
	#IS_LTDC_BackRedVue
(
BRED
((BRED<
LTDC_Back_C
)

	)

309 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

310 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

312 
	#IS_LTDC_GET_POS
(
POS
(((POS<
LTDC_POS_CY
))

	)

323 
	#IS_LTDC_LIPOS
(
LIPOS
((LIPOS<0x7FF)

	)

333 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

334 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

335 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

336 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

339 
	#IS_LTDC_GET_CD
(
CD
(((CD=
LTDC_CD_VDES
|| ((CD=
LTDC_CD_HDES
|| \

	)

340 ((
CD
=
LTDC_CD_VSYNC
|| ((CD=
LTDC_CD_HSYNC
))

351 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

352 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

353 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

354 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

356 
	#IS_LTDC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFF0=0x00&& ((IT!0x00))

	)

366 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

367 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

368 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

369 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

372 
	#IS_LTDC_FLAG
(
FLAG
(((FLAG=
LTDC_FLAG_LI
|| ((FLAG=
LTDC_FLAG_FU
|| \

	)

373 ((
FLAG
=
LTDC_FLAG_TERR
|| ((FLAG=
LTDC_FLAG_RR
))

382 
	#LTDC_Pixfm_ARGB8888
 ((
ut32_t
)0x00000000)

	)

383 
	#LTDC_Pixfm_RGB888
 ((
ut32_t
)0x00000001)

	)

384 
	#LTDC_Pixfm_RGB565
 ((
ut32_t
)0x00000002)

	)

385 
	#LTDC_Pixfm_ARGB1555
 ((
ut32_t
)0x00000003)

	)

386 
	#LTDC_Pixfm_ARGB4444
 ((
ut32_t
)0x00000004)

	)

387 
	#LTDC_Pixfm_L8
 ((
ut32_t
)0x00000005)

	)

388 
	#LTDC_Pixfm_AL44
 ((
ut32_t
)0x00000006)

	)

389 
	#LTDC_Pixfm_AL88
 ((
ut32_t
)0x00000007)

	)

391 
	#IS_LTDC_Pixfm
(
Pixfm
(((Pixfm=
LTDC_Pixfm_ARGB8888
|| ((Pixfm=
LTDC_Pixfm_RGB888
|| \

	)

392 ((
Pixfm
=
LTDC_Pixfm_RGB565
|| ((Pixfm=
LTDC_Pixfm_ARGB1555
) || \

393 ((
Pixfm
=
LTDC_Pixfm_ARGB4444
|| ((Pixfm=
LTDC_Pixfm_L8
) || \

394 ((
Pixfm
=
LTDC_Pixfm_AL44
|| ((Pixfm=
LTDC_Pixfm_AL88
))

404 
	#LTDC_BndgFa1_CA
 ((
ut32_t
)0x00000400)

	)

405 
	#LTDC_BndgFa1_PAxCA
 ((
ut32_t
)0x00000600)

	)

407 
	#IS_LTDC_BndgFa1
(
BndgFa1
(((BndgFa1=
LTDC_BndgFa1_CA
|| ((BndgFa1=
LTDC_BndgFa1_PAxCA
))

	)

417 
	#LTDC_BndgFa2_CA
 ((
ut32_t
)0x00000005)

	)

418 
	#LTDC_BndgFa2_PAxCA
 ((
ut32_t
)0x00000007)

	)

420 
	#IS_LTDC_BndgFa2
(
BndgFa2
(((BndgFa2=
LTDC_BndgFa2_CA
|| ((BndgFa2=
LTDC_BndgFa2_PAxCA
))

	)

432 
	#LTDC_STOPPosi
 ((
ut32_t
)0x0000FFFF)

	)

433 
	#LTDC_STARTPosi
 ((
ut32_t
)0x00000FFF)

	)

435 
	#LTDC_DeuCCfig
 ((
ut32_t
)0x000000FF)

	)

436 
	#LTDC_CFmeBufr
 ((
ut32_t
)0x00001FFF)

	)

437 
	#LTDC_LeNumb
 ((
ut32_t
)0x000007FF)

	)

439 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
((HCONFIGST<
LTDC_STARTPosi
)

	)

440 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
((HCONFIGSP<
LTDC_STOPPosi
)

	)

441 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
((VCONFIGST<
LTDC_STARTPosi
)

	)

442 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
((VCONFIGSP<
LTDC_STOPPosi
)

	)

444 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
((DEFAULTCOLOR<
LTDC_DeuCCfig
)

	)

446 
	#IS_LTDC_CFBP
(
CFBP
((CFBP<
LTDC_CFmeBufr
)

	)

447 
	#IS_LTDC_CFBLL
(
CFBLL
((CFBLL<
LTDC_CFmeBufr
)

	)

449 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
((CFBLNBR<
LTDC_LeNumb
)

	)

461 
	#LTDC_ckeygCfig
 ((
ut32_t
)0x000000FF)

	)

463 
	#IS_LTDC_CKEYING
(
CKEYING
((CKEYING<
LTDC_ckeygCfig
)

	)

474 
	#LTDC_CLUTWR
 ((
ut32_t
)0x000000FF)

	)

476 
	#IS_LTDC_CLUTWR
(
CLUTWR
((CLUTWR<
LTDC_CLUTWR
)

	)

482 
LTDC_DeIn
();

485 
LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
);

486 
LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
);

487 
LTDC_Cmd
(
FuniڮS
 
NewS
);

488 
LTDC_DhCmd
(
FuniڮS
 
NewS
);

489 
LTDC_RGBTyDef
 
LTDC_GRGBWidth
();

490 
LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
);

491 
LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
);

492 
LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
);

493 
LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
);

494 
LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
);

495 
LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

496 
LTDC_PosTyDef
 
LTDC_GPosStus
();

497 
LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
);

498 
FgStus
 
LTDC_GCDStus
(
ut32_t
 
LTDC_CD
);

499 
LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
);

500 
LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
);

501 
LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

502 
LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

503 
LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

504 
LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
);

505 
LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
);

506 
LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
);

507 
LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
);

508 
LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
);

511 
LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
);

512 
FgStus
 
LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
);

513 
LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
);

514 
ITStus
 
LTDC_GITStus
(
ut32_t
 
LTDC_IT
);

515 
LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
);

517 #ifde
__lulus


	@stm32f4xx_pwr.c

38 
	~"m32f4xx_pwr.h
"

39 
	~"m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BNumb
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

63 
	#PVDE_BNumb
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#FPDS_BNumb
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

71 
	#PMODE_BNumb
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

75 
	#ODEN_BNumb
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODEN_BNumb
 * 4))

	)

79 
	#ODSWEN_BNumb
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODSWEN_BNumb
 * 4))

	)

83 
	#MRLVDS_BNumb
 0x0B

	)

84 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRLVDS_BNumb
 * 4))

	)

87 
	#LPLVDS_BNumb
 0x0A

	)

88 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPLVDS_BNumb
 * 4))

	)

93 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

94 
	#EWUP_BNumb
 0x08

	)

95 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

98 
	#BRE_BNumb
 0x09

	)

99 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

104 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFF3FC)

	)

105 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

106 
	#CR_VOS_MASK
 ((
ut32_t
)0xFFFF3FFF)

	)

142 
	$PWR_DeIn
()

144 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

146 
	}
}

157 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

162 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

163 
	}
}

205 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

207 
ut32_t
 
tmeg
 = 0;

210 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

212 
tmeg
 = 
PWR
->
CR
;

215 
tmeg
 &
CR_PLS_MASK
;

218 
tmeg
 |
PWR_PVDLev
;

221 
PWR
->
CR
 = 
tmeg
;

222 
	}
}

230 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

233 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

235 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

236 
	}
}

264 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

267 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

269 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

270 
	}
}

361 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

366 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

367 
	}
}

383 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

385 
ut32_t
 
tmeg
 = 0;

388 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

390 
tmeg
 = 
PWR
->
CR
;

393 
tmeg
 &
CR_VOS_MASK
;

396 
tmeg
 |
PWR_Regut_Vޏge
;

399 
PWR
->
CR
 = 
tmeg
;

400 
	}
}

418 
	$PWR_OvDriveCmd
(
FuniڮS
 
NewS
)

421 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

424 *(
__IO
 
ut32_t
 *
CR_ODEN_BB
 = (ut32_t)
NewS
;

425 
	}
}

436 
	$PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
)

439 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

442 *(
__IO
 
ut32_t
 *
CR_ODSWEN_BB
 = (ut32_t)
NewS
;

443 
	}
}

463 
	$PWR_UndDriveCmd
(
FuniڮS
 
NewS
)

466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

471 
PWR
->
CR
 |(
ut32_t
)
PWR_CR_UDEN
;

476 
PWR
->
CR
 &(
ut32_t
)(~
PWR_CR_UDEN
);

478 
	}
}

489 
	$PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

496 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
ENABLE
;

500 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
DISABLE
;

502 
	}
}

513 
	$PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

516 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

518 i(
NewS
 !
DISABLE
)

520 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
ENABLE
;

524 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
DISABLE
;

526 
	}
}

555 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

558 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

560 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

561 
	}
}

701 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

703 
ut32_t
 
tmeg
 = 0;

706 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

707 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

710 
tmeg
 = 
PWR
->
CR
;

712 
tmeg
 &
CR_DS_MASK
;

715 
tmeg
 |
PWR_Regut
;

718 
PWR
->
CR
 = 
tmeg
;

721 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

724 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

727 
	`__WFI
();

732 
	`__WFE
();

735 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

736 
	}
}

765 
	$PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

767 
ut32_t
 
tmeg
 = 0;

770 
	`as_m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Regut
));

771 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

774 
tmeg
 = 
PWR
->
CR
;

776 
tmeg
 &
CR_DS_MASK
;

779 
tmeg
 |
PWR_Regut
;

782 
PWR
->
CR
 = 
tmeg
;

785 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

788 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

791 
	`__WFI
();

796 
	`__WFE
();

799 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

800 
	}
}

814 
	$PWR_ESTANDBYMode
()

817 
PWR
->
CR
 |
PWR_CR_PDDS
;

820 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

823 #i
	`defed
 ( 
__CC_ARM
 )

824 
	`__f_es
();

827 
	`__WFI
();

828 
	}
}

874 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

876 
FgStus
 
bus
 = 
RESET
;

879 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

881 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

883 
bus
 = 
SET
;

887 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

902 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

905 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

907 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

908 i(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

910 
PWR
->
CR
 |
PWR_FLAG
 << 2;

914 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

918 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

919 
PWR
->
CR
 |
PWR_FLAG
 << 2;

921 
	}
}

	@stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

	)

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
|| \

	)

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
|| \

	)

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

109 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

110 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

111 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

119 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

120 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

121 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

122 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
|| \

	)

123 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

124 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

132 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

133 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

134 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

135 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

136 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

137 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

138 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

139 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

142 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

144 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

145 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

146 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

147 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

150 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

151 ((
FLAG
=
PWR_FLAG_UDRDY
))

165 
PWR_DeIn
();

168 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

171 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

172 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

175 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

178 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

179 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

180 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

181 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

182 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

183 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

184 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

187 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

190 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

191 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

192 
PWR_ESTANDBYMode
();

195 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

196 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

198 #ifde
__lulus


	@stm32f4xx_rcc.c

59 
	~"m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BNumb
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

80 
	#CSSON_BNumb
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#PLLON_BNumb
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#PLLI2SON_BNumb
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

90 
	#PLLSAION_BNumb
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLSAION_BNumb
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BNumb
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

105 
	#BDRST_BNumb
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BNumb
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BNumb
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32+ (
TIMPRE_BNumb
 * 4))

	)

121 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

122 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

125 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

128 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

131 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

134 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

137 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

141 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

213 
	$RCC_DeIn
()

216 
RCC
->
CR
 |(
ut32_t
)0x00000001;

219 
RCC
->
CFGR
 = 0x00000000;

222 
RCC
->
CR
 &(
ut32_t
)0xEAF6FFFF;

225 
RCC
->
PLLCFGR
 = 0x24003010;

228 
RCC
->
PLLI2SCFGR
 = 0x20003000;

231 
RCC
->
PLLSAICFGR
 = 0x24003000;

234 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

237 
RCC
->
CIR
 = 0x00000000;

240 
RCC
->
DCKCFGR
 = 0x00000000;

241 
	}
}

263 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

266 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

269 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

272 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

273 
	}
}

287 
EStus
 
	$RCC_WaFHSESUp
()

289 
__IO
 
ut32_t
 
tupcou
 = 0;

290 
EStus
 
us
 = 
ERROR
;

291 
FgStus
 
hus
 = 
RESET
;

295 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

296 
tupcou
++;

297 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

299 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

301 
us
 = 
SUCCESS
;

305 
us
 = 
ERROR
;

307  (
us
);

308 
	}
}

318 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

320 
ut32_t
 
tmeg
 = 0;

322 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

324 
tmeg
 = 
RCC
->
CR
;

327 
tmeg
 &~
RCC_CR_HSITRIM
;

330 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

333 
RCC
->
CR
 = 
tmeg
;

334 
	}
}

354 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

357 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

359 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

360 
	}
}

379 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

382 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

386 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

389 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

392 
RCC_LSE
)

394 
RCC_LSE_ON
:

396 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

398 
RCC_LSE_Byss
:

400 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

405 
	}
}

419 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

422 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

424 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

425 
	}
}

462 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

465 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

466 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

467 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

468 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

469 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

471 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

472 (
PLLQ
 << 24);

473 
	}
}

485 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

488 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

489 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

490 
	}
}

492 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

515 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

518 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

519 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

521 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

522 
	}
}

524 #i
defed
 (
STM32F411xE
)

552 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
)

555 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

556 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

557 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

559 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28| 
PLLI2SM
;

560 
	}
}

562 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

588 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

591 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

592 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

593 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

595 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

596 
	}
}

606 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

610 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

611 
	}
}

635 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

638 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

639 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

641 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

642 
	}
}

653 
	$RCC_PLLSAICmd
(
FuniڮS
 
NewS
)

656 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

657 *(
__IO
 
ut32_t
 *
CR_PLLSAION_BB
 = (ut32_t)
NewS
;

658 
	}
}

671 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

674 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

675 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

676 
	}
}

696 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

698 
ut32_t
 
tmeg
 = 0;

701 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

702 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

704 
tmeg
 = 
RCC
->
CFGR
;

707 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

710 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

713 
RCC
->
CFGR
 = 
tmeg
;

714 
	}
}

734 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

736 
ut32_t
 
tmeg
 = 0;

739 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

740 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

742 
tmeg
 = 
RCC
->
CFGR
;

745 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

748 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

751 
RCC
->
CFGR
 = 
tmeg
;

752 
	}
}

929 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

931 
ut32_t
 
tmeg
 = 0;

934 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

936 
tmeg
 = 
RCC
->
CFGR
;

939 
tmeg
 &~
RCC_CFGR_SW
;

942 
tmeg
 |
RCC_SYSCLKSour
;

945 
RCC
->
CFGR
 = 
tmeg
;

946 
	}
}

957 
ut8_t
 
	$RCC_GSYSCLKSour
()

959  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

960 
	}
}

982 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

984 
ut32_t
 
tmeg
 = 0;

987 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

989 
tmeg
 = 
RCC
->
CFGR
;

992 
tmeg
 &~
RCC_CFGR_HPRE
;

995 
tmeg
 |
RCC_SYSCLK
;

998 
RCC
->
CFGR
 = 
tmeg
;

999 
	}
}

1014 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

1016 
ut32_t
 
tmeg
 = 0;

1019 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1021 
tmeg
 = 
RCC
->
CFGR
;

1024 
tmeg
 &~
RCC_CFGR_PPRE1
;

1027 
tmeg
 |
RCC_HCLK
;

1030 
RCC
->
CFGR
 = 
tmeg
;

1031 
	}
}

1045 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

1047 
ut32_t
 
tmeg
 = 0;

1050 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1052 
tmeg
 = 
RCC
->
CFGR
;

1055 
tmeg
 &~
RCC_CFGR_PPRE2
;

1058 
tmeg
 |
RCC_HCLK
 << 3;

1061 
RCC
->
CFGR
 = 
tmeg
;

1062 
	}
}

1097 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1099 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

1102 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1104 
tmp
)

1107 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1110 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1117 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1118 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1120 i(
lsour
 != 0)

1123 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1128 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1131 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1132 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1135 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1141 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1142 
tmp
 =mp >> 4;

1143 
esc
 = 
APBAHBPscTab
[
tmp
];

1145 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1148 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1149 
tmp
 =mp >> 10;

1150 
esc
 = 
APBAHBPscTab
[
tmp
];

1152 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1155 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1156 
tmp
 =mp >> 13;

1157 
esc
 = 
APBAHBPscTab
[
tmp
];

1159 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1160 
	}
}

1222 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1224 
ut32_t
 
tmeg
 = 0;

1227 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1229 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

1231 
tmeg
 = 
RCC
->
CFGR
;

1234 
tmeg
 &~
RCC_CFGR_RTCPRE
;

1237 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

1240 
RCC
->
CFGR
 = 
tmeg
;

1244 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1245 
	}
}

1254 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1257 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1259 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1260 
	}
}

1271 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1274 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1275 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1276 
	}
}

1288 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1291 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1293 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1294 
	}
}

1309 
	$RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
)

1311 
ut32_t
 
tmeg
 = 0;

1314 
	`as_m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1316 
tmeg
 = 
RCC
->
DCKCFGR
;

1319 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1322 
tmeg
 |(
RCC_PLLI2SDivQ
 - 1);

1325 
RCC
->
DCKCFGR
 = 
tmeg
;

1326 
	}
}

1341 
	$RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
)

1343 
ut32_t
 
tmeg
 = 0;

1346 
	`as_m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1348 
tmeg
 = 
RCC
->
DCKCFGR
;

1351 
tmeg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1354 
tmeg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1357 
RCC
->
DCKCFGR
 = 
tmeg
;

1358 
	}
}

1377 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1379 
ut32_t
 
tmeg
 = 0;

1382 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1384 
tmeg
 = 
RCC
->
DCKCFGR
;

1387 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1390 
tmeg
 |
RCC_SAIBlockACLKSour
;

1393 
RCC
->
DCKCFGR
 = 
tmeg
;

1394 
	}
}

1413 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1415 
ut32_t
 
tmeg
 = 0;

1418 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1420 
tmeg
 = 
RCC
->
DCKCFGR
;

1423 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1426 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1429 
RCC
->
DCKCFGR
 = 
tmeg
;

1430 
	}
}

1446 
	$RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
)

1448 
ut32_t
 
tmeg
 = 0;

1451 
	`as_m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1453 
tmeg
 = 
RCC
->
DCKCFGR
;

1456 
tmeg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1459 
tmeg
 |
RCC_PLLSAIDivR
;

1462 
RCC
->
DCKCFGR
 = 
tmeg
;

1463 
	}
}

1483 
	$RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
)

1486 
	`as_m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPsr
));

1488 *(
__IO
 
ut32_t
 *
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPsr
;

1490 
	}
}

1526 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1529 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1532 i(
NewS
 !
DISABLE
)

1534 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1538 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1540 
	}
}

1558 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1561 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 i(
NewS
 !
DISABLE
)

1566 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1570 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1572 
	}
}

1586 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1589 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1592 i(
NewS
 !
DISABLE
)

1594 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

1598 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

1600 
	}
}

1638 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1641 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1642 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1644 i(
NewS
 !
DISABLE
)

1646 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1650 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1652 
	}
}

1683 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1686 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1687 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1689 i(
NewS
 !
DISABLE
)

1691 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1695 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1697 
	}
}

1725 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1728 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

1729 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1731 i(
NewS
 !
DISABLE
)

1733 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

1737 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

1739 
	}
}

1754 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1757 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1758 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1760 i(
NewS
 !
DISABLE
)

1762 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

1766 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

1768 
	}
}

1779 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1782 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1783 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1785 i(
NewS
 !
DISABLE
)

1787 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

1791 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

1793 
	}
}

1828 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1831 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1832 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1833 i(
NewS
 !
DISABLE
)

1835 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1839 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1841 
	}
}

1869 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1872 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

1873 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1874 i(
NewS
 !
DISABLE
)

1876 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1880 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1882 
	}
}

1918 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1921 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

1922 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1923 i(
NewS
 !
DISABLE
)

1925 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

1929 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

1931 
	}
}

1950 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1953 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1954 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1955 i(
NewS
 !
DISABLE
)

1957 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

1961 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

1963 
	}
}

1978 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1981 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1982 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1983 i(
NewS
 !
DISABLE
)

1985 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

1989 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

1991 
	}
}

2030 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2033 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2034 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2035 i(
NewS
 !
DISABLE
)

2037 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

2041 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

2043 
	}
}

2075 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2078 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2079 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2080 i(
NewS
 !
DISABLE
)

2082 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

2086 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

2088 
	}
}

2099 
	$RCC_LSEModeCfig
(
ut8_t
 
Mode
)

2102 
	`as_m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2104 if(
Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2106 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2110 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2112 
	}
}

2145 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

2148 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

2149 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2150 i(
NewS
 !
DISABLE
)

2153 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2158 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

2160 
	}
}

2182 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

2184 
ut32_t
 
tmp
 = 0;

2185 
ut32_t
 
ueg
 = 0;

2186 
FgStus
 
bus
 = 
RESET
;

2189 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2192 
tmp
 = 
RCC_FLAG
 >> 5;

2193 i(
tmp
 == 1)

2195 
ueg
 = 
RCC
->
CR
;

2197 i(
tmp
 == 2)

2199 
ueg
 = 
RCC
->
BDCR
;

2203 
ueg
 = 
RCC
->
CSR
;

2207 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2208 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

2210 
bus
 = 
SET
;

2214 
bus
 = 
RESET
;

2217  
bus
;

2218 
	}
}

2227 
	$RCC_CˬFg
()

2230 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2231 
	}
}

2247 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

2249 
ITStus
 
bus
 = 
RESET
;

2252 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2255 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

2257 
bus
 = 
SET
;

2261 
bus
 = 
RESET
;

2264  
bus
;

2265 
	}
}

2281 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

2284 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2288 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2289 
	}
}

	@stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
|| \

	)

69 ((
HSE
=
RCC_HSE_Byss
))

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
|| \

	)

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

88 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

90 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
|| \

	)

91 ((
SOURCE
=
RCC_PLLSour_HSE
))

92 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

93 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

94 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

95 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

97 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

98 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

99 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((VALUE<63)

	)

101 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

102 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

103 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

104 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

106 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

107 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

109 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

110 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

111 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

112 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

113 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
||\

	)

114 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

115 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

116 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

125 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

126 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

127 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

128 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
|| \

	)

129 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

130 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

138 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

139 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

140 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

141 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

142 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

143 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

144 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

145 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

146 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

147 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
|| \

	)

148 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

149 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

150 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

151 ((
HCLK
=
RCC_SYSCLK_Div512
))

159 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

160 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

161 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

162 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

163 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

164 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
|| \

	)

165 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

166 ((
PCLK
=
RCC_HCLK_Div16
))

174 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

175 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

176 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

177 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

178 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

179 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

180 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

181 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

183 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

184 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
|| \

	)

185 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

186 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

187 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

188 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

197 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

198 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

199 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

200 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
|| \

	)

201 ((
LSE
=
RCC_LSE_Byss
))

209 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

210 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

211 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

212 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

213 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

214 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

215 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

216 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

217 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

218 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

219 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

220 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

221 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

222 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

223 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

224 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

225 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

226 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

227 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

228 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

229 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

230 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

231 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

232 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

233 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

234 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

235 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

236 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

237 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

238 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

239 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

240 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

241 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
|| \

	)

242 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

243 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

244 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

245 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

246 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

247 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

248 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

249 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

250 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

251 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

252 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

253 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

254 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

255 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

256 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

257 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

258 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

259 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

260 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

261 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

262 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

263 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

264 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

265 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

266 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

267 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

268 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

269 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

270 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

271 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

272 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

280 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

281 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

283 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

291 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

292 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

293 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

295 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
||\

	)

296 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

297 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

305 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

306 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

307 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

309 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
||\

	)

310 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

311 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

319 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

320 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

322 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

330 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

331 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

332 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

333 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

334 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

335 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

336 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

337 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

338 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

339 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

340 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

341 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

342 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

343 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

344 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

345 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

346 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

347 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

348 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

349 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

350 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

351 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

352 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

353 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

354 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

355 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

356 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

358 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x810BE800=0x00&& ((PERIPH!0x00))

	)

359 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xDD1FE800=0x00&& ((PERIPH!0x00))

	)

360 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x81106800=0x00&& ((PERIPH!0x00))

	)

369 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

370 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

371 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

372 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

373 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

374 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

382 #i
defed
 (
STM32F40_41xxx
)

383 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

386 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

387 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

390 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

398 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

399 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

400 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

401 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

402 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

403 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

404 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

405 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

406 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

407 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

408 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

409 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

410 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

411 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

412 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

413 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

414 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

415 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

416 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

417 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

418 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

419 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

420 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

421 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

422 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

423 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x09013600=0x00&& ((PERIPH!0x00))

	)

431 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

432 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

433 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

434 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

435 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

436 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

437 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

438 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

439 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

440 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

441 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

442 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

443 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

444 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

445 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

446 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

447 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

448 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

449 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

451 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFB8880CC=0x00&& ((PERIPH!0x00))

	)

452 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xFB8886CC=0x00&& ((PERIPH!0x00))

	)

461 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

462 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

463 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

464 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

465 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

466 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

467 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

468 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

469 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

470 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
|| \

	)

471 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

473 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
|| \

	)

474 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

475 ((
DIV
=
RCC_MCO1Div_5
))

483 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

484 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

485 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

486 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

487 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

488 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

489 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

490 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

491 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

492 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

	)

493 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

495 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
|| \

	)

496 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

497 ((
DIV
=
RCC_MCO2Div_5
))

505 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

506 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

507 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

508 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

509 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

510 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

511 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

512 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

513 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

514 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

515 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

516 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

517 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

518 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

520 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
|| \

	)

521 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

522 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

523 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

524 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

525 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

526 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

528 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

541 
RCC_DeIn
();

544 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

545 
EStus
 
RCC_WaFHSESUp
();

546 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

547 
RCC_HSICmd
(
FuniڮS
 
NewS
);

548 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

549 
RCC_LSICmd
(
FuniڮS
 
NewS
);

550 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

551 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

553 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

554 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

555 #i
defed
 (
STM32F411xE
)

556 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

557 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

558 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

562 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

563 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

564 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

565 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

566 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

567 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

570 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

571 
ut8_t
 
RCC_GSYSCLKSour
();

572 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

573 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

574 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

575 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

578 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

579 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

580 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

581 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

582 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

583 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

584 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

585 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

586 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

587 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

589 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

590 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

591 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

592 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

593 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

595 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

596 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

597 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

598 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

599 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

601 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

602 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

603 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

604 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

605 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

607 
RCC_LSEModeCfig
(
ut8_t
 
Mode
);

610 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

611 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

612 
RCC_CˬFg
();

613 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

614 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

616 #ifde
__lulus


	@stm32f4xx_rng.c

56 
	~"m32f4xx_g.h
"

57 
	~"m32f4xx_rcc.h
"

99 
	$RNG_DeIn
()

102 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

105 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

106 
	}
}

114 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

117 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

119 i(
NewS
 !
DISABLE
)

122 
RNG
->
CR
 |
RNG_CR_RNGEN
;

127 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

129 
	}
}

176 
ut32_t
 
	$RNG_GRdomNumb
()

179  
RNG
->
DR
;

180 
	}
}

267 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
RNG
->
CR
 |
RNG_CR_IE
;

280 
RNG
->
CR
 &~
RNG_CR_IE
;

282 
	}
}

293 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

295 
FgStus
 
bus
 = 
RESET
;

297 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

300 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

303 
bus
 = 
SET
;

308 
bus
 = 
RESET
;

311  
bus
;

312 
	}
}

326 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

329 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

331 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

332 
	}
}

342 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

344 
ITStus
 
bus
 = 
RESET
;

346 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

349 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

352 
bus
 = 
SET
;

357 
bus
 = 
RESET
;

360  
bus
;

361 
	}
}

372 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

375 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

378 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

379 
	}
}

	@stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
|| \

	)

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
|| \

	)

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

106 #ifde
__lulus


	@stm32f4xx_rtc.c

285 
	~"m32f4xx_c.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

305 
	gRTC_FLAG_ALRBF
 | 
	gRTC_FLAG_ALRAF
 | 
	gRTC_FLAG_INITF
 | \

306 
	gRTC_FLAG_RSF
 | 
	gRTC_FLAG_INITS
 | 
	gRTC_FLAG_WUTWF
 | \

307 
	gRTC_FLAG_ALRBWF
 | 
	gRTC_FLAG_ALRAWF
 | 
	gRTC_FLAG_TAMP1F
 | \

308 
	gRTC_FLAG_RECALPF
 | 
	gRTC_FLAG_SHPF
))

310 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

318 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

319 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

375 
EStus
 
	$RTC_DeIn
()

377 
__IO
 
ut32_t
 
wutcou
 = 0x00;

378 
ut32_t
 
wutwfus
 = 0x00;

379 
EStus
 
us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i(
	`RTC_EInMode
(=
ERROR
)

388 
us
 = 
ERROR
;

393 
RTC
->
TR
 = (
ut32_t
)0x00000000;

394 
RTC
->
DR
 = (
ut32_t
)0x00002101;

396 
RTC
->
CR
 &(
ut32_t
)0x00000007;

401 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou
++;

403 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

405 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

407 
us
 = 
ERROR
;

412 
RTC
->
CR
 &(
ut32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

419 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

424 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaFSynchro
(=
ERROR
)

431 
us
 = 
ERROR
;

435 
us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
us
;

444 
	}
}

457 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

459 
EStus
 
us
 = 
ERROR
;

462 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

463 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

464 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i(
	`RTC_EInMode
(=
ERROR
)

473 
us
 = 
ERROR
;

478 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

483 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

484 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

487 
	`RTC_ExInMode
();

489 
us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
us
;

495 
	}
}

503 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

506 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

509 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

512 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
EStus
 
	$RTC_EInMode
()

554 
__IO
 
ut32_t
 
cou
 = 0x00;

555 
EStus
 
us
 = 
ERROR
;

556 
ut32_t
 
us
 = 0x00;

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

562 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

567 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
cou
++;

569 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

571 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

573 
us
 = 
SUCCESS
;

577 
us
 = 
ERROR
;

582 
us
 = 
SUCCESS
;

585  (
us
);

586 
	}
}

597 
	$RTC_ExInMode
()

600 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
EStus
 
	$RTC_WaFSynchro
()

621 
__IO
 
ut32_t
 
synchrocou
 = 0;

622 
EStus
 
us
 = 
ERROR
;

623 
ut32_t
 
synchrous
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

635 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou
++;

637 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

639 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

641 
us
 = 
SUCCESS
;

645 
us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
us
);

652 
	}
}

662 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

664 
EStus
 
us
 = 
ERROR
;

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i(
	`RTC_EInMode
(=
ERROR
)

676 
us
 = 
ERROR
;

680 i(
NewS
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExInMode
();

693 
us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
us
;

700 
	}
}

710 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

713 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i(
NewS
 !
DISABLE
)

722 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

767 
ut32_t
 
tmeg
 = 0;

768 
EStus
 
us
 = 
ERROR
;

771 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

773 i(
RTC_Fm
 =
RTC_Fm_BIN
)

775 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

777 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

778 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

782 
RTC_TimeSu
->
RTC_H12
 = 0x00;

783 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

785 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

786 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

790 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

792 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

793 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

794 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

798 
RTC_TimeSu
->
RTC_H12
 = 0x00;

799 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

801 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

802 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

806 i(
RTC_Fm
 !
RTC_Fm_BIN
)

808 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

809 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

810 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

811 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

815 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

816 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

817 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

818 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i(
	`RTC_EInMode
(=
ERROR
)

828 
us
 = 
ERROR
;

833 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExInMode
();

839 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

841 if(
	`RTC_WaFSynchro
(=
ERROR
)

843 
us
 = 
ERROR
;

847 
us
 = 
SUCCESS
;

852 
us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
us
;

859 
	}
}

868 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

871 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSu
->
RTC_Hours
 = 0;

873 
RTC_TimeSu
->
RTC_Mus
 = 0;

874 
RTC_TimeSu
->
RTC_Secds
 = 0;

875 
	}
}

887 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

889 
ut32_t
 
tmeg
 = 0;

892 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

895 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

904 i(
RTC_Fm
 =
RTC_Fm_BIN
)

907 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
ut32_t
 
	$RTC_GSubSecd
()

922 
ut32_t
 
tmeg
 = 0;

925 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

928 ((
RTC
->
DR
);

930  (
tmeg
);

931 
	}
}

945 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

947 
ut32_t
 
tmeg
 = 0;

948 
EStus
 
us
 = 
ERROR
;

951 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

953 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

955 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

957 i(
RTC_Fm
 =
RTC_Fm_BIN
)

959 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

960 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

961 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

965 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

966 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

967 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

968 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

969 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

971 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

974 i(
RTC_Fm
 !
RTC_Fm_BIN
)

976 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

977 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

978 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

979 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

983 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

984 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

985 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

986 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i(
	`RTC_EInMode
(=
ERROR
)

996 
us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExInMode
();

1007 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

1009 if(
	`RTC_WaFSynchro
(=
ERROR
)

1011 
us
 = 
ERROR
;

1015 
us
 = 
SUCCESS
;

1020 
us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
us
;

1027 
	}
}

1036 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1039 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1040 
RTC_DeSu
->
RTC_De
 = 1;

1041 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1042 
RTC_DeSu
->
RTC_Yr
 = 0;

1043 
	}
}

1055 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1057 
ut32_t
 
tmeg
 = 0;

1060 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1063 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1072 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1075 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1076 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1077 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1117 
ut32_t
 
tmeg
 = 0;

1120 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1121 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1122 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1123 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1125 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1127 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1129 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1130 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1134 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1135 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1137 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1138 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1140 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1146 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1151 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1153 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1154 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1155 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1159 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1160 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1163 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1164 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1166 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1168 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1169 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1173 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1174 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1179 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1181 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1182 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1183 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1184 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1185 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1186 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1187 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1191 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1192 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1193 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1194 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1195 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1196 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1197 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i(
RTC_Arm
 =
RTC_Arm_A
)

1207 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1211 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1229 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1231 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1232 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1235 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1236 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1239 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1240 
	}
}

1256 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1258 
ut32_t
 
tmeg
 = 0;

1261 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1262 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1265 i(
RTC_Arm
 =
RTC_Arm_A
)

1267 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1271 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1286 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1288 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1289 
RTC_ArmTime
.
RTC_Hours
);

1290 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1291 
RTC_ArmTime
.
RTC_Mus
);

1292 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1293 
RTC_ArmTime
.
RTC_Secds
);

1294 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1312 
__IO
 
ut32_t
 
mcou
 = 0x00;

1313 
ut32_t
 
mus
 = 0x00;

1314 
EStus
 
us
 = 
ERROR
;

1317 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i(
NewS
 !
DISABLE
)

1327 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1329 
us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1339 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1340 
mcou
++;

1341 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1343 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1345 
us
 = 
ERROR
;

1349 
us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
us
;

1357 
	}
}

1404 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1406 
ut32_t
 
tmeg
 = 0;

1409 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1410 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1411 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1420 i(
RTC_Arm
 =
RTC_Arm_A
)

1423 
RTC
->
ALRMASSR
 = 
tmeg
;

1428 
RTC
->
ALRMBSSR
 = 
tmeg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1447 
ut32_t
 
tmeg
 = 0;

1450 i(
RTC_Arm
 =
RTC_Arm_A
)

1452 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1456 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1459  (
tmeg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1524 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
ut32_t
 
	$RTC_GWakeUpCou
()

1545  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1556 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1557 
ut32_t
 
wutwfus
 = 0x00;

1558 
EStus
 
us
 = 
ERROR
;

1561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i(
NewS
 !
DISABLE
)

1570 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1571 
us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1580 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou
++;

1582 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1584 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1586 
us
 = 
ERROR
;

1590 
us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
us
;

1598 
	}
}

1631 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1634 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1635 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
ut32_t
 
	$RTC_GSteOti
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1700 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1701 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1753 
EStus
 
us
 = 
ERROR
;

1756 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1757 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i(
	`RTC_EInMode
(=
ERROR
)

1766 
us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1773 
	`RTC_ExInMode
();

1775 
us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
us
;

1782 
	}
}

1792 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1794 
EStus
 
us
 = 
ERROR
;

1797 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i(
	`RTC_EInMode
(=
ERROR
)

1806 
us
 = 
ERROR
;

1810 i(
NewS
 !
DISABLE
)

1813 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExInMode
();

1823 
us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
us
;

1830 
	}
}

1838 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i(
NewS
 !
DISABLE
)

1850 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1873 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1907 
ut32_t
 
RTC_SmohCibPlusPuls
,

1908 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1910 
EStus
 
us
 = 
ERROR
;

1911 
ut32_t
 
fcou
 = 0;

1914 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1915 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1916 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1928 
fcou
++;

1933 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1936 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1938 
us
 = 
SUCCESS
;

1942 
us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
EStus
)(
us
);

1949 
	}
}

1982 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1984 
ut32_t
 
tmeg
 = 0;

1987 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1991 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i(
NewS
 !
DISABLE
)

1996 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

2000 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2027 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2029 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2032 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2035 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2046 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2051 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2054 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2073  (
ut32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2108 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2109 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2111 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2114 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2119 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2121 
	}
}

2131 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2134 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2137 i(
NewS
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2145 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2147 
	}
}

2162 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2165 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2168 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2172 
	}
}

2196 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2199 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2202 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2206 
	}
}

2219 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2222 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2225 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2229 
	}
}

2239 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2244 i(
NewS
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2267 i(
NewS
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2305 
__IO
 
ut32_t
 
tmp
 = 0;

2308 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2315 
	}
}

2324 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2326 
__IO
 
ut32_t
 
tmp
 = 0;

2329 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
ut32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2366 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2368 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2370 
	}
}

2380 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2383 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2385 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2387 
	}
}

2399 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2402 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2404 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2406 
	}
}

2437 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2439 
EStus
 
us
 = 
ERROR
;

2440 
ut32_t
 
shpfcou
 = 0;

2443 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2444 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2456 
shpfcou
++;

2461 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2467 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2469 if(
	`RTC_WaFSynchro
(=
ERROR
)

2471 
us
 = 
ERROR
;

2475 
us
 = 
SUCCESS
;

2480 
us
 = 
ERROR
;

2485 
us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
EStus
)(
us
);

2492 
	}
}

2557 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2560 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i(
NewS
 !
DISABLE
)

2570 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2605 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2607 
FgStus
 
bus
 = 
RESET
;

2608 
ut32_t
 
tmeg
 = 0;

2611 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2614 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2617 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2619 
bus
 = 
SET
;

2623 
bus
 = 
RESET
;

2625  
bus
;

2626 
	}
}

2641 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2644 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2647 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2648 
	}
}

2661 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2663 
ITStus
 
bus
 = 
RESET
;

2664 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2667 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2670 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2673 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)));

2676 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2679 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2681 
bus
 = 
SET
;

2685 
bus
 = 
RESET
;

2687  
bus
;

2688 
	}
}

2701 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2703 
ut32_t
 
tmeg
 = 0;

2706 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2709 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2712 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2713 
	}
}

2724 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2726 
ut8_t
 
bcdhigh
 = 0;

2728 
Vue
 >= 10)

2730 
bcdhigh
++;

2731 
Vue
 -= 10;

2734  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2735 
	}
}

2742 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2744 
ut8_t
 
tmp
 = 0;

2745 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2746  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2747 
	}
}

	@stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
|| \

	)

136 ((
FORMAT
=
RTC_HourFm_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
|| \

	)

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
|| \

	)

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
|| \

	)

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
|| \

	)

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
|| \

	)

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
|| \

	)

417 ((
POL
=
RTC_OuutPެy_Low
))

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
|| \

	)

429 ((
SIGN
=
RTC_CibSign_Negive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
|| \

	)

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
|| \

	)

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
|| \

	)

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
|| \

	)

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
|| \

	)

499 ((
OPERATION
=
RTC_SteOti_S
))

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
|| \

	)

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
|| \

	)

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
|| \

	)

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
|| \

	)

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

604 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

605 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
|| \

	)

607 ((
PIN
=
RTC_TamrP_PI8
))

615 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

616 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
|| \

	)

618 ((
PIN
=
RTC_TimeSmpP_PI8
))

626 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

627 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
|| \

	)

629 ((
TYPE
=
RTC_OuutTy_PushPu
))

638 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

639 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
|| \

	)

641 ((
SEL
=
RTC_ShiAdd1S_S
))

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
|| \

	)

680 ((
BKP
=
RTC_BKP_DR1
) || \

681 ((
BKP
=
RTC_BKP_DR2
) || \

682 ((
BKP
=
RTC_BKP_DR3
) || \

683 ((
BKP
=
RTC_BKP_DR4
) || \

684 ((
BKP
=
RTC_BKP_DR5
) || \

685 ((
BKP
=
RTC_BKP_DR6
) || \

686 ((
BKP
=
RTC_BKP_DR7
) || \

687 ((
BKP
=
RTC_BKP_DR8
) || \

688 ((
BKP
=
RTC_BKP_DR9
) || \

689 ((
BKP
=
RTC_BKP_DR10
) || \

690 ((
BKP
=
RTC_BKP_DR11
) || \

691 ((
BKP
=
RTC_BKP_DR12
) || \

692 ((
BKP
=
RTC_BKP_DR13
) || \

693 ((
BKP
=
RTC_BKP_DR14
) || \

694 ((
BKP
=
RTC_BKP_DR15
) || \

695 ((
BKP
=
RTC_BKP_DR16
) || \

696 ((
BKP
=
RTC_BKP_DR17
) || \

697 ((
BKP
=
RTC_BKP_DR18
) || \

698 ((
BKP
=
RTC_BKP_DR19
))

706 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

707 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
|| \

	)

732 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

734 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
=
RTC_FLAG_SHPF
))

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

751 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
|| \

	)

755 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

756 ((
IT
=
RTC_IT_TAMP1
))

757 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

766 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

767 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

781 
EStus
 
RTC_DeIn
();

784 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

785 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

786 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

787 
EStus
 
RTC_EInMode
();

788 
RTC_ExInMode
();

789 
EStus
 
RTC_WaFSynchro
();

790 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

791 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

795 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

796 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

797 
ut32_t
 
RTC_GSubSecd
();

798 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

799 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

800 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

803 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

804 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

805 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

806 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

807 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

808 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

811 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

812 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

813 
ut32_t
 
RTC_GWakeUpCou
();

814 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

817 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

818 
ut32_t
 
RTC_GSteOti
();

821 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

824 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

825 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

826 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

827 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

828 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

829 
ut32_t
 
RTC_SmohCibPlusPuls
,

830 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

833 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

834 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

835 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

836 
ut32_t
 
RTC_GTimeSmpSubSecd
();

839 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

840 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

841 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

842 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

843 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

844 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

845 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

848 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

849 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

853 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

854 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

855 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

858 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

861 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

862 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

863 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

864 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

865 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

867 #ifde
__lulus


	@stm32f4xx_sai.c

126 
	~"m32f4xx_i.h
"

127 
	~"m32f4xx_rcc.h
"

142 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFF07C010)

	)

143 
	#FRCR_CLEAR_MASK
 ((
ut32_t
)0xFFF88000)

	)

144 
	#SLOTR_CLEAR_MASK
 ((
ut32_t
)0x0000F020)

	)

182 
	$SAI_DeIn
(
SAI_TyDef
* 
SAIx
)

185 
	`as_m
(
	`IS_SAI_PERIPH
(
SAIx
));

188 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
ENABLE
);

190 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
DISABLE
);

191 
	}
}

205 
	$SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
)

207 
ut32_t
 
tmeg
 = 0;

210 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

213 
	`as_m
(
	`IS_SAI_BLOCK_MODE
(
SAI_InSu
->
SAI_AudioMode
));

214 
	`as_m
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InSu
->
SAI_Proc
));

215 
	`as_m
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InSu
->
SAI_DaSize
));

216 
	`as_m
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InSu
->
SAI_FB
));

217 
	`as_m
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InSu
->
SAI_ClockSobg
));

218 
	`as_m
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InSu
->
SAI_Synchro
));

219 
	`as_m
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InSu
->
SAI_OUTDRIV
));

220 
	`as_m
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InSu
->
SAI_NoDivid
));

221 
	`as_m
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InSu
->
SAI_MaDivid
));

222 
	`as_m
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InSu
->
SAI_FIFOThshd
));

226 
tmeg
 = 
SAI_Block_x
->
CR1
;

228 
tmeg
 &
CR1_CLEAR_MASK
;

240 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_AudioMode
 | SAI_InSu->
SAI_Proc
 |

241 
SAI_InSu
->
SAI_DaSize
 | SAI_InSu->
SAI_FB
 |

242 
SAI_InSu
->
SAI_ClockSobg
 | SAI_InSu->
SAI_Synchro
 |

243 
SAI_InSu
->
SAI_OUTDRIV
 | SAI_InSu->
SAI_NoDivid
 |

244 (
ut32_t
)((
SAI_InSu
->
SAI_MaDivid
) << 20));

246 
SAI_Block_x
->
CR1
 = 
tmeg
;

250 
tmeg
 = 
SAI_Block_x
->
CR2
;

252 
tmeg
 &~(
SAI_xCR2_FTH
);

255 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_FIFOThshd
);

257 
SAI_Block_x
->
CR2
 = 
tmeg
;

258 
	}
}

272 
	$SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

274 
ut32_t
 
tmeg
 = 0;

277 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

280 
	`as_m
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FmeInSu
->
SAI_FmeLgth
));

281 
	`as_m
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FmeInSu
->
SAI_AiveFmeLgth
));

282 
	`as_m
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FmeInSu
->
SAI_FSDefi
));

283 
	`as_m
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FmeInSu
->
SAI_FSPެy
));

284 
	`as_m
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FmeInSu
->
SAI_FSOfft
));

288 
tmeg
 = 
SAI_Block_x
->
FRCR
;

290 
tmeg
 &
FRCR_CLEAR_MASK
;

298 
tmeg
 |(
ut32_t
)((ut32_t)(
SAI_FmeInSu
->
SAI_FmeLgth
 - 1) |

299 
SAI_FmeInSu
->
SAI_FSOfft
 |

300 
SAI_FmeInSu
->
SAI_FSDefi
 |

301 
SAI_FmeInSu
->
SAI_FSPެy
 |

302 (
ut32_t
)((
SAI_FmeInSu
->
SAI_AiveFmeLgth
 - 1) << 8));

305 
SAI_Block_x
->
FRCR
 = 
tmeg
;

306 
	}
}

320 
	$SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
)

322 
ut32_t
 
tmeg
 = 0;

325 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

328 
	`as_m
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlInSu
->
SAI_FBOfft
));

329 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlInSu
->
SAI_SlSize
));

330 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlInSu
->
SAI_SlNumb
));

331 
	`as_m
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlInSu
->
SAI_SlAive
));

335 
tmeg
 = 
SAI_Block_x
->
SLOTR
;

337 
tmeg
 &
SLOTR_CLEAR_MASK
;

344 
tmeg
 |(
ut32_t
)(
SAI_SlInSu
->
SAI_FBOfft
 |

345 
SAI_SlInSu
->
SAI_SlSize
 |

346 
SAI_SlInSu
->
SAI_SlAive
 |

347 (
ut32_t
)((
SAI_SlInSu
->
SAI_SlNumb
 - 1) << 8));

350 
SAI_Block_x
->
SLOTR
 = 
tmeg
;

351 
	}
}

359 
	$SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
)

363 
SAI_InSu
->
SAI_AudioMode
 = 
SAI_Mode_MaTx
;

365 
SAI_InSu
->
SAI_Proc
 = 
SAI_Fe_Proc
;

367 
SAI_InSu
->
SAI_DaSize
 = 
SAI_DaSize_8b
;

369 
SAI_InSu
->
SAI_FB
 = 
SAI_FB_MSB
;

371 
SAI_InSu
->
SAI_ClockSobg
 = 
SAI_ClockSobg_FlgEdge
;

373 
SAI_InSu
->
SAI_Synchro
 = 
SAI_Asynchrous
;

375 
SAI_InSu
->
SAI_OUTDRIV
 = 
SAI_OuutDrive_Dibd
;

377 
SAI_InSu
->
SAI_NoDivid
 = 
SAI_MaDivid_Ebd
;

379 
SAI_InSu
->
SAI_MaDivid
 = 0;

381 
SAI_InSu
->
SAI_FIFOThshd
 = 
SAI_Thshd_FIFOEmy
;

382 
	}
}

390 
	$SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

394 
SAI_FmeInSu
->
SAI_FmeLgth
 = 8;

396 
SAI_FmeInSu
->
SAI_AiveFmeLgth
 = 1;

398 
SAI_FmeInSu
->
SAI_FSDefi
 = 
SAI_FS_SFme
;

400 
SAI_FmeInSu
->
SAI_FSPެy
 = 
SAI_FS_AiveLow
;

402 
SAI_FmeInSu
->
SAI_FSOfft
 = 
SAI_FS_FB
;

403 
	}
}

411 
	$SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
)

415 
SAI_SlInSu
->
SAI_FBOfft
 = 0;

417 
SAI_SlInSu
->
SAI_SlSize
 = 
SAI_SlSize_DaSize
;

419 
SAI_SlInSu
->
SAI_SlNumb
 = 1;

421 
SAI_SlInSu
->
SAI_SlAive
 = 
SAI_Sl_NAive
;

423 
	}
}

432 
	$SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

435 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

436 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

437 i(
NewS
 !
DISABLE
)

440 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

445 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

447 
	}
}

461 
	$SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
)

464 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

465 
	`as_m
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_MoMode
));

467 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

469 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

470 
	}
}

484 
	$SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
)

487 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

488 
	`as_m
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRIS
));

490 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

492 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

494 
	}
}

512 
	$SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
)

515 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

516 
	`as_m
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_ComndgMode
));

518 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

520 
SAI_Block_x
->
CR2
 |
SAI_ComndgMode
;

521 
	}
}

536 
	$SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

539 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

540 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

549 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

551 
	}
}

567 
	$SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
)

570 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

571 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuVue
));

574 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

576 
SAI_Block_x
->
CR2
 |
SAI_MuVue
;

577 
	}
}

589 
	$SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
)

592 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

593 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuCou
));

596 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

598 
SAI_Block_x
->
CR2
 |(
SAI_MuCou
 << 7);

599 
	}
}

612 
	$SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
)

615 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

618 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

619 
	}
}

654 
ut32_t
 
	$SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
)

657 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

660  
SAI_Block_x
->
DR
;

661 
	}
}

670 
	$SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
)

673 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

676 
SAI_Block_x
->
DR
 = 
Da
;

677 
	}
}

702 
	$SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

705 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

706 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

708 i(
NewS
 !
DISABLE
)

711 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

716 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

718 
	}
}

846 
	$SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
)

849 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

850 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

851 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

853 i(
NewS
 !
DISABLE
)

856 
SAI_Block_x
->
IMR
 |
SAI_IT
;

861 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

863 
	}
}

879 
FgStus
 
	$SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

881 
FgStus
 
bus
 = 
RESET
;

884 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

885 
	`as_m
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

888 i((
SAI_Block_x
->
SR
 & 
SAI_FLAG
!(
ut32_t
)
RESET
)

891 
bus
 = 
SET
;

896 
bus
 = 
RESET
;

899  
bus
;

900 
	}
}

922 
	$SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

925 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

926 
	`as_m
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

929 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

930 
	}
}

947 
ITStus
 
	$SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

949 
ITStus
 
bus
 = 
RESET
;

950 
ut32_t
 
abˡus
 = 0;

953 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

954 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

957 
abˡus
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

960 i(((
SAI_Block_x
->
SR
 & 
SAI_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

963 
bus
 = 
SET
;

968 
bus
 = 
RESET
;

971  
bus
;

972 
	}
}

994 
	$SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

997 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

998 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1001 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1002 
	}
}

1016 
FuniڮS
 
	$SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1018 
FuniڮS
 
e
 = 
DISABLE
;

1021 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1022 i((
SAI_Block_x
->
CR1
 & (
ut32_t
)
SAI_xCR1_SAIEN
) != 0)

1025 
e
 = 
ENABLE
;

1031 
e
 = 
DISABLE
;

1033  
e
;

1034 
	}
}

1049 
ut32_t
 
	$SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1051 
ut32_t
 
tmeg
 = 0;

1054 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1057 
tmeg
 = (
ut32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1059  
tmeg
;

1060 
	}
}

	@stm32f4xx_sai.h

30 #ide
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
SAI_AudioMode
;

59 
ut32_t
 
SAI_Proc
;

62 
ut32_t
 
SAI_DaSize
;

66 
ut32_t
 
SAI_FB
;

70 
ut32_t
 
SAI_ClockSobg
;

73 
ut32_t
 
SAI_Synchro
;

76 
ut32_t
 
SAI_OUTDRIV
;

81 
ut32_t
 
SAI_NoDivid
;

84 
ut32_t
 
SAI_MaDivid
;

88 
ut32_t
 
SAI_FIFOThshd
;

90 }
	tSAI_InTyDef
;

99 
ut32_t
 
SAI_FmeLgth
;

107 
ut32_t
 
SAI_AiveFmeLgth
;

113 
ut32_t
 
SAI_FSDefi
;

117 
ut32_t
 
SAI_FSPެy
;

121 
ut32_t
 
SAI_FSOfft
;

125 }
	tSAI_FmeInTyDef
;

133 
ut32_t
 
SAI_FBOfft
;

137 
ut32_t
 
SAI_SlSize
;

141 
ut32_t
 
SAI_SlNumb
;

145 
ut32_t
 
SAI_SlAive
;

148 }
	tSAI_SlInTyDef
;

156 
	#IS_SAI_PERIPH
(
PERIPH
((PERIPH=
SAI1
)

	)

158 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
|| \

	)

159 ((
PERIPH
=
SAI1_Block_B
))

165 
	#SAI_Mode_MaTx
 ((
ut32_t
)0x00000000)

	)

166 
	#SAI_Mode_MaRx
 ((
ut32_t
)0x00000001)

	)

167 
	#SAI_Mode_SveTx
 ((
ut32_t
)0x00000002)

	)

168 
	#SAI_Mode_SveRx
 ((
ut32_t
)0x00000003)

	)

169 
	#IS_SAI_BLOCK_MODE
(
MODE
(((MODE=
SAI_Mode_MaTx
|| \

	)

170 ((
MODE
=
SAI_Mode_MaRx
) || \

171 ((
MODE
=
SAI_Mode_SveTx
) || \

172 ((
MODE
=
SAI_Mode_SveRx
))

181 
	#SAI_Fe_Proc
 ((
ut32_t
)0x00000000)

	)

182 
	#SAI_SPDIF_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_0
)

	)

183 
	#SAI_AC97_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_1
)

	)

184 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
(((PROTOCOL=
SAI_Fe_Proc
|| \

	)

185 ((
PROTOCOL
=
SAI_SPDIF_Proc
) || \

186 ((
PROTOCOL
=
SAI_AC97_Proc
))

195 
	#SAI_DaSize_8b
 ((
ut32_t
)0x00000040)

	)

196 
	#SAI_DaSize_10b
 ((
ut32_t
)0x00000060)

	)

197 
	#SAI_DaSize_16b
 ((
ut32_t
)0x00000080)

	)

198 
	#SAI_DaSize_20b
 ((
ut32_t
)0x000000A0)

	)

199 
	#SAI_DaSize_24b
 ((
ut32_t
)0x000000C0)

	)

200 
	#SAI_DaSize_32b
 ((
ut32_t
)0x000000E0)

	)

201 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
(((DATASIZE=
SAI_DaSize_8b
|| \

	)

202 ((
DATASIZE
=
SAI_DaSize_10b
) || \

203 ((
DATASIZE
=
SAI_DaSize_16b
) || \

204 ((
DATASIZE
=
SAI_DaSize_20b
) || \

205 ((
DATASIZE
=
SAI_DaSize_24b
) || \

206 ((
DATASIZE
=
SAI_DaSize_32b
))

215 
	#SAI_FB_MSB
 ((
ut32_t
)0x00000000)

	)

216 
	#SAI_FB_LSB
 ((
ut32_t
)
SAI_xCR1_LSBFIRST
)

	)

217 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
(((BIT=
SAI_FB_MSB
|| \

	)

218 ((
BIT
=
SAI_FB_LSB
))

227 
	#SAI_ClockSobg_FlgEdge
 ((
ut32_t
)0x00000000)

	)

228 
	#SAI_ClockSobg_RisgEdge
 ((
ut32_t
)
SAI_xCR1_CKSTR
)

	)

229 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
(((CLOCK=
SAI_ClockSobg_FlgEdge
|| \

	)

230 ((
CLOCK
=
SAI_ClockSobg_RisgEdge
))

239 
	#SAI_Asynchrous
 ((
ut32_t
)0x00000000)

	)

240 
	#SAI_Synchrous
 ((
ut32_t
)
SAI_xCR1_SYNCEN_0
)

	)

241 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
(((SYNCHRO=
SAI_Synchrous
|| \

	)

242 ((
SYNCHRO
=
SAI_Asynchrous
))

251 
	#SAI_OuutDrive_Dibd
 ((
ut32_t
)0x00000000)

	)

252 
	#SAI_OuutDrive_Ebd
 ((
ut32_t
)
SAI_xCR1_OUTDRIV
)

	)

253 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
(((DRIVE=
SAI_OuutDrive_Dibd
|| \

	)

254 ((
DRIVE
=
SAI_OuutDrive_Ebd
))

265 
	#SAI_MaDivid_Ebd
 ((
ut32_t
)0x00000000)

	)

266 
	#SAI_MaDivid_Dibd
 ((
ut32_t
)
SAI_xCR1_NODIV
)

	)

267 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
(((NODIVIDER=
SAI_MaDivid_Ebd
|| \

	)

268 ((
NODIVIDER
=
SAI_MaDivid_Dibd
))

277 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
((DIVIDER<15)

	)

286 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
((8 <(LENGTH)&& ((LENGTH<256))

	)

295 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
((1 <(LENGTH)&& ((LENGTH<128))

	)

305 
	#SAI_FS_SFme
 ((
ut32_t
)0x00000000)

	)

306 
	#I2S_FS_ChlIdtifiti
 ((
ut32_t
)
SAI_xFRCR_FSDEF
)

	)

307 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
(((DEFINITION=
SAI_FS_SFme
|| \

	)

308 ((
DEFINITION
=
I2S_FS_ChlIdtifiti
))

317 
	#SAI_FS_AiveLow
 ((
ut32_t
)0x00000000)

	)

318 
	#SAI_FS_AiveHigh
 ((
ut32_t
)
SAI_xFRCR_FSPO
)

	)

319 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
(((POLARITY=
SAI_FS_AiveLow
|| \

	)

320 ((
POLARITY
=
SAI_FS_AiveHigh
))

329 
	#SAI_FS_FB
 ((
ut32_t
)0x00000000)

	)

330 
	#SAI_FS_BefeFB
 ((
ut32_t
)
SAI_xFRCR_FSOFF
)

	)

331 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
(((OFFSET=
SAI_FS_FB
|| \

	)

332 ((
OFFSET
=
SAI_FS_BefeFB
))

340 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
((OFFSET<24)

	)

349 
	#SAI_SlSize_DaSize
 ((
ut32_t
)0x00000000)

	)

350 
	#SAI_SlSize_16b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

351 
	#SAI_SlSize_32b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

352 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
(((SIZE=
SAI_SlSize_DaSize
|| \

	)

353 ((
SIZE
=
SAI_SlSize_16b
) || \

354 ((
SIZE
=
SAI_SlSize_32b
))

363 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
((1 <(NUMBER)&& ((NUMBER<16))

	)

372 
	#SAI_Sl_NAive
 ((
ut32_t
)0x00000000)

	)

373 
	#SAI_SlAive_0
 ((
ut32_t
)0x00010000)

	)

374 
	#SAI_SlAive_1
 ((
ut32_t
)0x00020000)

	)

375 
	#SAI_SlAive_2
 ((
ut32_t
)0x00040000)

	)

376 
	#SAI_SlAive_3
 ((
ut32_t
)0x00080000)

	)

377 
	#SAI_SlAive_4
 ((
ut32_t
)0x00100000)

	)

378 
	#SAI_SlAive_5
 ((
ut32_t
)0x00200000)

	)

379 
	#SAI_SlAive_6
 ((
ut32_t
)0x00400000)

	)

380 
	#SAI_SlAive_7
 ((
ut32_t
)0x00800000)

	)

381 
	#SAI_SlAive_8
 ((
ut32_t
)0x01000000)

	)

382 
	#SAI_SlAive_9
 ((
ut32_t
)0x02000000)

	)

383 
	#SAI_SlAive_10
 ((
ut32_t
)0x04000000)

	)

384 
	#SAI_SlAive_11
 ((
ut32_t
)0x08000000)

	)

385 
	#SAI_SlAive_12
 ((
ut32_t
)0x10000000)

	)

386 
	#SAI_SlAive_13
 ((
ut32_t
)0x20000000)

	)

387 
	#SAI_SlAive_14
 ((
ut32_t
)0x40000000)

	)

388 
	#SAI_SlAive_15
 ((
ut32_t
)0x80000000)

	)

389 
	#SAI_SlAive_ALL
 ((
ut32_t
)0xFFFF0000)

	)

391 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
((ACTIVE!0)

	)

401 
	#SAI_MoMode
 ((
ut32_t
)
SAI_xCR1_MONO
)

	)

402 
	#SAI_SeoMode
 ((
ut32_t
)0x00000000)

	)

403 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
(((MODE=
SAI_MoMode
||\

	)

404 ((
MODE
=
SAI_SeoMode
))

413 
	#SAI_Ouut_NRd
 ((
ut32_t
)0x00000000)

	)

414 
	#SAI_Ouut_Rd
 ((
ut32_t
)
SAI_xCR2_TRIS
)

	)

415 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
(((STATE=
SAI_Ouut_NRd
||\

	)

416 ((
STATE
=
SAI_Ouut_Rd
))

425 
	#SAI_Thshd_FIFOEmy
 ((
ut32_t
)0x00000000)

	)

426 
	#SAI_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000001)

	)

427 
	#SAI_FIFOThshd_HfFu
 ((
ut32_t
)0x00000002)

	)

428 
	#SAI_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000003)

	)

429 
	#SAI_FIFOThshd_Fu
 ((
ut32_t
)0x00000004)

	)

430 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SAI_Thshd_FIFOEmy
|| \

	)

431 ((
THRESHOLD
=
SAI_FIFOThshd_1QurFu
) || \

432 ((
THRESHOLD
=
SAI_FIFOThshd_HfFu
) || \

433 ((
THRESHOLD
=
SAI_FIFOThshd_3QursFu
) || \

434 ((
THRESHOLD
=
SAI_FIFOThshd_Fu
))

443 
	#SAI_NoComndg
 ((
ut32_t
)0x00000000)

	)

444 
	#SAI_ULaw_1CPL_Comndg
 ((
ut32_t
)0x00008000)

	)

445 
	#SAI_ALaw_1CPL_Comndg
 ((
ut32_t
)0x0000C000)

	)

446 
	#SAI_ULaw_2CPL_Comndg
 ((
ut32_t
)0x0000A000)

	)

447 
	#SAI_ALaw_2CPL_Comndg
 ((
ut32_t
)0x0000E000)

	)

448 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
(((MODE=
SAI_NoComndg
|| \

	)

449 ((
MODE
=
SAI_ULaw_1CPL_Comndg
) || \

450 ((
MODE
=
SAI_ALaw_1CPL_Comndg
) || \

451 ((
MODE
=
SAI_ULaw_2CPL_Comndg
) || \

452 ((
MODE
=
SAI_ALaw_2CPL_Comndg
))

461 
	#SAI_ZoVue
 ((
ut32_t
)0x00000000)

	)

462 
	#SAI_LaStVue
 ((
ut32_t
)
SAI_xCR2_MUTEVAL
)

	)

463 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
(((VALUE=
SAI_ZoVue
|| \

	)

464 ((
VALUE
=
SAI_LaStVue
))

473 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
((COUNTER<63)

	)

483 
	#SAI_IT_OVRUDR
 ((
ut32_t
)
SAI_xIMR_OVRUDRIE
)

	)

484 
	#SAI_IT_MUTEDET
 ((
ut32_t
)
SAI_xIMR_MUTEDETIE
)

	)

485 
	#SAI_IT_WCKCFG
 ((
ut32_t
)
SAI_xIMR_WCKCFGIE
)

	)

486 
	#SAI_IT_FREQ
 ((
ut32_t
)
SAI_xIMR_FREQIE
)

	)

487 
	#SAI_IT_CNRDY
 ((
ut32_t
)
SAI_xIMR_CNRDYIE
)

	)

488 
	#SAI_IT_AFSDET
 ((
ut32_t
)
SAI_xIMR_AFSDETIE
)

	)

489 
	#SAI_IT_LFSDET
 ((
ut32_t
)
SAI_xIMR_LFSDETIE
)

	)

491 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
(((IT=
SAI_IT_OVRUDR
|| \

	)

492 ((
IT
=
SAI_IT_MUTEDET
) || \

493 ((
IT
=
SAI_IT_WCKCFG
) || \

494 ((
IT
=
SAI_IT_FREQ
) || \

495 ((
IT
=
SAI_IT_CNRDY
) || \

496 ((
IT
=
SAI_IT_AFSDET
) || \

497 ((
IT
=
SAI_IT_LFSDET
))

506 
	#SAI_FLAG_OVRUDR
 ((
ut32_t
)
SAI_xSR_OVRUDR
)

	)

507 
	#SAI_FLAG_MUTEDET
 ((
ut32_t
)
SAI_xSR_MUTEDET
)

	)

508 
	#SAI_FLAG_WCKCFG
 ((
ut32_t
)
SAI_xSR_WCKCFG
)

	)

509 
	#SAI_FLAG_FREQ
 ((
ut32_t
)
SAI_xSR_FREQ
)

	)

510 
	#SAI_FLAG_CNRDY
 ((
ut32_t
)
SAI_xSR_CNRDY
)

	)

511 
	#SAI_FLAG_AFSDET
 ((
ut32_t
)
SAI_xSR_AFSDET
)

	)

512 
	#SAI_FLAG_LFSDET
 ((
ut32_t
)
SAI_xSR_LFSDET
)

	)

514 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

515 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

516 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

517 ((
FLAG
=
SAI_FLAG_FREQ
) || \

518 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

519 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

520 ((
FLAG
=
SAI_FLAG_LFSDET
))

522 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

523 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

524 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

525 ((
FLAG
=
SAI_FLAG_FREQ
) || \

526 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

527 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

528 ((
FLAG
=
SAI_FLAG_LFSDET
))

536 
	#SAI_FIFOStus_Emy
 ((
ut32_t
)0x00000000)

	)

537 
	#SAI_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00010000)

	)

538 
	#SAI_FIFOStus_1QurFu
 ((
ut32_t
)0x00020000)

	)

539 
	#SAI_FIFOStus_HfFu
 ((
ut32_t
)0x00030000)

	)

540 
	#SAI_FIFOStus_3QursFu
 ((
ut32_t
)0x00040000)

	)

541 
	#SAI_FIFOStus_Fu
 ((
ut32_t
)0x00050000)

	)

543 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
(((STATUS=
SAI_FIFOStus_Less1QurFu
 ) || \

	)

544 ((
STATUS
=
SAI_FIFOStus_HfFu
) || \

545 ((
STATUS
=
SAI_FIFOStus_1QurFu
) || \

546 ((
STATUS
=
SAI_FIFOStus_3QursFu
) || \

547 ((
STATUS
=
SAI_FIFOStus_Fu
) || \

548 ((
STATUS
=
SAI_FIFOStus_Emy
))

562 
SAI_DeIn
(
SAI_TyDef
* 
SAIx
);

565 
SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
);

566 
SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

567 
SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
);

568 
SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
);

569 
SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

570 
SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
);

572 
SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

573 
SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
);

574 
SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
);

575 
SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
);

576 
SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

577 
SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
);

578 
SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
);

579 
SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
);

582 
SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
);

583 
ut32_t
 
SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
);

586 
SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

589 
SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
);

590 
FgStus
 
SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

591 
SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

592 
ITStus
 
SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

593 
SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

594 
FuniڮS
 
SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

595 
ut32_t
 
SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

597 #ifde
__lulus


	@stm32f4xx_sdio.c

156 
	~"m32f4xx_sdio.h
"

157 
	~"m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BNumb
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BNumb
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

187 
	#ENCMDCOMPL_BNumb
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

191 
	#NIEN_BNumb
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

195 
	#ATACMD_BNumb
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BNumb
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

205 
	#RWSTART_BNumb
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

209 
	#RWSTOP_BNumb
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

213 
	#RWMOD_BNumb
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

217 
	#SDIOEN_BNumb
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeIn
()

268 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

281 
ut32_t
 
tmeg
 = 0;

284 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

285 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

286 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

287 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

288 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

292 
tmeg
 = 
SDIO
->
CLKCR
;

295 
tmeg
 &
CLKCR_CLEAR_MASK
;

303 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

304 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

305 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

308 
SDIO
->
CLKCR
 = 
tmeg
;

309 
	}
}

317 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

320 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

322 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

323 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

324 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

340 
	}
}

350 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

353 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

355 
SDIO
->
POWER
 = 
SDIO_PowS
;

356 
	}
}

367 
ut32_t
 
	$SDIO_GPowS
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

401 
ut32_t
 
tmeg
 = 0;

404 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

405 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

406 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

407 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

415 
tmeg
 = 
SDIO
->
CMD
;

417 
tmeg
 &
CMD_CLEAR_MASK
;

422 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


423 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tmeg
;

427 
	}
}

435 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

438 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

439 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

441 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

442 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

443 
	}
}

450 
ut8_t
 
	$SDIO_GCommdReڣ
()

452  (
ut8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
ut32_t
 *
tmp
);

475 
	}
}

503 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

505 
ut32_t
 
tmeg
 = 0;

508 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

509 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

510 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

511 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

512 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

524 
tmeg
 = 
SDIO
->
DCTRL
;

526 
tmeg
 &
DCTRL_CLEAR_MASK
;

531 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


532 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tmeg
;

536 
	}
}

544 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

547 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

548 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

549 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

550 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

551 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

552 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

553 
	}
}

560 
ut32_t
 
	$SDIO_GDaCou
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
ut32_t
 
	$SDIO_RdDa
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WreDa
(
ut32_t
 
Da
)

582 
SDIO
->
FIFO
 = 
Da
;

583 
	}
}

590 
ut32_t
 
	$SDIO_GFIFOCou
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

625 
	}
}

633 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

639 
	}
}

649 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

652 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

654 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

655 
	}
}

663 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

669 
	}
}

677 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

683 
	}
}

709 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

714 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

743 
	}
}

769 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

775 
	}
}

827 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

877 
FgStus
 
bus
 = 
RESET
;

880 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

884 
bus
 = 
SET
;

888 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

912 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

915 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

953 
ITStus
 
bus
 = 
RESET
;

956 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

959 
bus
 = 
SET
;

963 
bus
 = 
RESET
;

965  
bus
;

966 
	}
}

987 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

990 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
|| \

	)

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
|| \

	)

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
|| \

	)

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
|| \

	)

166 ((
WIDE
=
SDIO_BusWide_8b
))

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
|| \

	)

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
|| \

	)

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
|| \

	)

260 ((
WAIT
=
SDIO_Wa_Pd
))

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
|| \

	)

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
|| \

	)

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
|| \

	)

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
|| \

	)

356 ((
MODE
=
SDIO_TnsrMode_Block
))

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
|| \

	)

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
|| \

	)

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
|| \

	)

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@stm32f4xx_spi.c

159 
	~"m32f4xx_i.h
"

160 
	~"m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

227 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

236 i(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

243 i(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

250 i(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
DISABLE
);

257 i(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
DISABLE
);

266 i(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

286 
ut16_t
 
tmeg
 = 0;

289 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

293 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

294 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

295 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

296 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

297 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

298 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

299 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

300 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

304 
tmeg
 = 
SPIx
->
CR1
;

306 
tmeg
 &
CR1_CLEAR_MASK
;

315 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

316 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

317 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

318 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

320 
SPIx
->
CR1
 = 
tmeg
;

323 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

327 
	}
}

348 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

350 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

351 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

352 #ide
I2S_EXTERNAL_CLOCK_VAL


353 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

357 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

359 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

360 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

361 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

362 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

363 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tmeg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

376 
i2sodd
 = (
ut16_t
)0;

377 
i2sdiv
 = (
ut16_t
)2;

383 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

386 
ckngth
 = 1;

391 
ckngth
 = 2;

398 #ifde
I2S_EXTERNAL_CLOCK_VAL


400 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

416 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

433 
i2sk
 = (
ut32_t
)(((
HSI_VALUE
 / 
lm
* 

/ 

);

438 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

441 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

446 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

463 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

474 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

475 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

476 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

479 
SPIx
->
I2SCFGR
 = 
tmeg
;

480 
	}
}

487 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

491 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

493 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

495 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

497 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

499 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

501 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

503 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

505 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

507 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

508 
	}
}

515 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

519 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

522 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

525 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

528 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

531 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

534 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

535 
	}
}

544 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

547 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

557 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

559 
	}
}

569 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

572 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

573 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

575 i(
NewS
 !
DISABLE
)

578 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

583 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

585 
	}
}

596 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

599 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

600 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

602 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

604 
SPIx
->
CR1
 |
SPI_DaSize
;

605 
	}
}

616 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

619 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

620 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

621 i(
SPI_Dei
 =
SPI_Dei_Tx
)

624 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

629 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

631 
	}
}

642 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

645 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

646 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

647 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

650 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

655 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

657 
	}
}

666 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

669 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

670 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

679 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

681 
	}
}

697 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

700 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

703 i(
NewS
 !
DISABLE
)

706 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

711 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

713 
	}
}

734 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

736 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

739 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

740 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

741 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

742 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

743 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

747 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

748 
I2Sxext
->
I2SPR
 = 0x0002;

751 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

754 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

756 
tmp
 = 
I2S_Mode_SveRx
;

760 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

762 
tmp
 = 
I2S_Mode_SveTx
;

768 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

769 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

770 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

773 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

774 
	}
}

808 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

811 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

814  
SPIx
->
DR
;

815 
	}
}

824 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

827 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

830 
SPIx
->
DR
 = 
Da
;

831 
	}
}

914 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

917 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

919 i(
NewS
 !
DISABLE
)

922 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

927 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

929 
	}
}

936 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

939 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

942 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

943 
	}
}

954 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

956 
ut16_t
 
eg
 = 0;

958 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

959 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

960 i(
SPI_CRC
 !
SPI_CRC_Rx
)

963 
eg
 = 
SPIx
->
TXCRCR
;

968 
eg
 = 
SPIx
->
RXCRCR
;

971  
eg
;

972 
	}
}

979 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

982 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

985  
SPIx
->
CRCPR
;

986 
	}
}

1016 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1019 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1020 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1021 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1023 i(
NewS
 !
DISABLE
)

1026 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1031 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1033 
	}
}

1124 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1126 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1129 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1134 
pos
 = 
SPI_I2S_IT
 >> 4;

1137 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1139 i(
NewS
 !
DISABLE
)

1142 
SPIx
->
CR2
 |
mask
;

1147 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1149 
	}
}

1168 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1170 
FgStus
 
bus
 = 
RESET
;

1172 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1173 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1176 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1179 
bus
 = 
SET
;

1184 
bus
 = 
RESET
;

1187  
bus
;

1188 
	}
}

1209 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1212 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1213 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1216 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1217 
	}
}

1234 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1236 
ITStus
 
bus
 = 
RESET
;

1237 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1240 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1241 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1244 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1247 
mask
 = 
SPI_I2S_IT
 >> 4;

1250 
mask
 = 0x01 << itmask;

1253 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1256 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1259 
bus
 = 
SET
;

1264 
bus
 = 
RESET
;

1267  
bus
;

1268 
	}
}

1289 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1291 
ut16_t
 
pos
 = 0;

1293 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1294 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1297 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1300 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1301 
	}
}

	@stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

136 ((
PERIPH
=
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
|| \

	)

144 ((
PERIPH
=
I2S3ext
))

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
|| \

	)

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
|| \

	)

170 ((
MODE
=
SPI_Mode_Sve
))

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
|| \

	)

182 ((
DATASIZE
=
SPI_DaSize_8b
))

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
|| \

	)

194 ((
CPOL
=
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
|| \

	)

206 ((
CPHA
=
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
|| \

	)

218 ((
NSS
=
SPI_NSS_Hd
))

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
|| \

	)

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
|| \

	)

254 ((
BIT
=
SPI_FB_LSB
))

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
|| \

	)

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
|| \

	)

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
|| \

	)

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
|| \

	)

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
&& \

	)

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
|| \

	)

351 ((
CPOL
=
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
|| \

	)

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
|| \

	)

397 ((
DIRECTION
=
SPI_Dei_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
|| \

	)

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
|| \

	)

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
|| \

	)

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@stm32f4xx_syscfg.c

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BNumb
 ((
ut8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32+ (
UFB_MODE_BNumb
 * 4))

	)

75 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

76 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

77 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

81 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

82 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

83 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

100 
	$SYSCFG_DeIn
()

102 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

103 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

104 
	}
}

118 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

121 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

124 
	}
}

139 
	$SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
)

142 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

144 *(
__IO
 
ut32_t
 *
UFB_MODE_BB
 = (ut32_t)
NewS
;

145 
	}
}

162 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

164 
ut32_t
 
tmp
 = 0x00;

167 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

168 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

170 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

185 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

187 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

188 
	}
}

200 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

206 
	}
}

213 
FgStus
 
	$SYSCFG_GComntiClStus
()

215 
FgStus
 
bus
 = 
RESET
;

217 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

219 
bus
 = 
SET
;

223 
bus
 = 
RESET
;

225  
bus
;

226 
	}
}

	@stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

65 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

66 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

67 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

68 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
|| \

	)

71 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

72 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

73 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

74 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

75 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

76 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

77 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

78 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

79 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

80 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

90 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

91 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

92 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

93 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

94 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

95 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

96 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

97 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

98 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

99 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

100 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

101 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

102 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

103 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

104 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

105 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
|| \

	)

107 ((
PINSOURCE
=
EXTI_PSour1
) || \

108 ((
PINSOURCE
=
EXTI_PSour2
) || \

109 ((
PINSOURCE
=
EXTI_PSour3
) || \

110 ((
PINSOURCE
=
EXTI_PSour4
) || \

111 ((
PINSOURCE
=
EXTI_PSour5
) || \

112 ((
PINSOURCE
=
EXTI_PSour6
) || \

113 ((
PINSOURCE
=
EXTI_PSour7
) || \

114 ((
PINSOURCE
=
EXTI_PSour8
) || \

115 ((
PINSOURCE
=
EXTI_PSour9
) || \

116 ((
PINSOURCE
=
EXTI_PSour10
) || \

117 ((
PINSOURCE
=
EXTI_PSour11
) || \

118 ((
PINSOURCE
=
EXTI_PSour12
) || \

119 ((
PINSOURCE
=
EXTI_PSour13
) || \

120 ((
PINSOURCE
=
EXTI_PSour14
) || \

121 ((
PINSOURCE
=
EXTI_PSour15
))

130 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

131 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

132 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

133 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

135 #i
defed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

139 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

140 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

143 #i
defed
 (
STM32F40_41xxx
)

144 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

145 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

146 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

147 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

150 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

151 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

152 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

153 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

156 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

157 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

158 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

159 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

160 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

161 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

172 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

173 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

175 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
|| \

	)

176 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

188 
SYSCFG_DeIn
();

189 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

190 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

191 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

192 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

193 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

194 
FgStus
 
SYSCFG_GComntiClStus
();

196 #ifde
__lulus


	@stm32f4xx_tim.c

119 
	~"m32f4xx_tim.h
"

120 
	~"m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

145 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

146 
ut16_t
 
TIM_ICFr
);

147 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

148 
ut16_t
 
TIM_ICFr
);

149 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

150 
ut16_t
 
TIM_ICFr
);

151 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

152 
ut16_t
 
TIM_ICFr
);

200 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

203 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

210 i(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

215 i(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

220 i(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

225 i(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

230 i(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

235 i(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

240 i(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

245 i(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

250 i(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

255 i(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

260 i(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

265 i(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

272 i(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

290 
ut16_t
 
tmp1
 = 0;

293 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

295 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

297 
tmp1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

304 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

308 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

311 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

312 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

315 
TIMx
->
CR1
 = 
tmp1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

323 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

331 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

332 
	}
}

340 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

343 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

344 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

345 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

347 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

348 
	}
}

360 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

363 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

366 
TIMx
->
PSC
 = 
Psr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

369 
	}
}

383 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

385 
ut16_t
 
tmp1
 = 0;

388 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

391 
tmp1
 = 
TIMx
->
CR1
;

394 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp1
 |
TIM_CouMode
;

400 
TIMx
->
CR1
 = 
tmp1
;

401 
	}
}

409 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou
;

416 
	}
}

424 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Autܖd
;

431 
	}
}

438 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

441 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

455 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

500 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

503 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

675 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

678 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

680 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

681 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

684 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

687 
tmpcr
 = 
TIMx
->
CCER
;

689 
tmp2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

701 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

703 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

708 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

710 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

711 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

712 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

713 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

716 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

720 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

725 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

726 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

728 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

730 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

733 
TIMx
->
CR2
 = 
tmp2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

742 
TIMx
->
CCER
 = 
tmpcr
;

743 
	}
}

754 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

756 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

759 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

761 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

762 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

765 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

768 
tmpcr
 = 
TIMx
->
CCER
;

770 
tmp2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

783 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

785 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

788 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

790 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

792 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

793 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

794 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

795 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

798 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

802 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

807 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

808 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

810 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

812 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

815 
TIMx
->
CR2
 = 
tmp2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

824 
TIMx
->
CCER
 = 
tmpcr
;

825 
	}
}

835 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

837 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

840 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

842 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

843 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

846 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

849 
tmpcr
 = 
TIMx
->
CCER
;

851 
tmp2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

863 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

865 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

868 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

870 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

872 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

873 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

874 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

875 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

878 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

882 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

887 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

888 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

890 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

892 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

895 
TIMx
->
CR2
 = 
tmp2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

904 
TIMx
->
CCER
 = 
tmpcr
;

905 
	}
}

915 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

917 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

920 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

922 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

923 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

926 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

929 
tmpcr
 = 
TIMx
->
CCER
;

931 
tmp2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

944 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

946 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

949 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

951 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

953 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

955 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

957 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

960 
TIMx
->
CR2
 = 
tmp2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

969 
TIMx
->
CCER
 = 
tmpcr
;

970 
	}
}

978 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

981 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

982 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

983 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

984 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

985 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

986 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

987 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

988 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

989 
	}
}

1014 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1016 
ut32_t
 
tmp
 = 0;

1017 
ut16_t
 
tmp1
 = 0;

1020 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1022 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ut32_t

TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1030 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1032 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1034 
tmp
 +(
TIM_Chl
>>1);

1037 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1063 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com1
;

1067 
	}
}

1076 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1079 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com2
;

1083 
	}
}

1091 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1094 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com3
;

1098 
	}
}

1106 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1109 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com4
;

1113 
	}
}

1124 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1126 
ut16_t
 
tmpccmr1
 = 0;

1129 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_FdAi
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1155 
ut16_t
 
tmpccmr1
 = 0;

1158 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1183 
ut16_t
 
tmpccmr2
 = 0;

1186 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_FdAi
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1212 
ut16_t
 
tmpccmr2
 = 0;

1215 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1240 
ut16_t
 
tmpccmr1
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPld
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1299 
ut16_t
 
tmpccmr2
 = 0;

1302 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPld
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1328 
ut16_t
 
tmpccmr2
 = 0;

1331 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1357 
ut16_t
 
tmpccmr1
 = 0;

1360 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1388 
ut16_t
 
tmpccmr1
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1418 
ut16_t
 
tmpccmr2
 = 0;

1421 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1448 
ut16_t
 
tmpccmr2
 = 0;

1451 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1478 
ut16_t
 
tmpccmr1
 = 0;

1481 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCˬ
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1508 
ut16_t
 
tmpccmr1
 = 0;

1511 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1537 
ut16_t
 
tmpccmr2
 = 0;

1540 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCˬ
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1595 
ut16_t
 
tmpcr
 = 0;

1598 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1601 
tmpcr
 = 
TIMx
->
CCER
;

1604 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcr
 |
TIM_OCPެy
;

1608 
TIMx
->
CCER
 = 
tmpcr
;

1609 
	}
}

1620 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1622 
ut16_t
 
tmpcr
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1627 
tmpcr
 = 
TIMx
->
CCER
;

1630 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcr
 |
TIM_OCNPެy
;

1634 
TIMx
->
CCER
 = 
tmpcr
;

1635 
	}
}

1647 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1649 
ut16_t
 
tmpcr
 = 0;

1652 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1655 
tmpcr
 = 
TIMx
->
CCER
;

1658 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcr
;

1663 
	}
}

1674 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1676 
ut16_t
 
tmpcr
 = 0;

1679 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1682 
tmpcr
 = 
TIMx
->
CCER
;

1685 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcr
;

1690 
	}
}

1701 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1703 
ut16_t
 
tmpcr
 = 0;

1706 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1709 
tmpcr
 = 
TIMx
->
CCER
;

1712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcr
;

1717 
	}
}

1728 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1730 
ut16_t
 
tmpcr
 = 0;

1733 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1736 
tmpcr
 = 
TIMx
->
CCER
;

1739 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcr
;

1744 
	}
}

1755 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1757 
ut16_t
 
tmpcr
 = 0;

1760 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1763 
tmpcr
 = 
TIMx
->
CCER
;

1766 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1788 
ut16_t
 
tmp
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1793 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1798 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1818 
ut16_t
 
tmp
 = 0;

1821 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1823 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1828 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1831 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1832 
	}
}

1900 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1903 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1905 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1906 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1907 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1909 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1912 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1921 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1941 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1943 
TIM_ICInSu
->
TIM_ICSei
,

1944 
TIM_ICInSu
->
TIM_ICFr
);

1946 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1948 
	}
}

1956 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1959 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1960 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1961 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1962 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1977 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1978 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1981 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1986 
icposެy
 = 
TIM_ICPެy_Flg
;

1990 
icposެy
 = 
TIM_ICPެy_Risg
;

1993 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1995 
icposei
 = 
TIM_ICSei_IndeTI
;

1999 
icposei
 = 
TIM_ICSei_DeTI
;

2001 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2004 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2005 
TIM_ICInSu
->
TIM_ICFr
);

2007 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2009 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2011 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2016 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2017 
TIM_ICInSu
->
TIM_ICFr
);

2019 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2021 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2023 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2025 
	}
}

2032 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2078 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2098 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2123 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2147 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2171 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2226 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2227 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2228 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2229 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2230 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2234 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2235 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2236 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2237 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2249 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2250 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2251 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2252 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2253 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2254 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2255 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2256 
	}
}

2265 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2268 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2271 i(
NewS
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2293 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2296 i(
NewS
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2318 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2320 i(
NewS
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2375 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2413 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2417 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2418 
	}
}

2443 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2445 
ITStus
 
bus
 = 
RESET
;

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2453 
bus
 = 
SET
;

2457 
bus
 = 
RESET
;

2459  
bus
;

2460 
	}
}

2485 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2488 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2515 
ITStus
 
bus
 = 
RESET
;

2516 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2526 
bus
 = 
SET
;

2530 
bus
 = 
RESET
;

2532  
bus
;

2533 
	}
}

2554 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2594 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2596 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2621 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2625 i(
NewS
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour
;

2633 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2635 
	}
}

2644 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2647 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2650 i(
NewS
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2686 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2707 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2711 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2714 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2715 
	}
}

2734 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2735 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2738 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2740 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2743 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2745 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2749 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2752 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2754 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2775 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2777 
ut16_t
 
tmpsm
 = 0;

2780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2782 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2783 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2785 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2788 
tmpsm
 = 
TIMx
->
SMCR
;

2791 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm
 |
TIM_SveMode_Ex1
;

2797 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2822 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2825 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2827 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2828 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2831 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2894 
ut16_t
 
tmpsm
 = 0;

2897 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2901 
tmpsm
 = 
TIMx
->
SMCR
;

2904 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm
 |
TIM_IutTriggSour
;

2910 
TIMx
->
SMCR
 = 
tmpsm
;

2911 
	}
}

2935 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2938 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2942 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2945 
	}
}

2959 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2962 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2966 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SveMode
;

2970 
	}
}

2982 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2985 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2989 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2993 
	}
}

3012 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3013 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3015 
ut16_t
 
tmpsm
 = 0;

3018 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3020 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3021 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3023 
tmpsm
 = 
TIMx
->
SMCR
;

3026 
tmpsm
 &
SMCR_ETR_MASK
;

3029 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm
;

3033 
	}
}

3070 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3071 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3073 
ut16_t
 
tmpsm
 = 0;

3074 
ut16_t
 
tmpccmr1
 = 0;

3075 
ut16_t
 
tmpcr
 = 0;

3078 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3080 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3081 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3084 
tmpsm
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcr
 = 
TIMx
->
CCER
;

3093 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm
 |
TIM_EncodMode
;

3097 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3102 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcr
;

3112 
	}
}

3122 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3125 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3128 i(
NewS
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3176 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3180 
TIMx
->
OR
 = 
TIM_Rem
;

3181 
	}
}

3204 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3205 
ut16_t
 
TIM_ICFr
)

3207 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3210 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3219 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcr
;

3225 
	}
}

3245 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3246 
ut16_t
 
TIM_ICFr
)

3248 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3257 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3259 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3262 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcr
;

3268 
	}
}

3287 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3288 
ut16_t
 
TIM_ICFr
)

3290 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3299 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3303 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcr
;

3309 
	}
}

3328 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3329 
ut16_t
 
TIM_ICFr
)

3331 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3340 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3342 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3345 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcr
 ;

3351 
	}
}

	@stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

221 ((
PERIPH
=
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
|| \

	)

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
|| \

	)

271 ((
MODE
=
TIM_OPMode_Rive
))

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

291 ((
CHANNEL
=
TIM_Chl_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
|| \

	)

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
|| \

	)

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
|| \

	)

338 ((
POLARITY
=
TIM_OCPެy_Low
))

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
|| \

	)

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
|| \

	)

362 ((
STATE
=
TIM_OuutS_Eb
))

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
|| \

	)

374 ((
STATE
=
TIM_OuutNS_Eb
))

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
|| \

	)

386 ((
CCX
=
TIM_CCx_Dib
))

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
|| \

	)

398 ((
CCXN
=
TIM_CCxN_Dib
))

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
|| \

	)

410 ((
STATE
=
TIM_Bak_Dib
))

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
|| \

	)

422 ((
POLARITY
=
TIM_BakPެy_High
))

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
|| \

	)

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
|| \

	)

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
|| \

	)

462 ((
STATE
=
TIM_OSSIS_Dib
))

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
|| \

	)

474 ((
STATE
=
TIM_OSSRS_Dib
))

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
|| \

	)

486 ((
STATE
=
TIM_OCIdS_Ret
))

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
|| \

	)

498 ((
STATE
=
TIM_OCNIdS_Ret
))

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
|| \

	)

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
|| \

	)

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
|| \

	)

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
|| \

	)

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
|| \

	)

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
|| \

	)

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
|| \

	)

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
|| \

	)

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
|| \

	)

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
|| \

	)

770 ((
ACTION
=
TIM_FdAi_InAive
))

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
|| \

	)

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
|| \

	)

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
|| \

	)

829 ((
STATE
=
TIM_OCPld_Dib
))

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
|| \

	)

841 ((
STATE
=
TIM_OCFa_Dib
))

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
|| \

	)

854 ((
STATE
=
TIM_OCCˬ_Dib
))

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
|| \

	)

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

887 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

888 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

889 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

890 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
|| \

	)

892 ((
MODE
=
TIM_SveMode_Ged
) || \

893 ((
MODE
=
TIM_SveMode_Trigg
) || \

894 ((
MODE
=
TIM_SveMode_Ex1
))

903 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

904 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
|| \

	)

906 ((
STATE
=
TIM_MaSveMode_Dib
))

914 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
=
TIM5_LSI
)||\

933 ((
TIM_REMAP
=
TIM5_LSE
)||\

934 ((
TIM_REMAP
=
TIM5_RTC
)||\

935 ((
TIM_REMAP
=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
=
TIM11_HSE
))

945 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
|| \

	)

958 ((
FLAG
=
TIM_FLAG_CC1
) || \

959 ((
FLAG
=
TIM_FLAG_CC2
) || \

960 ((
FLAG
=
TIM_FLAG_CC3
) || \

961 ((
FLAG
=
TIM_FLAG_CC4
) || \

962 ((
FLAG
=
TIM_FLAG_COM
) || \

963 ((
FLAG
=
TIM_FLAG_Trigg
) || \

964 ((
FLAG
=
TIM_FLAG_Bak
) || \

965 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
=
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

996 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

997 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

998 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

999 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1000 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1001 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1002 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1003 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1004 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1005 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1006 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1007 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1008 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1009 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1010 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1011 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1012 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1013 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1026 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1027 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1028 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1029 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1030 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1031 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1032 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1033 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1034 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1035 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1036 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1037 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1038 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1039 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1043 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1044 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1045 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1046 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1049 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1050 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1051 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1052 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1053 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1054 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1055 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1056 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1058 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1059 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1060 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1062 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1063 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1064 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1066 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1067 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1068 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1071 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1072 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1073 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1074 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1075 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1076 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1080 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1081 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1082 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1083 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1084 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1085 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1086 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1087 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1088 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1089 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1090 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1094 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1095 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1097 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1101 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1102 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1103 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1105 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1106 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1107 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1108 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1111 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1112 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1113 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1114 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1115 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1116 
ut16_t
 
ExtTRGFr
);

1117 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1121 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1126 
ut16_t
 
ExtTRGFr
);

1129 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1130 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1131 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1134 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1136 #ifde
__lulus


	@stm32f4xx_usart.c

92 #ifde 
USE_FULL_ASSERT


102 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

104 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

106 
	#as_m
(
ex
(()0)

	)

111 
	~"m32f4xx_u.h
"

112 
	~"m32f4xx_rcc.h
"

127 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

128 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

129 
	gUSART_CR1_RE
))

132 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

133 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

136 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

139 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

206 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

209 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

211 i(
USARTx
 =
USART1
)

213 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

214 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

216 i(
USARTx
 =
USART2
)

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

219 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

221 i(
USARTx
 =
USART3
)

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

226 i(
USARTx
 =
UART4
)

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

229 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

231 i(
USARTx
 =
UART5
)

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

234 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

236 i(
USARTx
 =
USART6
)

238 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

239 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

241 i(
USARTx
 =
UART7
)

243 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
ENABLE
);

244 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
DISABLE
);

248 i(
USARTx
 =
UART8
)

250 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
ENABLE
);

251 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
DISABLE
);

254 
	}
}

265 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

267 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

268 
ut32_t
 
gdivid
 = 0x00;

269 
ut32_t
 
aiڮdivid
 = 0x00;

270 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

273 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

274 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

275 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

276 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

277 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

278 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

279 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

282 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

284 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

288 
tmeg
 = 
USARTx
->
CR2
;

291 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

295 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

298 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

301 
tmeg
 = 
USARTx
->
CR1
;

304 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

310 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

311 
USART_InSu
->
USART_Mode
;

314 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

317 
tmeg
 = 
USARTx
->
CR3
;

320 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

325 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

328 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

332 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

334 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

336 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

340 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

344 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

347 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

352 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

354 
tmeg
 = (
gdivid
 / 100) << 4;

357 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

360 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

362 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

366 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

370 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

371 
	}
}

379 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

382 
USART_InSu
->
USART_BaudRe
 = 9600;

383 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

384 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

385 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

386 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

387 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

388 
	}
}

399 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

401 
ut32_t
 
tmeg
 = 0x00;

403 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

404 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

405 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

406 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

407 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

410 
tmeg
 = 
USARTx
->
CR2
;

412 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

418 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

419 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

421 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

422 
	}
}

430 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

433 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

434 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

435 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

436 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

437 
	}
}

447 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

450 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

451 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

453 i(
NewS
 !
DISABLE
)

456 
USARTx
->
CR1
 |
USART_CR1_UE
;

461 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

463 
	}
}

473 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

476 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

479 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

481 
USARTx
->
GTPR
 |
USART_Psr
;

482 
	}
}

494 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

497 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

498 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

500 i(
NewS
 !
DISABLE
)

503 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

508 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

510 
	}
}

520 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

523 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

524 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

526 i(
NewS
 !
DISABLE
)

529 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

534 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

536 
	}
}

577 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

580 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

581 
	`as_m
(
	`IS_USART_DATA
(
Da
));

584 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

585 
	}
}

593 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

596 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

599  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

600 
	}
}

645 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

652 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

654 
USARTx
->
CR2
 |
USART_Addss
;

655 
	}
}

665 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

668 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

669 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
USARTx
->
CR1
 |
USART_CR1_RWU
;

679 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

681 
	}
}

692 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

695 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

696 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

698 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

699 
USARTx
->
CR1
 |
USART_WakeUp
;

700 
	}
}

761 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

764 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

765 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

767 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

768 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

769 
	}
}

779 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

782 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

783 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

785 i(
NewS
 !
DISABLE
)

788 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

793 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

795 
	}
}

803 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

806 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

809 
USARTx
->
CR1
 |
USART_CR1_SBK
;

810 
	}
}

856 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

859 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

860 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

862 i(
NewS
 !
DISABLE
)

865 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

870 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

872 
	}
}

940 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

943 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

946 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

948 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

949 
	}
}

959 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

962 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

963 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

964 i(
NewS
 !
DISABLE
)

967 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

972 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

974 
	}
}

984 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

987 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

989 i(
NewS
 !
DISABLE
)

992 
USARTx
->
CR3
 |
USART_CR3_NACK
;

997 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

999 
	}
}

1055 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1058 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1059 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1061 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1062 
USARTx
->
CR3
 |
USART_IrDAMode
;

1063 
	}
}

1073 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1076 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1077 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1079 i(
NewS
 !
DISABLE
)

1082 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1087 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1089 
	}
}

1119 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1122 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1123 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1124 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i(
NewS
 !
DISABLE
)

1130 
USARTx
->
CR3
 |
USART_DMAReq
;

1136 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1138 
	}
}

1251 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1253 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1254 
ut32_t
 
uxba
 = 0x00;

1256 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1257 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1258 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1261 i(
USART_IT
 =
USART_IT_CTS
)

1263 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1266 
uxba
 = (
ut32_t
)
USARTx
;

1269 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1272 
pos
 = 
USART_IT
 & 
IT_MASK
;

1273 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1275 i(
ug
 == 0x01)

1277 
uxba
 += 0x0C;

1279 i(
ug
 == 0x02)

1281 
uxba
 += 0x10;

1285 
uxba
 += 0x14;

1287 i(
NewS
 !
DISABLE
)

1289 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1293 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1295 
	}
}

1315 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1317 
FgStus
 
bus
 = 
RESET
;

1319 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1320 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1323 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1325 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1328 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1330 
bus
 = 
SET
;

1334 
bus
 = 
RESET
;

1336  
bus
;

1337 
	}
}

1364 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1367 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1368 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1371 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1373 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1376 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1377 
	}
}

1398 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1400 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1401 
ITStus
 
bus
 = 
RESET
;

1403 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1404 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1407 i(
USART_IT
 =
USART_IT_CTS
)

1409 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1413 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1415 
mask
 = 
USART_IT
 & 
IT_MASK
;

1416 
mask
 = (
ut32_t
)0x01 << itmask;

1418 i(
ug
 == 0x01)

1420 
mask
 &
USARTx
->
CR1
;

1422 i(
ug
 == 0x02)

1424 
mask
 &
USARTx
->
CR2
;

1428 
mask
 &
USARTx
->
CR3
;

1431 
bpos
 = 
USART_IT
 >> 0x08;

1432 
bpos
 = (
ut32_t
)0x01 << bitpos;

1433 
bpos
 &
USARTx
->
SR
;

1434 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1436 
bus
 = 
SET
;

1440 
bus
 = 
RESET
;

1443  
bus
;

1444 
	}
}

1472 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1474 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1476 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1477 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1480 i(
USART_IT
 =
USART_IT_CTS
)

1482 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1485 
bpos
 = 
USART_IT
 >> 0x08;

1486 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1487 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1488 
	}
}

	@stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
))

119 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
) || \

122 ((
PERIPH
=
USART6
))

128 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

129 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
|| \

	)

132 ((
LENGTH
=
USART_WdLgth_9b
))

141 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

142 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

143 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

144 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
|| \

	)

146 ((
STOPBITS
=
USART_StBs_0_5
) || \

147 ((
STOPBITS
=
USART_StBs_2
) || \

148 ((
STOPBITS
=
USART_StBs_1_5
))

157 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

158 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

159 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
|| \

	)

161 ((
PARITY
=
USART_Py_Ev
) || \

162 ((
PARITY
=
USART_Py_Odd
))

171 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

181 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

182 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

183 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

184 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

186 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

187 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

197 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

198 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
|| \

	)

200 ((
CLOCK
=
USART_Clock_Eb
))

209 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

233 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

234 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
|| \

	)

236 ((
LASTBIT
=
USART_LaB_Eb
))

245 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

250 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

255 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

267 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

268 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

269 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

270 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

271 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

272 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

273 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

274 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

275 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

276 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
|| \

	)

277 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

286 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

298 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
|| \

	)

301 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

310 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

311 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
\

	)

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

323 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

324 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
|| \

	)

326 ((
MODE
=
USART_IrDAMode_Nm
))

335 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
|| \

	)

346 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

347 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

348 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

349 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

369 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

372 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

373 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

374 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

375 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

376 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

377 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

378 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

382 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

383 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

386 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

387 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

388 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

392 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

396 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

399 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

404 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

408 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

411 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

412 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

413 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

414 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

415 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 #ifde
__lulus


	@stm32f4xx_wwdg.c

84 
	~"m32f4xx_wwdg.h
"

85 
	~"m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BNumb
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

138 
	$WWDG_DeIn
()

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

156 
ut32_t
 
tmeg
 = 0;

158 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

160 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tmeg
 |
WWDG_Psr
;

164 
WWDG
->
CFR
 = 
tmeg
;

165 
	}
}

173 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

175 
__IO
 
ut32_t
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

181 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

187 
WWDG
->
CFR
 = 
tmeg
;

188 
	}
}

196 
	$WWDG_EbIT
()

198 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SCou
(
ut8_t
 
Cou
)

211 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

214 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_Eb
(
ut8_t
 
Cou
)

242 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

244 
	}
}

266 
FgStus
 
	$WWDG_GFgStus
()

268 
FgStus
 
bus
 = 
RESET
;

270 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

286 
	$WWDG_CˬFg
()

288 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

289 
	}
}

	@stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
|| \

	)

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@system_stm32f4xx.c

262 
	~"m32f4xx.h
"

283 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

287 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

291 #i
defed
 (
STM32F411xE
)

301 #i
defed
 (
USE_HSE_BYPASS
)

302 
	#HSE_BYPASS_INPUT_FREQUENCY
 8000000

	)

309 
	#VECT_TAB_OFFSET
 0x00

	)

314 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
)

316 
	#PLL_M
 8

	)

318 #i
defed
 (
USE_HSE_BYPASS
)

319 
	#PLL_M
 8

	)

321 
	#PLL_M
 16

	)

326 
	#PLL_Q
 7

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#PLL_N
 336

	)

331 
	#PLL_P
 2

	)

334 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

335 
	#PLL_N
 360

	)

337 
	#PLL_P
 2

	)

340 #i
defed
 (
STM32F401xx
)

341 
	#PLL_N
 336

	)

343 
	#PLL_P
 4

	)

346 #i
defed
 (
STM32F411xE
)

347 
	#PLL_N
 400

	)

349 
	#PLL_P
 4

	)

370 #i
defed
 (
STM32F40_41xxx
)

371 
ut32_t
 
	gSyemCeClock
 = 168000000;

374 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

375 
ut32_t
 
	gSyemCeClock
 = 180000000;

378 #i
defed
 (
STM32F401xx
)

379 
ut32_t
 
	gSyemCeClock
 = 84000000;

382 #i
defed
 (
STM32F411xE
)

383 
ut32_t
 
	gSyemCeClock
 = 100000000;

386 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

396 
SSysClock
();

398 #i
defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

399 
SyemIn_ExtMemC
();

417 
	$SyemIn
()

420 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

421 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

425 
RCC
->
CR
 |(
ut32_t
)0x00000001;

428 
RCC
->
CFGR
 = 0x00000000;

431 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

434 
RCC
->
PLLCFGR
 = 0x24003010;

437 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

440 
RCC
->
CIR
 = 0x00000000;

442 #i
	`defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

443 
	`SyemIn_ExtMemC
();

448 
	`SSysClock
();

451 #ifde
VECT_TAB_SRAM


452 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

454 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

456 
	}
}

494 
	$SyemCeClockUpde
()

496 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

499 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

501 
tmp
)

504 
SyemCeClock
 = 
HSI_VALUE
;

507 
SyemCeClock
 = 
HSE_VALUE
;

513 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

514 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

516 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
)

517 i(
lsour
 != 0)

520 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

525 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

527 #i
	`defed
 (
STM32F411xE
)

528 #i
	`defed
 (
USE_HSE_BYPASS
)

529 i(
lsour
 != 0)

532 
lvco
 = (
HSE_BYPASS_INPUT_FREQUENCY
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

535 i(
lsour
 == 0)

538 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

542 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

543 
SyemCeClock
 = 
lvco
/

;

546 
SyemCeClock
 = 
HSI_VALUE
;

551 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

553 
SyemCeClock
 >>
tmp
;

554 
	}
}

564 
	$SSysClock
()

566 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
)

570 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

573 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

578 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

579 
SUpCou
++;

580 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

582 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

584 
HSEStus
 = (
ut32_t
)0x01;

588 
HSEStus
 = (
ut32_t
)0x00;

591 i(
HSEStus
 =(
ut32_t
)0x01)

594 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

595 
PWR
->
CR
 |
PWR_CR_VOS
;

598 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

600 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

602 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

605 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

608 #i
	`defed
 (
STM32F401xx
)

610 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

613 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

617 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

618 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

621 
RCC
->
CR
 |
RCC_CR_PLLON
;

624 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

628 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

630 
PWR
->
CR
 |
PWR_CR_ODEN
;

631 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

634 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

635 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

639 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

642 #i
	`defed
 (
STM32F40_41xxx
)

644 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

647 #i
	`defed
 (
STM32F401xx
)

649 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

653 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

654 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

657 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

665 #i
	`defed
 (
STM32F411xE
)

666 #i
	`defed
 (
USE_HSE_BYPASS
)

670 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

673 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
);

678 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

679 
SUpCou
++;

680 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

682 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

684 
HSEStus
 = (
ut32_t
)0x01;

688 
HSEStus
 = (
ut32_t
)0x00;

691 i(
HSEStus
 =(
ut32_t
)0x01)

694 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

695 
PWR
->
CR
 |
PWR_CR_VOS
;

698 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

701 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

704 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

707 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

708 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

711 
RCC
->
CR
 |
RCC_CR_PLLON
;

714 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

719 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

722 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

723 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

726 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

736 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

737 
PWR
->
CR
 |
PWR_CR_VOS
;

740 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

743 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

746 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

749 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1-1<< 16| (
PLL_Q
 << 24);

752 
RCC
->
CR
 |
RCC_CR_PLLON
;

755 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

760 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

763 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

764 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

767 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

772 
	}
}

780 #ifde
DATA_IN_ExtSRAM


789 
	$SyemIn_ExtMemC
()

812 
RCC
->
AHB1ENR
 |= 0x00000078;

815 
GPIOD
->
AFR
[0] = 0x00cc00cc;

816 
GPIOD
->
AFR
[1] = 0xcccccccc;

818 
GPIOD
->
MODER
 = 0xaaaa0a0a;

820 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

822 
GPIOD
->
OTYPER
 = 0x00000000;

824 
GPIOD
->
PUPDR
 = 0x00000000;

827 
GPIOE
->
AFR
[0] = 0xcccccccc;

828 
GPIOE
->
AFR
[1] = 0xcccccccc;

830 
GPIOE
->
MODER
 = 0xaaaaaaaa;

832 
GPIOE
->
OSPEEDR
 = 0xffffffff;

834 
GPIOE
->
OTYPER
 = 0x00000000;

836 
GPIOE
->
PUPDR
 = 0x00000000;

839 
GPIOF
->
AFR
[0] = 0x00cccccc;

840 
GPIOF
->
AFR
[1] = 0xcccc0000;

842 
GPIOF
->
MODER
 = 0xaa000aaa;

844 
GPIOF
->
OSPEEDR
 = 0xff000fff;

846 
GPIOF
->
OTYPER
 = 0x00000000;

848 
GPIOF
->
PUPDR
 = 0x00000000;

851 
GPIOG
->
AFR
[0] = 0x00cccccc;

852 
GPIOG
->
AFR
[1] = 0x000000c0;

854 
GPIOG
->
MODER
 = 0x00080aaa;

856 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

858 
GPIOG
->
OTYPER
 = 0x00000000;

860 
GPIOG
->
PUPDR
 = 0x00000000;

864 
RCC
->
AHB3ENR
 |= 0x00000001;

866 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

868 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

869 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

870 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

873 #i
	`defed
 (
STM32F40_41xxx
)

875 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

876 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

877 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

934 
	}
}

937 #ifde
DATA_IN_ExtSDRAM


946 
	$SyemIn_ExtMemC
()

948 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

949 
ut32_t
 
dex
;

953 
RCC
->
AHB1ENR
 |= 0x000001FC;

956 
GPIOC
->
AFR
[0] = 0x0000000c;

957 
GPIOC
->
AFR
[1] = 0x00007700;

959 
GPIOC
->
MODER
 = 0x00a00002;

961 
GPIOC
->
OSPEEDR
 = 0x00a00002;

963 
GPIOC
->
OTYPER
 = 0x00000000;

965 
GPIOC
->
PUPDR
 = 0x00500000;

968 
GPIOD
->
AFR
[0] = 0x000000CC;

969 
GPIOD
->
AFR
[1] = 0xCC000CCC;

971 
GPIOD
->
MODER
 = 0xA02A000A;

973 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

975 
GPIOD
->
OTYPER
 = 0x00000000;

977 
GPIOD
->
PUPDR
 = 0x00000000;

980 
GPIOE
->
AFR
[0] = 0xC00000CC;

981 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

983 
GPIOE
->
MODER
 = 0xAAAA800A;

985 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

987 
GPIOE
->
OTYPER
 = 0x00000000;

989 
GPIOE
->
PUPDR
 = 0x00000000;

992 
GPIOF
->
AFR
[0] = 0xcccccccc;

993 
GPIOF
->
AFR
[1] = 0xcccccccc;

995 
GPIOF
->
MODER
 = 0xAA800AAA;

997 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

999 
GPIOF
->
OTYPER
 = 0x00000000;

1001 
GPIOF
->
PUPDR
 = 0x00000000;

1004 
GPIOG
->
AFR
[0] = 0xcccccccc;

1005 
GPIOG
->
AFR
[1] = 0xcccccccc;

1007 
GPIOG
->
MODER
 = 0xaaaaaaaa;

1009 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

1011 
GPIOG
->
OTYPER
 = 0x00000000;

1013 
GPIOG
->
PUPDR
 = 0x00000000;

1016 
GPIOH
->
AFR
[0] = 0x00C0CC00;

1017 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

1019 
GPIOH
->
MODER
 = 0xAAAA08A0;

1021 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

1023 
GPIOH
->
OTYPER
 = 0x00000000;

1025 
GPIOH
->
PUPDR
 = 0x00000000;

1028 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

1029 
GPIOI
->
AFR
[1] = 0x00000CC0;

1031 
GPIOI
->
MODER
 = 0x0028AAAA;

1033 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

1035 
GPIOI
->
OTYPER
 = 0x00000000;

1037 
GPIOI
->
PUPDR
 = 0x00000000;

1041 
RCC
->
AHB3ENR
 |= 0x00000001;

1044 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1045 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1049 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1050 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1051 (
tmeg
 !0& (
timeout
-- > 0))

1053 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1057 
dex
 = 0; index<1000; index++);

1060 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1061 
timeout
 = 0xFFFF;

1062 (
tmeg
 !0& (
timeout
-- > 0))

1064 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1068 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1069 
timeout
 = 0xFFFF;

1070 (
tmeg
 !0& (
timeout
-- > 0))

1072 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1076 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1077 
timeout
 = 0xFFFF;

1078 (
tmeg
 !0& (
timeout
-- > 0))

1080 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1084 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1085 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1088 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1089 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1115 
	}
}

	@system_stm32f4xx.h

39 #ide
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

86 
SyemIn
();

87 
SyemCeClockUpde
();

92 #ifde
__lulus


	@/usr/include/assert.h

22 #ifdef 
_ASSERT_H


24 #unde
_ASSERT_H


25 #unde
as


26 #unde
__ASSERT_VOID_CAST


28 #ifdef 
__USE_GNU


29 #unde
as_


34 
	#_ASSERT_H
 1

	)

35 
	~<us.h
>

37 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (2,95)

38 
	#__ASSERT_VOID_CAST
 
ic_
<>

	)

40 
	#__ASSERT_VOID_CAST
 ()

	)

48 #ifdef 
NDEBUG


50 
	#as
(
ex
(
	`__ASSERT_VOID_CAST
 (0))

	)

58 #ifdef 
__USE_GNU


59 
	#as_
(
um
(
	`__ASSERT_VOID_CAST
 (0))

	)

64 #ide
_ASSERT_H_DECLS


65 
	#_ASSERT_H_DECLS


	)

66 
__BEGIN_DECLS


69 
	$__as_
 (cڡ *
__asi
, cڡ *
__fe
,

70 
__le
, cڡ *
__funi
)

71 
__THROW
 
	`__ibu__
 ((
__nܑu__
));

74 
	$__as__
 (
__um
, cڡ *
__fe
,

75 
__le
, cڡ *
__funi
)

76 
__THROW
 
	`__ibu__
 ((
__nܑu__
));

81 
	$__as
 (cڡ *
__asi
, cڡ *
__fe
, 
__le
)

82 
__THROW
 
	`__ibu__
 ((
__nܑu__
));

85 
__END_DECLS


88 
	#as
(
ex
) \

89 ((
ex
) \

90 ? 
	`__ASSERT_VOID_CAST
 (0) \

91 : 
	`__as_
 (
	`__STRING
(
ex
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

93 #ifdef 
__USE_GNU


94 
	#as_
(
um
) \

95 (!(
um
) \

96 ? 
	`__ASSERT_VOID_CAST
 (0) \

97 : 
	`__as__
 ((
um
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

105 #i
defed
 
__lulus
 ? 
	`__GNUC_PREREQ
 (2, 6) : __GNUC_PREREQ (2, 4)

106 
	#__ASSERT_FUNCTION
 
__PRETTY_FUNCTION__


	)

108 #i
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

109 
	#__ASSERT_FUNCTION
 
__func__


	)

111 
	#__ASSERT_FUNCTION
 ((cڡ *0)

	)

118 #i
defed
 
__USE_ISOC11
 && !defed 
__lulus


120 #unde
ic_as


121 
	#ic_as
 
_Stic_as


	)

	@/usr/include/stdint.h

22 #ide
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<us.h
>

26 
	~<bs/wch.h
>

27 
	~<bs/wdsize.h
>

34 #ide
__t8_t_defed


35 
	#__t8_t_defed


	)

36 sigd 
	tt8_t
;

37 
	tt16_t
;

38 
	tt32_t
;

39 #i
__WORDSIZE
 == 64

40 
	tt64_t
;

42 
__exnsi__


43 
	tt64_t
;

48 
	tut8_t
;

49 
	tut16_t
;

50 #ide
__ut32_t_defed


51 
	tut32_t
;

52 
	#__ut32_t_defed


	)

54 #i
__WORDSIZE
 == 64

55 
	tut64_t
;

57 
__exnsi__


58 
	tut64_t
;

65 sigd 
	tt_a8_t
;

66 
	tt_a16_t
;

67 
	tt_a32_t
;

68 #i
__WORDSIZE
 == 64

69 
	tt_a64_t
;

71 
__exnsi__


72 
	tt_a64_t
;

76 
	tut_a8_t
;

77 
	tut_a16_t
;

78 
	tut_a32_t
;

79 #i
__WORDSIZE
 == 64

80 
	tut_a64_t
;

82 
__exnsi__


83 
	tut_a64_t
;

90 sigd 
	tt_8_t
;

91 #i
__WORDSIZE
 == 64

92 
	tt_16_t
;

93 
	tt_32_t
;

94 
	tt_64_t
;

96 
	tt_16_t
;

97 
	tt_32_t
;

98 
__exnsi__


99 
	tt_64_t
;

103 
	tut_8_t
;

104 #i
__WORDSIZE
 == 64

105 
	tut_16_t
;

106 
	tut_32_t
;

107 
	tut_64_t
;

109 
	tut_16_t
;

110 
	tut_32_t
;

111 
__exnsi__


112 
	tut_64_t
;

117 #i
__WORDSIZE
 == 64

118 #ide
___t_defed


119 
	t_t
;

120 
	#___t_defed


	)

122 
	tu_t
;

124 #ide
___t_defed


125 
	t_t
;

126 
	#___t_defed


	)

128 
	tu_t
;

133 #i
__WORDSIZE
 == 64

134 
	ttmax_t
;

135 
	tutmax_t
;

137 
__exnsi__


138 
	ttmax_t
;

139 
__exnsi__


140 
	tutmax_t
;

144 #i
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
## 
L


	)

146 
	#__UINT64_C
(
c
## 
UL


	)

148 
	#__INT64_C
(
c
## 
LL


	)

149 
	#__UINT64_C
(
c
## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #i
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #i
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #i
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #i
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #i
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #i
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 
	#SIZE_MAX
 (4294967295U)

	)

267 #ide
WCHAR_MIN


269 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

270 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

274 
	#WINT_MIN
 (0u)

	)

275 
	#WINT_MAX
 (4294967295u)

	)

278 
	#INT8_C
(
c

	)
c

279 
	#INT16_C
(
c

	)
c

280 
	#INT32_C
(
c

	)
c

281 #i
__WORDSIZE
 == 64

282 
	#INT64_C
(
c
## 
L


	)

284 
	#INT64_C
(
c
## 
LL


	)

288 
	#UINT8_C
(
c

	)
c

289 
	#UINT16_C
(
c

	)
c

290 
	#UINT32_C
(
c
## 
U


	)

291 #i
__WORDSIZE
 == 64

292 
	#UINT64_C
(
c
## 
UL


	)

294 
	#UINT64_C
(
c
## 
ULL


	)

298 #i
__WORDSIZE
 == 64

299 
	#INTMAX_C
(
c
## 
L


	)

300 
	#UINTMAX_C
(
c
## 
UL


	)

302 
	#INTMAX_C
(
c
## 
LL


	)

303 
	#UINTMAX_C
(
c
## 
ULL


	)

	@/usr/include/bits/wchar.h

19 #ide
_BITS_WCHAR_H


20 
	#_BITS_WCHAR_H
 1

	)

33 #ifde
__WCHAR_MAX__


34 
	#__WCHAR_MAX
 
__WCHAR_MAX__


	)

35 #i
L
'\0' - 1 > 0

36 
	#__WCHAR_MAX
 (0xffffffffu + 
L
'\0')

	)

38 
	#__WCHAR_MAX
 (0x7ffffff+ 
L
'\0')

	)

41 #ifde
__WCHAR_MIN__


42 
	#__WCHAR_MIN
 
__WCHAR_MIN__


	)

43 #i
L
'\0' - 1 > 0

44 
	#__WCHAR_MIN
 (
L
'\0' + 0)

	)

46 
	#__WCHAR_MIN
 (-
__WCHAR_MAX
 - 1)

	)

	@/usr/include/bits/wordsize.h

3 #i
defed
 
__x86_64__
 && !defed 
__ILP32__


4 
	#__WORDSIZE
 64

	)

6 
	#__WORDSIZE
 32

	)

9 #ifde
__x86_64__


10 
	#__WORDSIZE_TIME64_COMPAT32
 1

	)

12 
	#__SYSCALL_WORDSIZE
 64

	)

	@/usr/include/features.h

18 #idef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

101 #unde
__USE_ISOC11


102 #unde
__USE_ISOC99


103 #unde
__USE_ISOC95


104 #unde
__USE_ISOCXX11


105 #unde
__USE_POSIX


106 #unde
__USE_POSIX2


107 #unde
__USE_POSIX199309


108 #unde
__USE_POSIX199506


109 #unde
__USE_XOPEN


110 #unde
__USE_XOPEN_EXTENDED


111 #unde
__USE_UNIX98


112 #unde
__USE_XOPEN2K


113 #unde
__USE_XOPEN2KXSI


114 #unde
__USE_XOPEN2K8


115 #unde
__USE_XOPEN2K8XSI


116 #unde
__USE_LARGEFILE


117 #unde
__USE_LARGEFILE64


118 #unde
__USE_FILE_OFFSET64


119 #unde
__USE_BSD


120 #unde
__USE_SVID


121 #unde
__USE_MISC


122 #unde
__USE_ATFILE


123 #unde
__USE_GNU


124 #unde
__USE_REENTRANT


125 #unde
__USE_FORTIFY_LEVEL


126 #unde
__KERNEL_STRICT_NAMES


130 #ide
_LOOSE_KERNEL_NAMES


131 
	#__KERNEL_STRICT_NAMES


	)

141 #i
defed
 
__GNUC__
 && defed 
__GNUC_MINOR__


142 
	#__GNUC_PREREQ
(
maj
, 
m
) \

143 ((
__GNUC__
 << 16+ 
__GNUC_MINOR__
 >((
maj
<< 16+ (
m
))

	)

145 
	#__GNUC_PREREQ
(
maj
, 
m
0

	)

150 #ifde
_GNU_SOURCE


151 #unde
_ISOC95_SOURCE


152 
	#_ISOC95_SOURCE
 1

	)

153 #unde
_ISOC99_SOURCE


154 
	#_ISOC99_SOURCE
 1

	)

155 #unde
_ISOC11_SOURCE


156 
	#_ISOC11_SOURCE
 1

	)

157 #unde
_POSIX_SOURCE


158 
	#_POSIX_SOURCE
 1

	)

159 #unde
_POSIX_C_SOURCE


160 
	#_POSIX_C_SOURCE
 200809L

	)

161 #unde
_XOPEN_SOURCE


162 
	#_XOPEN_SOURCE
 700

	)

163 #unde
_XOPEN_SOURCE_EXTENDED


164 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

165 #unde
_LARGEFILE64_SOURCE


166 
	#_LARGEFILE64_SOURCE
 1

	)

167 #unde
_DEFAULT_SOURCE


168 
	#_DEFAULT_SOURCE
 1

	)

169 #unde
_BSD_SOURCE


170 
	#_BSD_SOURCE
 1

	)

171 #unde
_SVID_SOURCE


172 
	#_SVID_SOURCE
 1

	)

173 #unde
_ATFILE_SOURCE


174 
	#_ATFILE_SOURCE
 1

	)

179 #i(
defed
 
_DEFAULT_SOURCE
 \

180 || (!
defed
 
	g__STRICT_ANSI__
 \

181 && !
defed
 
	g_ISOC99_SOURCE
 \

182 && !
defed
 
	g_POSIX_SOURCE
 && !defed 
	g_POSIX_C_SOURCE
 \

183 && !
defed
 
	g_XOPEN_SOURCE
 \

184 && !
defed
 
	g_BSD_SOURCE
 && !defed 
	g_SVID_SOURCE
))

185 #unde
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

187 #unde
_BSD_SOURCE


188 
	#_BSD_SOURCE
 1

	)

189 #unde
_SVID_SOURCE


190 
	#_SVID_SOURCE
 1

	)

194 #i(
defed
 
_ISOC11_SOURCE
 \

195 || (
defed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

196 
	#__USE_ISOC11
 1

	)

200 #i(
defed
 
_ISOC99_SOURCE
 || defed 
_ISOC11_SOURCE
 \

201 || (
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

202 
	#__USE_ISOC99
 1

	)

206 #i(
defed
 
_ISOC99_SOURCE
 || defed 
_ISOC11_SOURCE
 \

207 || (
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

208 
	#__USE_ISOC95
 1

	)

215 #i((
defed
 
__lulus
 && __cplusplus >= 201103L) \

216 || 
defed
 
__GXX_EXPERIMENTAL_CXX0X__
)

217 
	#__USE_ISOCXX11
 1

	)

223 #ifde
_DEFAULT_SOURCE


224 #i!
defed
 
_POSIX_SOURCE
 && !defed 
_POSIX_C_SOURCE


225 
	#__USE_POSIX_IMPLICITLY
 1

	)

227 #unde
_POSIX_SOURCE


228 
	#_POSIX_SOURCE
 1

	)

229 #unde
_POSIX_C_SOURCE


230 
	#_POSIX_C_SOURCE
 200809L

	)

232 #i((!
defed
 
__STRICT_ANSI__
 || (
_XOPEN_SOURCE
 - 0) >= 500) && \

233 !
defed
 
_POSIX_SOURCE
 && !defed 
_POSIX_C_SOURCE
)

234 
	#_POSIX_SOURCE
 1

	)

235 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

236 
	#_POSIX_C_SOURCE
 2

	)

237 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

238 
	#_POSIX_C_SOURCE
 199506L

	)

239 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

240 
	#_POSIX_C_SOURCE
 200112L

	)

242 
	#_POSIX_C_SOURCE
 200809L

	)

244 
	#__USE_POSIX_IMPLICITLY
 1

	)

247 #i
defed
 
_POSIX_SOURCE
 || 
_POSIX_C_SOURCE
 >1 || defed 
_XOPEN_SOURCE


248 
	#__USE_POSIX
 1

	)

251 #i
defed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || defed 
_XOPEN_SOURCE


252 
	#__USE_POSIX2
 1

	)

255 #i(
_POSIX_C_SOURCE
 - 0) >= 199309L

256 
	#__USE_POSIX199309
 1

	)

259 #i(
_POSIX_C_SOURCE
 - 0) >= 199506L

260 
	#__USE_POSIX199506
 1

	)

263 #i(
_POSIX_C_SOURCE
 - 0) >= 200112L

264 
	#__USE_XOPEN2K
 1

	)

265 #unde
__USE_ISOC95


266 
	#__USE_ISOC95
 1

	)

267 #unde
__USE_ISOC99


268 
	#__USE_ISOC99
 1

	)

271 #i(
_POSIX_C_SOURCE
 - 0) >= 200809L

272 
	#__USE_XOPEN2K8
 1

	)

273 #unde
_ATFILE_SOURCE


274 
	#_ATFILE_SOURCE
 1

	)

277 #ifdef 
_XOPEN_SOURCE


278 
	#__USE_XOPEN
 1

	)

279 #i(
_XOPEN_SOURCE
 - 0) >= 500

280 
	#__USE_XOPEN_EXTENDED
 1

	)

281 
	#__USE_UNIX98
 1

	)

282 #unde
_LARGEFILE_SOURCE


283 
	#_LARGEFILE_SOURCE
 1

	)

284 #i(
_XOPEN_SOURCE
 - 0) >= 600

285 #i(
_XOPEN_SOURCE
 - 0) >= 700

286 
	#__USE_XOPEN2K8
 1

	)

287 
	#__USE_XOPEN2K8XSI
 1

	)

289 
	#__USE_XOPEN2K
 1

	)

290 
	#__USE_XOPEN2KXSI
 1

	)

291 #unde
__USE_ISOC95


292 
	#__USE_ISOC95
 1

	)

293 #unde
__USE_ISOC99


294 
	#__USE_ISOC99
 1

	)

297 #ifde
_XOPEN_SOURCE_EXTENDED


298 
	#__USE_XOPEN_EXTENDED
 1

	)

303 #ifde
_LARGEFILE_SOURCE


304 
	#__USE_LARGEFILE
 1

	)

307 #ifde
_LARGEFILE64_SOURCE


308 
	#__USE_LARGEFILE64
 1

	)

311 #i
defed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

312 
	#__USE_FILE_OFFSET64
 1

	)

315 #i
defed
 
_BSD_SOURCE
 || defed 
_SVID_SOURCE


316 
	#__USE_MISC
 1

	)

319 #ifdef 
_BSD_SOURCE


320 
	#__USE_BSD
 1

	)

323 #ifdef 
_SVID_SOURCE


324 
	#__USE_SVID
 1

	)

327 #ifdef 
_ATFILE_SOURCE


328 
	#__USE_ATFILE
 1

	)

331 #ifdef 
_GNU_SOURCE


332 
	#__USE_GNU
 1

	)

335 #i
defed
 
_REENTRANT
 || defed 
_THREAD_SAFE


336 
	#__USE_REENTRANT
 1

	)

339 #i
defed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

340 && 
__GNUC_PREREQ
 (4, 1&& 
defed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

341 #i
_FORTIFY_SOURCE
 > 1

342 
	#__USE_FORTIFY_LEVEL
 2

	)

344 
	#__USE_FORTIFY_LEVEL
 1

	)

347 
	#__USE_FORTIFY_LEVEL
 0

	)

352 
	~<dc-edef.h
>

360 #unde
__GNU_LIBRARY__


361 
	#__GNU_LIBRARY__
 6

	)

365 
	#__GLIBC__
 2

	)

366 
	#__GLIBC_MINOR__
 19

	)

368 
	#__GLIBC_PREREQ
(
maj
, 
m
) \

369 ((
__GLIBC__
 << 16+ 
__GLIBC_MINOR__
 >((
maj
<< 16+ (
m
))

	)

372 #ide
__ASSEMBLER__


373 #ide
_SYS_CDEFS_H


374 
	~<sys/cdefs.h
>

379 #i
defed
 
__USE_FILE_OFFSET64
 && !defed 
__REDIRECT


380 
	#__USE_LARGEFILE
 1

	)

381 
	#__USE_LARGEFILE64
 1

	)

387 #i
__GNUC_PREREQ
 (2, 7&& 
defed
 
__OPTIMIZE__
 \

388 && !
defed
 
	g__OPTIMIZE_SIZE__
 && !defed 
	g__NO_INLINE__
 \

389 && 
defed
 
	g__ex_le


390 
	#__USE_EXTERN_INLINES
 1

	)

398 
	~<gnu/ubs.h
>

	@/usr/include/gnu/stubs.h

6 #i!
defed
 
__x86_64__


7 
	~<gnu/ubs-32.h
>

9 #i
defed
 
__x86_64__
 && defed 
__LP64__


10 
	~<gnu/ubs-64.h
>

12 #i
defed
 
__x86_64__
 && defed 
__ILP32__


13 
	~<gnu/ubs-x32.h
>

	@/usr/include/stdc-predef.h

18 #idef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde
__GCC_IEC_559


37 #i
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde
__GCC_IEC_559_COMPLEX


45 #i
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

54 
	#__STDC_ISO_10646__
 201103L

	)

57 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/sys/cdefs.h

18 #idef 
_SYS_CDEFS_H


19 
	#_SYS_CDEFS_H
 1

	)

22 #ide
_FEATURES_H


23 
	~<us.h
>

29 #i
defed
 
__GNUC__
 && !defed 
__STDC__


34 #unde
__P


35 #unde
__PMT


37 #ifde
__GNUC__


41 #i
__GNUC_PREREQ
 (4, 6&& !
defed
 
_LIBC


42 
	#__LEAF
 , 
__af__


	)

43 
	#__LEAF_ATTR
 
	`__ibu__
 ((
__af__
))

	)

45 
	#__LEAF


	)

46 
	#__LEAF_ATTR


	)

54 #i!
defed
 
__lulus
 && 
__GNUC_PREREQ
 (3, 3)

55 
	#__THROW
 
	`__ibu__
 ((
__nhrow__
 
__LEAF
))

	)

56 
	#__THROWNL
 
	`__ibu__
 ((
__nhrow__
))

	)

57 
	#__NTH
(
f

	`__ibu__
 ((
__nhrow__
 
__LEAF
)
	)
fct

59 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (2,8)

60 
	#__THROW
 
	`throw
 ()

	)

61 
	#__THROWNL
 
	`throw
 ()

	)

62 
	#__NTH
(
f

__LEAF_ATTR
 f 
	`throw
 ()

	)

64 
	#__THROW


	)

65 
	#__THROWNL


	)

66 
	#__NTH
(
f

	)
fct

72 
	#__le


	)

74 
	#__THROW


	)

75 
	#__THROWNL


	)

76 
	#__NTH
(
f

	)
fct

82 
	#__P
(
gs

	)
args

83 
	#__PMT
(
gs

	)
args

88 
	#__CONCAT
(
x
,
y
x ## 
	)
y

89 
	#__STRING
(
x
#x

	)

92 
	#__r_t
 *

	)

93 
	#__lg_doub_t
 

	)

97 #ifdef 
__lulus


98 
	#__BEGIN_DECLS
 "C" {

	)

99 
	#__END_DECLS
 }

	)

101 
	#__BEGIN_DECLS


	)

102 
	#__END_DECLS


	)

111 #i
defed
 
__lulus
 && defed 
_GLIBCPP_USE_NAMESPACES


112 
	#__BEGIN_NAMESPACE_STD
 
mea
 
d
 {

	)

113 
	#__END_NAMESPACE_STD
 }

	)

114 
	#__USING_NAMESPACE_STD
(
me

usg
 
d
::me;

	)

115 
	#__BEGIN_NAMESPACE_C99
 
mea
 
__c99
 {

	)

116 
	#__END_NAMESPACE_C99
 }

	)

117 
	#__USING_NAMESPACE_C99
(
me

usg
 
__c99
::me;

	)

122 
	#__BEGIN_NAMESPACE_STD


	)

123 
	#__END_NAMESPACE_STD


	)

124 
	#__USING_NAMESPACE_STD
(
me
)

	)

125 
	#__BEGIN_NAMESPACE_C99


	)

126 
	#__END_NAMESPACE_C99


	)

127 
	#__USING_NAMESPACE_C99
(
me
)

	)

132 
	#__bos
(
r

	`__but_obje_size
 (r, 
__USE_FORTIFY_LEVEL
 > 1)

	)

133 
	#__bos0
(
r

	`__but_obje_size
 (r, 0)

	)

134 
	#__ftify_funi
 
__ex_ways_le
 
__ibu_tificl__


	)

136 #i
__GNUC_PREREQ
 (4,3)

137 
	#__wnde
(
me
, 
msg
) \

138 
	`me
 (
	`__ibu__
((
	`__wng__
 (
msg
)))

	)

139 
	#__wǉr
(
msg

	`__ibu__
((
	`__wng__
 (msg)))

	)

140 
	#__rde
(
me
, 
msg
) \

141 
	`me
 (
	`__ibu__
((
	`__r__
 (
msg
)))

	)

143 
	#__wnde
(
me
, 
msg

	`me
 ()

	)

144 
	#__wǉr
(
msg
)

	)

145 
	#__rde
(
me
, 
msg

	`me
 ()

	)

149 #i
__GNUC_PREREQ
 (2,97)

151 
	#__exr
 []

	)

153 #ifde
__GNUC__


154 
	#__exr
 [0]

	)

156 #i
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

157 
	#__exr
 []

	)

160 
	#__exr
 [1]

	)

176 #i
defed
 
__GNUC__
 && __GNUC__ >= 2

178 
	#__REDIRECT
(
me
, 
o
, 
s
m
	`__asm__
 (
	`__ASMNAME
 (#s))

	)

179 #ifde
__lulus


180 
	#__REDIRECT_NTH
(
me
, 
o
, 
s
) \

181 
me
 
o
 
__THROW
 
	`__asm__
 (
	`__ASMNAME
 (#s))

	)

182 
	#__REDIRECT_NTHNL
(
me
, 
o
, 
s
) \

183 
me
 
o
 
__THROWNL
 
	`__asm__
 (
	`__ASMNAME
 (#s))

	)

185 
	#__REDIRECT_NTH
(
me
, 
o
, 
s
) \

186 
me
 
o
 
	`__asm__
 (
	`__ASMNAME
 (#s)
__THROW


	)

187 
	#__REDIRECT_NTHNL
(
me
, 
o
, 
s
) \

188 
me
 
o
 
	`__asm__
 (
	`__ASMNAME
 (#s)
__THROWNL


	)

190 
	#__ASMNAME
(
ame

	`__ASMNAME2
 (
__USER_LABEL_PREFIX__
, cme)

	)

191 
	#__ASMNAME2
(
efix
, 
ame

	`__STRING
 (efix
	)
cname

204 #i!
defed
 
__GNUC__
 || __GNUC__ < 2

205 
	#__ibu__
(
xyz


	)

211 #i
__GNUC_PREREQ
 (2,96)

212 
	#__ibu_mloc__
 
	`__ibu__
 ((
__mloc__
))

	)

214 
	#__ibu_mloc__


	)

219 #i
__GNUC_PREREQ
 (4, 3)

220 
	#__ibu_loc_size__
(
ms
) \

221 
	`__ibu__
 ((
__loc_size__
 
ms
))

	)

223 
	#__ibu_loc_size__
(
ms


	)

229 #i
__GNUC_PREREQ
 (2,96)

230 
	#__ibu_pu__
 
	`__ibu__
 ((
__pu__
))

	)

232 
	#__ibu_pu__


	)

236 #i
__GNUC_PREREQ
 (2,5)

237 
	#__ibu_cڡ__
 
	`__ibu__
 ((
__cڡ__
))

	)

239 
	#__ibu_cڡ__


	)

245 #i
__GNUC_PREREQ
 (3,1)

246 
	#__ibu_ud__
 
	`__ibu__
 ((
__ud__
))

	)

247 
	#__ibu_nole__
 
	`__ibu__
 ((
__nole__
))

	)

249 
	#__ibu_ud__
 
	`__ibu__
 ((
__unud__
))

	)

250 
	#__ibu_nole__


	)

254 #i
__GNUC_PREREQ
 (3,2)

255 
	#__ibu_dd__
 
	`__ibu__
 ((
__dd__
))

	)

257 
	#__ibu_dd__


	)

266 #i
__GNUC_PREREQ
 (2,8)

267 
	#__ibu_fm_g__
(
x

	`__ibu__
 ((
	`__fm_g__
 (x)))

	)

269 
	#__ibu_fm_g__
(
x


	)

276 #i
__GNUC_PREREQ
 (2,97)

277 
	#__ibu_fm_rfm__
(
a
,
b
) \

278 
	`__ibu__
 ((
	`__fm__
 (
__rfm__
, 
a
, 
b
)))

	)

280 
	#__ibu_fm_rfm__
(
a
,
b


	)

285 #i
__GNUC_PREREQ
 (3,3)

286 
	#__nnu
(
ms

	`__ibu__
 ((
__nnu__
ams))

	)

288 
	#__nnu
(
ms
)

	)

293 #i
__GNUC_PREREQ
 (3,4)

294 
	#__ibu_wn_unud_su__
 \

295 
	`__ibu__
 ((
__wn_unud_su__
))

	)

296 #i
__USE_FORTIFY_LEVEL
 > 0

297 
	#__wur
 
__ibu_wn_unud_su__


	)

300 
	#__ibu_wn_unud_su__


	)

302 #ide
__wur


303 
	#__wur


	)

307 #i
__GNUC_PREREQ
 (3,2)

308 
	#__ways_le
 
__le
 
	`__ibu__
 ((
__ways_le__
))

	)

310 
	#__ways_le
 
__le


	)

315 #i
__GNUC_PREREQ
 (4,3)

316 
	#__ibu_tificl__
 
	`__ibu__
 ((
__tificl__
))

	)

318 
	#__ibu_tificl__


	)

321 #ifde
__GNUC__


326 #i
defed
 
__GNUC_STDC_INLINE__
 || defed 
__GNUC_GNU_INLINE__


327 
	#__ex_le
 
__le
 
	`__ibu__
 ((
__gnu_le__
))

	)

328 
	#__ex_ways_le
 \

329 
__ways_le
 
	`__ibu__
 ((
__gnu_le__
))

	)

331 
	#__ex_le
 
__le


	)

332 
	#__ex_ways_le
 
__ways_le


	)

335 
	#__ex_le


	)

336 
	#__ex_ways_le


	)

341 #i
__GNUC_PREREQ
 (4,3)

342 
	#__va_g_ck
(
	`__but_va_g_ck
 ()

	)

343 
	#__va_g_ck_n
(
	`__but_va_g_ck_n
 ()

	)

350 #i!
__GNUC_PREREQ
 (2,8)

351 
	#__exnsi__


	)

355 #i!
__GNUC_PREREQ
 (2,92)

356 
	#__ri


	)

362 #i
__GNUC_PREREQ
 (3,1&& !
defed
 
__GNUG__


363 
	#__ri_r
 
__ri


	)

365 #ifde
__GNUC__


366 
	#__ri_r


	)

368 #i
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

369 
	#__ri_r
 
ri


	)

372 
	#__ri_r


	)

377 #i
__GNUC__
 >= 3

378 
	#__glibc_uiky
(
cd

	`__but_ex
 ((cd), 0)

	)

379 
	#__glibc_liky
(
cd

	`__but_ex
 ((cd), 1)

	)

381 
	#__glibc_uiky
(
cd
(cd)

	)

382 
	#__glibc_liky
(
cd
(cd)

	)

385 
	~<bs/wdsize.h
>

387 #i
defed
 
__LONG_DOUBLE_MATH_OPTIONAL
 && defed 
__NO_LONG_DOUBLE_MATH


388 
	#__LDBL_COMPAT
 1

	)

389 #ifde
__REDIRECT


390 
	#__LDBL_REDIR1
(
me
, 
o
, 
s

	`__REDIRECT
 (me,ro,ls)

	)

391 
	#__LDBL_REDIR
(
me
, 
o
) \

392 
	`__LDBL_REDIR1
 (
me
, 
o
, 
__dbl_
##me)

	)

393 
	#__LDBL_REDIR1_NTH
(
me
, 
o
, 
s

	`__REDIRECT_NTH
 (me,ro,ls)

	)

394 
	#__LDBL_REDIR_NTH
(
me
, 
o
) \

395 
	`__LDBL_REDIR1_NTH
 (
me
, 
o
, 
__dbl_
##me)

	)

396 
	#__LDBL_REDIR1_DECL
(
me
, 
s
) \

397 
	`__tyof
 (
me
m
	`__asm
 (
	`__ASMNAME
 (#s));

	)

398 
	#__LDBL_REDIR_DECL
(
me
) \

399 
	`__tyof
 (
me
m
	`__asm
 (
	`__ASMNAME
 ("__dbl_" #me));

	)

400 
	#__REDIRECT_LDBL
(
me
, 
o
, 
s
) \

401 
	`__LDBL_REDIR1
 (
me
, 
o
, 
__dbl_
##
s
)

	)

402 
	#__REDIRECT_NTH_LDBL
(
me
, 
o
, 
s
) \

403 
	`__LDBL_REDIR1_NTH
 (
me
, 
o
, 
__dbl_
##
s
)

	)

406 #i!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT


407 
	#__LDBL_REDIR1
(
me
, 
o
, 
s
m
	)
proto

408 
	#__LDBL_REDIR
(
me
, 
o
m
	)
proto

409 
	#__LDBL_REDIR1_NTH
(
me
, 
o
, 
s
m
__THROW


	)

410 
	#__LDBL_REDIR_NTH
(
me
, 
o
m
__THROW


	)

411 
	#__LDBL_REDIR_DECL
(
me
)

	)

412 #ifde
__REDIRECT


413 
	#__REDIRECT_LDBL
(
me
, 
o
, 
s

	`__REDIRECT
 (me,ro,ls)

	)

414 
	#__REDIRECT_NTH_LDBL
(
me
, 
o
, 
s
) \

415 
	`__REDIRECT_NTH
 (
me
, 
o
, 
s
)

	)

	@/usr/include/gnu/stubs-32.h

6 #ifde
_LIBC


7 #r 
Alitis
 
may
 
n
 
defe
 
the
 
mao
 
_LIBC


10 
	#__ub_chags


	)

11 
	#__ub_ach


	)

12 
	#__ub_fchags


	)

13 
	#__ub_fdach


	)

14 
	#__ub_gy


	)

15 
	#__ub_lchmod


	)

16 
	#__ub_voke


	)

17 
	#__ub_og


	)

18 
	#__ub_sigtu


	)

19 
	#__ub_sk


	)

20 
	#__ub_ty


	)

	@/usr/include/gnu/stubs-64.h

6 #ifde
_LIBC


7 #r 
Alitis
 
may
 
n
 
defe
 
the
 
mao
 
_LIBC


10 
	#__ub_bdush


	)

11 
	#__ub_chags


	)

12 
	#__ub_ach


	)

13 
	#__ub_fchags


	)

14 
	#__ub_fdach


	)

15 
	#__ub_gmsg


	)

16 
	#__ub_gy


	)

17 
	#__ub_lchmod


	)

18 
	#__ub_putmsg


	)

19 
	#__ub_voke


	)

20 
	#__ub_og


	)

21 
	#__ub_sigtu


	)

22 
	#__ub_sk


	)

23 
	#__ub_ty


	)

	@/usr/include/gnu/stubs-x32.h

6 #ifde
_LIBC


7 #r 
Alitis
 
may
 
n
 
defe
 
the
 
mao
 
_LIBC


10 
	#__ub_bdush


	)

11 
	#__ub_chags


	)

12 
	#__ub__modu


	)

13 
	#__ub_ach


	)

14 
	#__ub_fchags


	)

15 
	#__ub_fdach


	)

16 
	#__ub_g_kl_syms


	)

17 
	#__ub_gmsg


	)

18 
	#__ub_gy


	)

19 
	#__ub_lchmod


	)

20 
	#__ub_nfsrvl


	)

21 
	#__ub_putmsg


	)

22 
	#__ub_quy_modu


	)

23 
	#__ub_voke


	)

24 
	#__ub_og


	)

25 
	#__ub_sigtu


	)

26 
	#__ub_sk


	)

27 
	#__ub_ty


	)

28 
	#__ub_ulib


	)

	@
1
.
1
/usr/include
150
2921
inc/misc.h
inc/ringbuf.h
inc/stm32f4xx_adc.h
inc/stm32f4xx_can.h
inc/stm32f4xx_crc.h
inc/stm32f4xx_cryp.h
inc/stm32f4xx_dac.h
inc/stm32f4xx_dbgmcu.h
inc/stm32f4xx_dcmi.h
inc/stm32f4xx_dma.h
inc/stm32f4xx_dma2d.h
inc/stm32f4xx_exti.h
inc/stm32f4xx_flash.h
inc/stm32f4xx_flash_ramfunc.h
inc/stm32f4xx_fmc.h
inc/stm32f4xx_fsmc.h
inc/stm32f4xx_gpio.h
inc/stm32f4xx_hash.h
inc/stm32f4xx_i2c.h
inc/stm32f4xx_iwdg.h
inc/stm32f4xx_ltdc.h
inc/stm32f4xx_pwr.h
inc/stm32f4xx_rcc.h
inc/stm32f4xx_rng.h
inc/stm32f4xx_rtc.h
inc/stm32f4xx_sai.h
inc/stm32f4xx_sdio.h
inc/stm32f4xx_spi.h
inc/stm32f4xx_syscfg.h
inc/stm32f4xx_tim.h
inc/stm32f4xx_usart.h
inc/stm32f4xx_wwdg.h
misc.c
misc.h
src/misc.c
src/ringbuf.c
src/stm32f4xx_adc.c
src/stm32f4xx_can.c
src/stm32f4xx_crc.c
src/stm32f4xx_cryp.c
src/stm32f4xx_cryp_aes.c
src/stm32f4xx_cryp_des.c
src/stm32f4xx_cryp_tdes.c
src/stm32f4xx_dac.c
src/stm32f4xx_dbgmcu.c
src/stm32f4xx_dcmi.c
src/stm32f4xx_dma.c
src/stm32f4xx_dma2d.c
src/stm32f4xx_exti.c
src/stm32f4xx_flash.c
src/stm32f4xx_flash_ramfunc.c
src/stm32f4xx_fmc.c
src/stm32f4xx_fsmc.c
src/stm32f4xx_gpio.c
src/stm32f4xx_hash.c
src/stm32f4xx_hash_md5.c
src/stm32f4xx_hash_sha1.c
src/stm32f4xx_i2c.c
src/stm32f4xx_iwdg.c
src/stm32f4xx_ltdc.c
src/stm32f4xx_pwr.c
src/stm32f4xx_rcc.c
src/stm32f4xx_rng.c
src/stm32f4xx_rtc.c
src/stm32f4xx_sai.c
src/stm32f4xx_sdio.c
src/stm32f4xx_spi.c
src/stm32f4xx_syscfg.c
src/stm32f4xx_tim.c
src/stm32f4xx_usart.c
src/stm32f4xx_wwdg.c
stm32f4xx.h
stm32f4xx_adc.c
stm32f4xx_adc.h
stm32f4xx_can.c
stm32f4xx_can.h
stm32f4xx_conf.h
stm32f4xx_crc.c
stm32f4xx_crc.h
stm32f4xx_cryp.c
stm32f4xx_cryp.h
stm32f4xx_cryp_aes.c
stm32f4xx_cryp_des.c
stm32f4xx_cryp_tdes.c
stm32f4xx_dac.c
stm32f4xx_dac.h
stm32f4xx_dbgmcu.c
stm32f4xx_dbgmcu.h
stm32f4xx_dcmi.c
stm32f4xx_dcmi.h
stm32f4xx_dma.c
stm32f4xx_dma.h
stm32f4xx_dma2d.c
stm32f4xx_dma2d.h
stm32f4xx_exti.c
stm32f4xx_exti.h
stm32f4xx_flash.c
stm32f4xx_flash.h
stm32f4xx_flash_ramfunc.c
stm32f4xx_flash_ramfunc.h
stm32f4xx_fmc.c
stm32f4xx_fmc.h
stm32f4xx_fsmc.h
stm32f4xx_gpio.c
stm32f4xx_gpio.h
stm32f4xx_hash.c
stm32f4xx_hash.h
stm32f4xx_hash_md5.c
stm32f4xx_hash_sha1.c
stm32f4xx_i2c.c
stm32f4xx_i2c.h
stm32f4xx_iwdg.c
stm32f4xx_iwdg.h
stm32f4xx_ltdc.c
stm32f4xx_ltdc.h
stm32f4xx_pwr.c
stm32f4xx_pwr.h
stm32f4xx_rcc.c
stm32f4xx_rcc.h
stm32f4xx_rng.c
stm32f4xx_rng.h
stm32f4xx_rtc.c
stm32f4xx_rtc.h
stm32f4xx_sai.c
stm32f4xx_sai.h
stm32f4xx_sdio.c
stm32f4xx_sdio.h
stm32f4xx_spi.c
stm32f4xx_spi.h
stm32f4xx_syscfg.c
stm32f4xx_syscfg.h
stm32f4xx_tim.c
stm32f4xx_tim.h
stm32f4xx_usart.c
stm32f4xx_usart.h
stm32f4xx_wwdg.c
stm32f4xx_wwdg.h
system_stm32f4xx.c
system_stm32f4xx.h
/usr/include/assert.h
/usr/include/stdint.h
/usr/include/bits/wchar.h
/usr/include/bits/wordsize.h
/usr/include/features.h
/usr/include/gnu/stubs.h
/usr/include/stdc-predef.h
/usr/include/sys/cdefs.h
/usr/include/gnu/stubs-32.h
/usr/include/gnu/stubs-64.h
/usr/include/gnu/stubs-x32.h
