
freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bd8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08006d78  08006d78  00016d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ea4  08006ea4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006ea4  08006ea4  00016ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006eac  08006eac  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006eac  08006eac  00016eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006eb0  08006eb0  00016eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f20  20000074  08006f28  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f94  08006f28  00024f94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015eb7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031c7  00000000  00000000  00035f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  00039128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  0003a1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004788  00000000  00000000  0003b150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000132ae  00000000  00000000  0003f8d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d66c  00000000  00000000  00052b86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f01f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c34  00000000  00000000  000f0244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006d60 	.word	0x08006d60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006d60 	.word	0x08006d60

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000588:	f000 fb6a 	bl	8000c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058c:	f000 f834 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000590:	f000 f92c 	bl	80007ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000594:	f000 f90a 	bl	80007ac <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000598:	f000 f8de 	bl	8000758 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800059c:	f000 f88a 	bl	80006b4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
HAL_ADC_Start_DMA(&hadc1, valueAdc, 500);
 80005a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005a4:	490c      	ldr	r1, [pc, #48]	; (80005d8 <main+0x54>)
 80005a6:	480d      	ldr	r0, [pc, #52]	; (80005dc <main+0x58>)
 80005a8:	f000 fc10 	bl	8000dcc <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005ac:	f002 fe20 	bl	80031f0 <osKernelInitialize>
  * in the root directory of this software component.
  * If no LICENSE file comes with this software, it is provided AS-IS.
  *
  ******************************************************************************
  */
  TaskAHandle=osThreadNew(functionA, 0, &TaskA_attributes);
 80005b0:	4a0b      	ldr	r2, [pc, #44]	; (80005e0 <main+0x5c>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	480b      	ldr	r0, [pc, #44]	; (80005e4 <main+0x60>)
 80005b6:	f002 fe65 	bl	8003284 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a0a      	ldr	r2, [pc, #40]	; (80005e8 <main+0x64>)
 80005be:	6013      	str	r3, [r2, #0]
  TaskBHandle=osThreadNew(functionB, 0, &TaskB_attributes);
 80005c0:	4a0a      	ldr	r2, [pc, #40]	; (80005ec <main+0x68>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	480a      	ldr	r0, [pc, #40]	; (80005f0 <main+0x6c>)
 80005c6:	f002 fe5d 	bl	8003284 <osThreadNew>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a09      	ldr	r2, [pc, #36]	; (80005f4 <main+0x70>)
 80005ce:	6013      	str	r3, [r2, #0]
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 80005d0:	f002 fe32 	bl	8003238 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <main+0x50>
 80005d6:	bf00      	nop
 80005d8:	20000184 	.word	0x20000184
 80005dc:	20000090 	.word	0x20000090
 80005e0:	08006da4 	.word	0x08006da4
 80005e4:	08000821 	.word	0x08000821
 80005e8:	2000017c 	.word	0x2000017c
 80005ec:	08006dc8 	.word	0x08006dc8
 80005f0:	0800085d 	.word	0x0800085d
 80005f4:	20000180 	.word	0x20000180

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	; 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0320 	add.w	r3, r7, #32
 8000602:	2230      	movs	r2, #48	; 0x30
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f005 fca1 	bl	8005f4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	4b22      	ldr	r3, [pc, #136]	; (80006ac <SystemClock_Config+0xb4>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <SystemClock_Config+0xb4>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	; 0x40
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <SystemClock_Config+0xb4>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000638:	2300      	movs	r3, #0
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	4b1c      	ldr	r3, [pc, #112]	; (80006b0 <SystemClock_Config+0xb8>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a1b      	ldr	r2, [pc, #108]	; (80006b0 <SystemClock_Config+0xb8>)
 8000642:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <SystemClock_Config+0xb8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000654:	2302      	movs	r3, #2
 8000656:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065c:	2310      	movs	r3, #16
 800065e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000660:	2300      	movs	r3, #0
 8000662:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fd73 	bl	8002154 <HAL_RCC_OscConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000674:	f000 f8fc 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000678:	230f      	movs	r3, #15
 800067a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f001 ffd6 	bl	8002644 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800069e:	f000 f8e7 	bl	8000870 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ba:	463b      	mov	r3, r7
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006c6:	4b21      	ldr	r3, [pc, #132]	; (800074c <MX_ADC1_Init+0x98>)
 80006c8:	4a21      	ldr	r2, [pc, #132]	; (8000750 <MX_ADC1_Init+0x9c>)
 80006ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80006cc:	4b1f      	ldr	r3, [pc, #124]	; (800074c <MX_ADC1_Init+0x98>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006d2:	4b1e      	ldr	r3, [pc, #120]	; (800074c <MX_ADC1_Init+0x98>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80006d8:	4b1c      	ldr	r3, [pc, #112]	; (800074c <MX_ADC1_Init+0x98>)
 80006da:	2200      	movs	r2, #0
 80006dc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006de:	4b1b      	ldr	r3, [pc, #108]	; (800074c <MX_ADC1_Init+0x98>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006e4:	4b19      	ldr	r3, [pc, #100]	; (800074c <MX_ADC1_Init+0x98>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <MX_ADC1_Init+0x98>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <MX_ADC1_Init+0x98>)
 80006f4:	4a17      	ldr	r2, [pc, #92]	; (8000754 <MX_ADC1_Init+0xa0>)
 80006f6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <MX_ADC1_Init+0x98>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <MX_ADC1_Init+0x98>)
 8000700:	2201      	movs	r2, #1
 8000702:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <MX_ADC1_Init+0x98>)
 8000706:	2201      	movs	r2, #1
 8000708:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800070c:	4b0f      	ldr	r3, [pc, #60]	; (800074c <MX_ADC1_Init+0x98>)
 800070e:	2201      	movs	r2, #1
 8000710:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000712:	480e      	ldr	r0, [pc, #56]	; (800074c <MX_ADC1_Init+0x98>)
 8000714:	f000 fb16 	bl	8000d44 <HAL_ADC_Init>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800071e:	f000 f8a7 	bl	8000870 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000722:	2300      	movs	r3, #0
 8000724:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000726:	2301      	movs	r3, #1
 8000728:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800072a:	2300      	movs	r3, #0
 800072c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800072e:	463b      	mov	r3, r7
 8000730:	4619      	mov	r1, r3
 8000732:	4806      	ldr	r0, [pc, #24]	; (800074c <MX_ADC1_Init+0x98>)
 8000734:	f000 fc58 	bl	8000fe8 <HAL_ADC_ConfigChannel>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800073e:	f000 f897 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	3710      	adds	r7, #16
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	20000090 	.word	0x20000090
 8000750:	40012000 	.word	0x40012000
 8000754:	0f000001 	.word	0x0f000001

08000758 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800075c:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 800075e:	4a12      	ldr	r2, [pc, #72]	; (80007a8 <MX_USART1_UART_Init+0x50>)
 8000760:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000762:	4b10      	ldr	r3, [pc, #64]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000764:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000768:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 800077e:	220c      	movs	r2, #12
 8000780:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000782:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000790:	f002 f938 	bl	8002a04 <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800079a:	f000 f869 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000138 	.word	0x20000138
 80007a8:	40011000 	.word	0x40011000

080007ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_DMA_Init+0x3c>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	4a0b      	ldr	r2, [pc, #44]	; (80007e8 <MX_DMA_Init+0x3c>)
 80007bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007c0:	6313      	str	r3, [r2, #48]	; 0x30
 80007c2:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_DMA_Init+0x3c>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2105      	movs	r1, #5
 80007d2:	2038      	movs	r0, #56	; 0x38
 80007d4:	f000 ff93 	bl	80016fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007d8:	2038      	movs	r0, #56	; 0x38
 80007da:	f000 ffac 	bl	8001736 <HAL_NVIC_EnableIRQ>

}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800

080007ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <MX_GPIO_Init+0x30>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a08      	ldr	r2, [pc, #32]	; (800081c <MX_GPIO_Init+0x30>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b06      	ldr	r3, [pc, #24]	; (800081c <MX_GPIO_Init+0x30>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800

08000820 <functionA>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_functionA */
void functionA(void *argument)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
  	for(int i=0;i<500;i++)
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	e00d      	b.n	800084a <functionA+0x2a>
  	{
  		printf("%d\n",valueAdc[i]);
 800082e:	4a09      	ldr	r2, [pc, #36]	; (8000854 <functionA+0x34>)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000836:	4619      	mov	r1, r3
 8000838:	4807      	ldr	r0, [pc, #28]	; (8000858 <functionA+0x38>)
 800083a:	f005 fc25 	bl	8006088 <iprintf>
  		osDelay(1);
 800083e:	2001      	movs	r0, #1
 8000840:	f002 fdb2 	bl	80033a8 <osDelay>
  	for(int i=0;i<500;i++)
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	3301      	adds	r3, #1
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000850:	dbed      	blt.n	800082e <functionA+0xe>
 8000852:	e7e9      	b.n	8000828 <functionA+0x8>
 8000854:	20000184 	.word	0x20000184
 8000858:	08006d88 	.word	0x08006d88

0800085c <functionB>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_functionB */
void functionB(void *argument)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN functionB */

  /* Infinite loop */
  /* USER CODE END functionB */
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	e7fe      	b.n	8000878 <Error_Handler+0x8>
	...

0800087c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b12      	ldr	r3, [pc, #72]	; (80008d0 <HAL_MspInit+0x54>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088a:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <HAL_MspInit+0x54>)
 800088c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000890:	6453      	str	r3, [r2, #68]	; 0x44
 8000892:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <HAL_MspInit+0x54>)
 8000894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <HAL_MspInit+0x54>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	4a0a      	ldr	r2, [pc, #40]	; (80008d0 <HAL_MspInit+0x54>)
 80008a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ac:	6413      	str	r3, [r2, #64]	; 0x40
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <HAL_MspInit+0x54>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	210f      	movs	r1, #15
 80008be:	f06f 0001 	mvn.w	r0, #1
 80008c2:	f000 ff1c 	bl	80016fe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800

080008d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08a      	sub	sp, #40	; 0x28
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a2f      	ldr	r2, [pc, #188]	; (80009b0 <HAL_ADC_MspInit+0xdc>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d157      	bne.n	80009a6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	613b      	str	r3, [r7, #16]
 80008fa:	4b2e      	ldr	r3, [pc, #184]	; (80009b4 <HAL_ADC_MspInit+0xe0>)
 80008fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fe:	4a2d      	ldr	r2, [pc, #180]	; (80009b4 <HAL_ADC_MspInit+0xe0>)
 8000900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000904:	6453      	str	r3, [r2, #68]	; 0x44
 8000906:	4b2b      	ldr	r3, [pc, #172]	; (80009b4 <HAL_ADC_MspInit+0xe0>)
 8000908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	4b27      	ldr	r3, [pc, #156]	; (80009b4 <HAL_ADC_MspInit+0xe0>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	4a26      	ldr	r2, [pc, #152]	; (80009b4 <HAL_ADC_MspInit+0xe0>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6313      	str	r3, [r2, #48]	; 0x30
 8000922:	4b24      	ldr	r3, [pc, #144]	; (80009b4 <HAL_ADC_MspInit+0xe0>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800092e:	2301      	movs	r3, #1
 8000930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000932:	2303      	movs	r3, #3
 8000934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	481d      	ldr	r0, [pc, #116]	; (80009b8 <HAL_ADC_MspInit+0xe4>)
 8000942:	f001 fa83 	bl	8001e4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000946:	4b1d      	ldr	r3, [pc, #116]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000948:	4a1d      	ldr	r2, [pc, #116]	; (80009c0 <HAL_ADC_MspInit+0xec>)
 800094a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800094c:	4b1b      	ldr	r3, [pc, #108]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 800094e:	2200      	movs	r2, #0
 8000950:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000952:	4b1a      	ldr	r3, [pc, #104]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000958:	4b18      	ldr	r3, [pc, #96]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800095e:	4b17      	ldr	r3, [pc, #92]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000960:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000964:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000966:	4b15      	ldr	r3, [pc, #84]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000968:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800096c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800096e:	4b13      	ldr	r3, [pc, #76]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000970:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000974:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000976:	4b11      	ldr	r3, [pc, #68]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000978:	f44f 7280 	mov.w	r2, #256	; 0x100
 800097c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800097e:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000980:	2200      	movs	r2, #0
 8000982:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000984:	4b0d      	ldr	r3, [pc, #52]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 8000986:	2200      	movs	r2, #0
 8000988:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800098a:	480c      	ldr	r0, [pc, #48]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 800098c:	f000 feee 	bl	800176c <HAL_DMA_Init>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000996:	f7ff ff6b 	bl	8000870 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a07      	ldr	r2, [pc, #28]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 800099e:	639a      	str	r2, [r3, #56]	; 0x38
 80009a0:	4a06      	ldr	r2, [pc, #24]	; (80009bc <HAL_ADC_MspInit+0xe8>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009a6:	bf00      	nop
 80009a8:	3728      	adds	r7, #40	; 0x28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40012000 	.word	0x40012000
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020000 	.word	0x40020000
 80009bc:	200000d8 	.word	0x200000d8
 80009c0:	40026410 	.word	0x40026410

080009c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08a      	sub	sp, #40	; 0x28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a19      	ldr	r2, [pc, #100]	; (8000a48 <HAL_UART_MspInit+0x84>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d12c      	bne.n	8000a40 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	613b      	str	r3, [r7, #16]
 80009ea:	4b18      	ldr	r3, [pc, #96]	; (8000a4c <HAL_UART_MspInit+0x88>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	4a17      	ldr	r2, [pc, #92]	; (8000a4c <HAL_UART_MspInit+0x88>)
 80009f0:	f043 0310 	orr.w	r3, r3, #16
 80009f4:	6453      	str	r3, [r2, #68]	; 0x44
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <HAL_UART_MspInit+0x88>)
 80009f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fa:	f003 0310 	and.w	r3, r3, #16
 80009fe:	613b      	str	r3, [r7, #16]
 8000a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <HAL_UART_MspInit+0x88>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	4a10      	ldr	r2, [pc, #64]	; (8000a4c <HAL_UART_MspInit+0x88>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6313      	str	r3, [r2, #48]	; 0x30
 8000a12:	4b0e      	ldr	r3, [pc, #56]	; (8000a4c <HAL_UART_MspInit+0x88>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a1e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a24:	2302      	movs	r3, #2
 8000a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a30:	2307      	movs	r3, #7
 8000a32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4805      	ldr	r0, [pc, #20]	; (8000a50 <HAL_UART_MspInit+0x8c>)
 8000a3c:	f001 fa06 	bl	8001e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a40:	bf00      	nop
 8000a42:	3728      	adds	r7, #40	; 0x28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40011000 	.word	0x40011000
 8000a4c:	40023800 	.word	0x40023800
 8000a50:	40020000 	.word	0x40020000

08000a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <NMI_Handler+0x4>

08000a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a5e:	e7fe      	b.n	8000a5e <HardFault_Handler+0x4>

08000a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a64:	e7fe      	b.n	8000a64 <MemManage_Handler+0x4>

08000a66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a66:	b480      	push	{r7}
 8000a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a6a:	e7fe      	b.n	8000a6a <BusFault_Handler+0x4>

08000a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a70:	e7fe      	b.n	8000a70 <UsageFault_Handler+0x4>

08000a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a84:	f000 f93e 	bl	8000d04 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000a88:	f004 f8c6 	bl	8004c18 <xTaskGetSchedulerState>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d001      	beq.n	8000a96 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000a92:	f004 feb1 	bl	80057f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000aa0:	4802      	ldr	r0, [pc, #8]	; (8000aac <DMA2_Stream0_IRQHandler+0x10>)
 8000aa2:	f000 ff69 	bl	8001978 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200000d8 	.word	0x200000d8

08000ab0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]
 8000ac0:	e00a      	b.n	8000ad8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ac2:	f3af 8000 	nop.w
 8000ac6:	4601      	mov	r1, r0
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	1c5a      	adds	r2, r3, #1
 8000acc:	60ba      	str	r2, [r7, #8]
 8000ace:	b2ca      	uxtb	r2, r1
 8000ad0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	617b      	str	r3, [r7, #20]
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	dbf0      	blt.n	8000ac2 <_read+0x12>
  }

  return len;
 8000ae0:	687b      	ldr	r3, [r7, #4]
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <_close>:
  }
  return len;
}

int _close(int file)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b083      	sub	sp, #12
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b02:	b480      	push	{r7}
 8000b04:	b083      	sub	sp, #12
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
 8000b0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b12:	605a      	str	r2, [r3, #4]
  return 0;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <_isatty>:

int _isatty(int file)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b2a:	2301      	movs	r3, #1
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	370c      	adds	r7, #12
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b44:	2300      	movs	r3, #0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3714      	adds	r7, #20
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
	...

08000b54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b5c:	4a14      	ldr	r2, [pc, #80]	; (8000bb0 <_sbrk+0x5c>)
 8000b5e:	4b15      	ldr	r3, [pc, #84]	; (8000bb4 <_sbrk+0x60>)
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b68:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <_sbrk+0x64>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d102      	bne.n	8000b76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b70:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <_sbrk+0x64>)
 8000b72:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <_sbrk+0x68>)
 8000b74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b76:	4b10      	ldr	r3, [pc, #64]	; (8000bb8 <_sbrk+0x64>)
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d207      	bcs.n	8000b94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b84:	f005 f8b2 	bl	8005cec <__errno>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	220c      	movs	r2, #12
 8000b8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b92:	e009      	b.n	8000ba8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b94:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <_sbrk+0x64>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b9a:	4b07      	ldr	r3, [pc, #28]	; (8000bb8 <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	4a05      	ldr	r2, [pc, #20]	; (8000bb8 <_sbrk+0x64>)
 8000ba4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ba6:	68fb      	ldr	r3, [r7, #12]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3718      	adds	r7, #24
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20020000 	.word	0x20020000
 8000bb4:	00000400 	.word	0x00000400
 8000bb8:	2000056c 	.word	0x2000056c
 8000bbc:	20004f98 	.word	0x20004f98

08000bc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <SystemInit+0x20>)
 8000bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bca:	4a05      	ldr	r2, [pc, #20]	; (8000be0 <SystemInit+0x20>)
 8000bcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <_write>:


extern UART_HandleTypeDef huart1;

int _write(int file, char *p, int len)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, p, len, 1);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	68b9      	ldr	r1, [r7, #8]
 8000bf8:	4803      	ldr	r0, [pc, #12]	; (8000c08 <_write+0x24>)
 8000bfa:	f001 ff50 	bl	8002a9e <HAL_UART_Transmit>
	return len;
 8000bfe:	687b      	ldr	r3, [r7, #4]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3710      	adds	r7, #16
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000138 	.word	0x20000138

08000c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c10:	480d      	ldr	r0, [pc, #52]	; (8000c48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c12:	490e      	ldr	r1, [pc, #56]	; (8000c4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c14:	4a0e      	ldr	r2, [pc, #56]	; (8000c50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c18:	e002      	b.n	8000c20 <LoopCopyDataInit>

08000c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1e:	3304      	adds	r3, #4

08000c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c24:	d3f9      	bcc.n	8000c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c26:	4a0b      	ldr	r2, [pc, #44]	; (8000c54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c28:	4c0b      	ldr	r4, [pc, #44]	; (8000c58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c2c:	e001      	b.n	8000c32 <LoopFillZerobss>

08000c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c30:	3204      	adds	r2, #4

08000c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c34:	d3fb      	bcc.n	8000c2e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c36:	f7ff ffc3 	bl	8000bc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c3a:	f005 f953 	bl	8005ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3e:	f7ff fca1 	bl	8000584 <main>
  bx  lr    
 8000c42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c50:	08006eb4 	.word	0x08006eb4
  ldr r2, =_sbss
 8000c54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c58:	20004f94 	.word	0x20004f94

08000c5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c5c:	e7fe      	b.n	8000c5c <ADC_IRQHandler>
	...

08000c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c64:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0d      	ldr	r2, [pc, #52]	; (8000ca0 <HAL_Init+0x40>)
 8000c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <HAL_Init+0x40>)
 8000c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7c:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <HAL_Init+0x40>)
 8000c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c88:	2003      	movs	r0, #3
 8000c8a:	f000 fd2d 	bl	80016e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8e:	200f      	movs	r0, #15
 8000c90:	f000 f808 	bl	8000ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c94:	f7ff fdf2 	bl	800087c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023c00 	.word	0x40023c00

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x54>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x58>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 fd45 	bl	8001752 <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00e      	b.n	8000cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d80a      	bhi.n	8000cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce0:	f000 fd0d 	bl	80016fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce4:	4a06      	ldr	r2, [pc, #24]	; (8000d00 <HAL_InitTick+0x5c>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e000      	b.n	8000cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	20000004 	.word	0x20000004

08000d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_IncTick+0x20>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <HAL_IncTick+0x24>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <HAL_IncTick+0x24>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000008 	.word	0x20000008
 8000d28:	20000570 	.word	0x20000570

08000d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <HAL_GetTick+0x14>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000570 	.word	0x20000570

08000d44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d101      	bne.n	8000d5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e033      	b.n	8000dc2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d109      	bne.n	8000d76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f7ff fdb6 	bl	80008d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	f003 0310 	and.w	r3, r3, #16
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d118      	bne.n	8000db4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d8a:	f023 0302 	bic.w	r3, r3, #2
 8000d8e:	f043 0202 	orr.w	r2, r3, #2
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f000 fa58 	bl	800124c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	f023 0303 	bic.w	r3, r3, #3
 8000daa:	f043 0201 	orr.w	r2, r3, #1
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	641a      	str	r2, [r3, #64]	; 0x40
 8000db2:	e001      	b.n	8000db8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
	...

08000dcc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d101      	bne.n	8000dea <HAL_ADC_Start_DMA+0x1e>
 8000de6:	2302      	movs	r3, #2
 8000de8:	e0ce      	b.n	8000f88 <HAL_ADC_Start_DMA+0x1bc>
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	2201      	movs	r2, #1
 8000dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d018      	beq.n	8000e32 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	689a      	ldr	r2, [r3, #8]
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f042 0201 	orr.w	r2, r2, #1
 8000e0e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e10:	4b5f      	ldr	r3, [pc, #380]	; (8000f90 <HAL_ADC_Start_DMA+0x1c4>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a5f      	ldr	r2, [pc, #380]	; (8000f94 <HAL_ADC_Start_DMA+0x1c8>)
 8000e16:	fba2 2303 	umull	r2, r3, r2, r3
 8000e1a:	0c9a      	lsrs	r2, r3, #18
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	4413      	add	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000e24:	e002      	b.n	8000e2c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1f9      	bne.n	8000e26 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e40:	d107      	bne.n	8000e52 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	689a      	ldr	r2, [r3, #8]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e50:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	f003 0301 	and.w	r3, r3, #1
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	f040 8086 	bne.w	8000f6e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e66:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e6a:	f023 0301 	bic.w	r3, r3, #1
 8000e6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d007      	beq.n	8000e94 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000ea0:	d106      	bne.n	8000eb0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea6:	f023 0206 	bic.w	r2, r3, #6
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	645a      	str	r2, [r3, #68]	; 0x44
 8000eae:	e002      	b.n	8000eb6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ebe:	4b36      	ldr	r3, [pc, #216]	; (8000f98 <HAL_ADC_Start_DMA+0x1cc>)
 8000ec0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec6:	4a35      	ldr	r2, [pc, #212]	; (8000f9c <HAL_ADC_Start_DMA+0x1d0>)
 8000ec8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ece:	4a34      	ldr	r2, [pc, #208]	; (8000fa0 <HAL_ADC_Start_DMA+0x1d4>)
 8000ed0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ed6:	4a33      	ldr	r2, [pc, #204]	; (8000fa4 <HAL_ADC_Start_DMA+0x1d8>)
 8000ed8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000ee2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	685a      	ldr	r2, [r3, #4]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000ef2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	689a      	ldr	r2, [r3, #8]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f02:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	334c      	adds	r3, #76	; 0x4c
 8000f0e:	4619      	mov	r1, r3
 8000f10:	68ba      	ldr	r2, [r7, #8]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f000 fcd8 	bl	80018c8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 031f 	and.w	r3, r3, #31
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d10f      	bne.n	8000f44 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d129      	bne.n	8000f86 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000f40:	609a      	str	r2, [r3, #8]
 8000f42:	e020      	b.n	8000f86 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a17      	ldr	r2, [pc, #92]	; (8000fa8 <HAL_ADC_Start_DMA+0x1dc>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d11b      	bne.n	8000f86 <HAL_ADC_Start_DMA+0x1ba>
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d114      	bne.n	8000f86 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	689a      	ldr	r2, [r3, #8]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	e00b      	b.n	8000f86 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	f043 0210 	orr.w	r2, r3, #16
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7e:	f043 0201 	orr.w	r2, r3, #1
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000000 	.word	0x20000000
 8000f94:	431bde83 	.word	0x431bde83
 8000f98:	40012300 	.word	0x40012300
 8000f9c:	08001445 	.word	0x08001445
 8000fa0:	080014ff 	.word	0x080014ff
 8000fa4:	0800151b 	.word	0x0800151b
 8000fa8:	40012000 	.word	0x40012000

08000fac <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8000fc8:	bf00      	nop
 8000fca:	370c      	adds	r7, #12
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d101      	bne.n	8001004 <HAL_ADC_ConfigChannel+0x1c>
 8001000:	2302      	movs	r3, #2
 8001002:	e113      	b.n	800122c <HAL_ADC_ConfigChannel+0x244>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2201      	movs	r2, #1
 8001008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b09      	cmp	r3, #9
 8001012:	d925      	bls.n	8001060 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	68d9      	ldr	r1, [r3, #12]
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	b29b      	uxth	r3, r3
 8001020:	461a      	mov	r2, r3
 8001022:	4613      	mov	r3, r2
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	4413      	add	r3, r2
 8001028:	3b1e      	subs	r3, #30
 800102a:	2207      	movs	r2, #7
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43da      	mvns	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	400a      	ands	r2, r1
 8001038:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68d9      	ldr	r1, [r3, #12]
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	b29b      	uxth	r3, r3
 800104a:	4618      	mov	r0, r3
 800104c:	4603      	mov	r3, r0
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	4403      	add	r3, r0
 8001052:	3b1e      	subs	r3, #30
 8001054:	409a      	lsls	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	430a      	orrs	r2, r1
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	e022      	b.n	80010a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	6919      	ldr	r1, [r3, #16]
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	b29b      	uxth	r3, r3
 800106c:	461a      	mov	r2, r3
 800106e:	4613      	mov	r3, r2
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	4413      	add	r3, r2
 8001074:	2207      	movs	r2, #7
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43da      	mvns	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	400a      	ands	r2, r1
 8001082:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	6919      	ldr	r1, [r3, #16]
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	b29b      	uxth	r3, r3
 8001094:	4618      	mov	r0, r3
 8001096:	4603      	mov	r3, r0
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	4403      	add	r3, r0
 800109c:	409a      	lsls	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	430a      	orrs	r2, r1
 80010a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b06      	cmp	r3, #6
 80010ac:	d824      	bhi.n	80010f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	4613      	mov	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	3b05      	subs	r3, #5
 80010c0:	221f      	movs	r2, #31
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43da      	mvns	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	400a      	ands	r2, r1
 80010ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	4613      	mov	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	3b05      	subs	r3, #5
 80010ea:	fa00 f203 	lsl.w	r2, r0, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	430a      	orrs	r2, r1
 80010f4:	635a      	str	r2, [r3, #52]	; 0x34
 80010f6:	e04c      	b.n	8001192 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b0c      	cmp	r3, #12
 80010fe:	d824      	bhi.n	800114a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	4613      	mov	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	3b23      	subs	r3, #35	; 0x23
 8001112:	221f      	movs	r2, #31
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43da      	mvns	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	400a      	ands	r2, r1
 8001120:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	b29b      	uxth	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685a      	ldr	r2, [r3, #4]
 8001134:	4613      	mov	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	4413      	add	r3, r2
 800113a:	3b23      	subs	r3, #35	; 0x23
 800113c:	fa00 f203 	lsl.w	r2, r0, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	430a      	orrs	r2, r1
 8001146:	631a      	str	r2, [r3, #48]	; 0x30
 8001148:	e023      	b.n	8001192 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	4613      	mov	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	4413      	add	r3, r2
 800115a:	3b41      	subs	r3, #65	; 0x41
 800115c:	221f      	movs	r2, #31
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43da      	mvns	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	400a      	ands	r2, r1
 800116a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	b29b      	uxth	r3, r3
 8001178:	4618      	mov	r0, r3
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	4613      	mov	r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	4413      	add	r3, r2
 8001184:	3b41      	subs	r3, #65	; 0x41
 8001186:	fa00 f203 	lsl.w	r2, r0, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	430a      	orrs	r2, r1
 8001190:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001192:	4b29      	ldr	r3, [pc, #164]	; (8001238 <HAL_ADC_ConfigChannel+0x250>)
 8001194:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a28      	ldr	r2, [pc, #160]	; (800123c <HAL_ADC_ConfigChannel+0x254>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d10f      	bne.n	80011c0 <HAL_ADC_ConfigChannel+0x1d8>
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b12      	cmp	r3, #18
 80011a6:	d10b      	bne.n	80011c0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a1d      	ldr	r2, [pc, #116]	; (800123c <HAL_ADC_ConfigChannel+0x254>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d12b      	bne.n	8001222 <HAL_ADC_ConfigChannel+0x23a>
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <HAL_ADC_ConfigChannel+0x258>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d003      	beq.n	80011dc <HAL_ADC_ConfigChannel+0x1f4>
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b11      	cmp	r3, #17
 80011da:	d122      	bne.n	8001222 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a11      	ldr	r2, [pc, #68]	; (8001240 <HAL_ADC_ConfigChannel+0x258>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d111      	bne.n	8001222 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <HAL_ADC_ConfigChannel+0x25c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a11      	ldr	r2, [pc, #68]	; (8001248 <HAL_ADC_ConfigChannel+0x260>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	0c9a      	lsrs	r2, r3, #18
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001214:	e002      	b.n	800121c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	3b01      	subs	r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1f9      	bne.n	8001216 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	40012300 	.word	0x40012300
 800123c:	40012000 	.word	0x40012000
 8001240:	10000012 	.word	0x10000012
 8001244:	20000000 	.word	0x20000000
 8001248:	431bde83 	.word	0x431bde83

0800124c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001254:	4b79      	ldr	r3, [pc, #484]	; (800143c <ADC_Init+0x1f0>)
 8001256:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	431a      	orrs	r2, r3
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001280:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6859      	ldr	r1, [r3, #4]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	691b      	ldr	r3, [r3, #16]
 800128c:	021a      	lsls	r2, r3, #8
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	430a      	orrs	r2, r1
 8001294:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80012a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6859      	ldr	r1, [r3, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	430a      	orrs	r2, r1
 80012b6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6899      	ldr	r1, [r3, #8]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	430a      	orrs	r2, r1
 80012d8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012de:	4a58      	ldr	r2, [pc, #352]	; (8001440 <ADC_Init+0x1f4>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d022      	beq.n	800132a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	6899      	ldr	r1, [r3, #8]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	430a      	orrs	r2, r1
 8001304:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001314:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6899      	ldr	r1, [r3, #8]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	430a      	orrs	r2, r1
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	e00f      	b.n	800134a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001338:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	689a      	ldr	r2, [r3, #8]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001348:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 0202 	bic.w	r2, r2, #2
 8001358:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6899      	ldr	r1, [r3, #8]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7e1b      	ldrb	r3, [r3, #24]
 8001364:	005a      	lsls	r2, r3, #1
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	430a      	orrs	r2, r1
 800136c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d01b      	beq.n	80013b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	685a      	ldr	r2, [r3, #4]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001386:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001396:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6859      	ldr	r1, [r3, #4]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a2:	3b01      	subs	r3, #1
 80013a4:	035a      	lsls	r2, r3, #13
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	430a      	orrs	r2, r1
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	e007      	b.n	80013c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80013ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	3b01      	subs	r3, #1
 80013dc:	051a      	lsls	r2, r3, #20
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	430a      	orrs	r2, r1
 80013e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	689a      	ldr	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80013f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6899      	ldr	r1, [r3, #8]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001402:	025a      	lsls	r2, r3, #9
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	430a      	orrs	r2, r1
 800140a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	689a      	ldr	r2, [r3, #8]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800141a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	6899      	ldr	r1, [r3, #8]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	029a      	lsls	r2, r3, #10
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	430a      	orrs	r2, r1
 800142e:	609a      	str	r2, [r3, #8]
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40012300 	.word	0x40012300
 8001440:	0f000001 	.word	0x0f000001

08001444 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001450:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800145a:	2b00      	cmp	r3, #0
 800145c:	d13c      	bne.n	80014d8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d12b      	bne.n	80014d0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800147c:	2b00      	cmp	r3, #0
 800147e:	d127      	bne.n	80014d0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001486:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800148a:	2b00      	cmp	r3, #0
 800148c:	d006      	beq.n	800149c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001498:	2b00      	cmp	r3, #0
 800149a:	d119      	bne.n	80014d0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f022 0220 	bic.w	r2, r2, #32
 80014aa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d105      	bne.n	80014d0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c8:	f043 0201 	orr.w	r2, r3, #1
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80014d0:	68f8      	ldr	r0, [r7, #12]
 80014d2:	f7ff fd6b 	bl	8000fac <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80014d6:	e00e      	b.n	80014f6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	f003 0310 	and.w	r3, r3, #16
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d003      	beq.n	80014ec <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80014e4:	68f8      	ldr	r0, [r7, #12]
 80014e6:	f7ff fd75 	bl	8000fd4 <HAL_ADC_ErrorCallback>
}
 80014ea:	e004      	b.n	80014f6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	4798      	blx	r3
}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800150a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f7ff fd57 	bl	8000fc0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001512:	bf00      	nop
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001526:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2240      	movs	r2, #64	; 0x40
 800152c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001532:	f043 0204 	orr.w	r2, r3, #4
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f7ff fd4a 	bl	8000fd4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001540:	bf00      	nop
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <__NVIC_SetPriorityGrouping+0x44>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001564:	4013      	ands	r3, r2
 8001566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800157a:	4a04      	ldr	r2, [pc, #16]	; (800158c <__NVIC_SetPriorityGrouping+0x44>)
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	60d3      	str	r3, [r2, #12]
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001594:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	0a1b      	lsrs	r3, r3, #8
 800159a:	f003 0307 	and.w	r3, r3, #7
}
 800159e:	4618      	mov	r0, r3
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	e000ed00 	.word	0xe000ed00

080015ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	db0b      	blt.n	80015d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	f003 021f 	and.w	r2, r3, #31
 80015c4:	4907      	ldr	r1, [pc, #28]	; (80015e4 <__NVIC_EnableIRQ+0x38>)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	095b      	lsrs	r3, r3, #5
 80015cc:	2001      	movs	r0, #1
 80015ce:	fa00 f202 	lsl.w	r2, r0, r2
 80015d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000e100 	.word	0xe000e100

080015e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	6039      	str	r1, [r7, #0]
 80015f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	db0a      	blt.n	8001612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	490c      	ldr	r1, [pc, #48]	; (8001634 <__NVIC_SetPriority+0x4c>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	0112      	lsls	r2, r2, #4
 8001608:	b2d2      	uxtb	r2, r2
 800160a:	440b      	add	r3, r1
 800160c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001610:	e00a      	b.n	8001628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	b2da      	uxtb	r2, r3
 8001616:	4908      	ldr	r1, [pc, #32]	; (8001638 <__NVIC_SetPriority+0x50>)
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	3b04      	subs	r3, #4
 8001620:	0112      	lsls	r2, r2, #4
 8001622:	b2d2      	uxtb	r2, r2
 8001624:	440b      	add	r3, r1
 8001626:	761a      	strb	r2, [r3, #24]
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	e000e100 	.word	0xe000e100
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800163c:	b480      	push	{r7}
 800163e:	b089      	sub	sp, #36	; 0x24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f1c3 0307 	rsb	r3, r3, #7
 8001656:	2b04      	cmp	r3, #4
 8001658:	bf28      	it	cs
 800165a:	2304      	movcs	r3, #4
 800165c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	3304      	adds	r3, #4
 8001662:	2b06      	cmp	r3, #6
 8001664:	d902      	bls.n	800166c <NVIC_EncodePriority+0x30>
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3b03      	subs	r3, #3
 800166a:	e000      	b.n	800166e <NVIC_EncodePriority+0x32>
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001670:	f04f 32ff 	mov.w	r2, #4294967295
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43da      	mvns	r2, r3
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	401a      	ands	r2, r3
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001684:	f04f 31ff 	mov.w	r1, #4294967295
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	fa01 f303 	lsl.w	r3, r1, r3
 800168e:	43d9      	mvns	r1, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	4313      	orrs	r3, r2
         );
}
 8001696:	4618      	mov	r0, r3
 8001698:	3724      	adds	r7, #36	; 0x24
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
	...

080016a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b4:	d301      	bcc.n	80016ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b6:	2301      	movs	r3, #1
 80016b8:	e00f      	b.n	80016da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ba:	4a0a      	ldr	r2, [pc, #40]	; (80016e4 <SysTick_Config+0x40>)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3b01      	subs	r3, #1
 80016c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016c2:	210f      	movs	r1, #15
 80016c4:	f04f 30ff 	mov.w	r0, #4294967295
 80016c8:	f7ff ff8e 	bl	80015e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016cc:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <SysTick_Config+0x40>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016d2:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <SysTick_Config+0x40>)
 80016d4:	2207      	movs	r2, #7
 80016d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	e000e010 	.word	0xe000e010

080016e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ff29 	bl	8001548 <__NVIC_SetPriorityGrouping>
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fe:	b580      	push	{r7, lr}
 8001700:	b086      	sub	sp, #24
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	60b9      	str	r1, [r7, #8]
 8001708:	607a      	str	r2, [r7, #4]
 800170a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001710:	f7ff ff3e 	bl	8001590 <__NVIC_GetPriorityGrouping>
 8001714:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	68b9      	ldr	r1, [r7, #8]
 800171a:	6978      	ldr	r0, [r7, #20]
 800171c:	f7ff ff8e 	bl	800163c <NVIC_EncodePriority>
 8001720:	4602      	mov	r2, r0
 8001722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001726:	4611      	mov	r1, r2
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff5d 	bl	80015e8 <__NVIC_SetPriority>
}
 800172e:	bf00      	nop
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff31 	bl	80015ac <__NVIC_EnableIRQ>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ffa2 	bl	80016a4 <SysTick_Config>
 8001760:	4603      	mov	r3, r0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001778:	f7ff fad8 	bl	8000d2c <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e099      	b.n	80018bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2202      	movs	r2, #2
 800178c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f022 0201 	bic.w	r2, r2, #1
 80017a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017a8:	e00f      	b.n	80017ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017aa:	f7ff fabf 	bl	8000d2c <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b05      	cmp	r3, #5
 80017b6:	d908      	bls.n	80017ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2220      	movs	r2, #32
 80017bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2203      	movs	r2, #3
 80017c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e078      	b.n	80018bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d1e8      	bne.n	80017aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	4b38      	ldr	r3, [pc, #224]	; (80018c4 <HAL_DMA_Init+0x158>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	691b      	ldr	r3, [r3, #16]
 80017fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001802:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800180e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	4313      	orrs	r3, r2
 800181a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	2b04      	cmp	r3, #4
 8001822:	d107      	bne.n	8001834 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182c:	4313      	orrs	r3, r2
 800182e:	697a      	ldr	r2, [r7, #20]
 8001830:	4313      	orrs	r3, r2
 8001832:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	f023 0307 	bic.w	r3, r3, #7
 800184a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	4313      	orrs	r3, r2
 8001854:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800185a:	2b04      	cmp	r3, #4
 800185c:	d117      	bne.n	800188e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	4313      	orrs	r3, r2
 8001866:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800186c:	2b00      	cmp	r3, #0
 800186e:	d00e      	beq.n	800188e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f000 fa6f 	bl	8001d54 <DMA_CheckFifoParam>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d008      	beq.n	800188e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2240      	movs	r2, #64	; 0x40
 8001880:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2201      	movs	r2, #1
 8001886:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800188a:	2301      	movs	r3, #1
 800188c:	e016      	b.n	80018bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f000 fa26 	bl	8001ce8 <DMA_CalcBaseAndBitshift>
 800189c:	4603      	mov	r3, r0
 800189e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018a4:	223f      	movs	r2, #63	; 0x3f
 80018a6:	409a      	lsls	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	f010803f 	.word	0xf010803f

080018c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
 80018d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018d6:	2300      	movs	r3, #0
 80018d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_DMA_Start_IT+0x26>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e040      	b.n	8001970 <HAL_DMA_Start_IT+0xa8>
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2201      	movs	r2, #1
 80018f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d12f      	bne.n	8001962 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2202      	movs	r2, #2
 8001906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2200      	movs	r2, #0
 800190e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f000 f9b8 	bl	8001c8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001920:	223f      	movs	r2, #63	; 0x3f
 8001922:	409a      	lsls	r2, r3
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f042 0216 	orr.w	r2, r2, #22
 8001936:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193c:	2b00      	cmp	r3, #0
 800193e:	d007      	beq.n	8001950 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0208 	orr.w	r2, r2, #8
 800194e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f042 0201 	orr.w	r2, r2, #1
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	e005      	b.n	800196e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800196a:	2302      	movs	r3, #2
 800196c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800196e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001984:	4b8e      	ldr	r3, [pc, #568]	; (8001bc0 <HAL_DMA_IRQHandler+0x248>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a8e      	ldr	r2, [pc, #568]	; (8001bc4 <HAL_DMA_IRQHandler+0x24c>)
 800198a:	fba2 2303 	umull	r2, r3, r2, r3
 800198e:	0a9b      	lsrs	r3, r3, #10
 8001990:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001996:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019a2:	2208      	movs	r2, #8
 80019a4:	409a      	lsls	r2, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4013      	ands	r3, r2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d01a      	beq.n	80019e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d013      	beq.n	80019e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 0204 	bic.w	r2, r2, #4
 80019ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019d0:	2208      	movs	r2, #8
 80019d2:	409a      	lsls	r2, r3
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019dc:	f043 0201 	orr.w	r2, r3, #1
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e8:	2201      	movs	r2, #1
 80019ea:	409a      	lsls	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4013      	ands	r3, r2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d012      	beq.n	8001a1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00b      	beq.n	8001a1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a06:	2201      	movs	r2, #1
 8001a08:	409a      	lsls	r2, r3
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a12:	f043 0202 	orr.w	r2, r3, #2
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a1e:	2204      	movs	r2, #4
 8001a20:	409a      	lsls	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	4013      	ands	r3, r2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d012      	beq.n	8001a50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0302 	and.w	r3, r3, #2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00b      	beq.n	8001a50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3c:	2204      	movs	r2, #4
 8001a3e:	409a      	lsls	r2, r3
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a48:	f043 0204 	orr.w	r2, r3, #4
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a54:	2210      	movs	r2, #16
 8001a56:	409a      	lsls	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d043      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0308 	and.w	r3, r3, #8
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d03c      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a72:	2210      	movs	r2, #16
 8001a74:	409a      	lsls	r2, r3
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d018      	beq.n	8001aba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d108      	bne.n	8001aa8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d024      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	4798      	blx	r3
 8001aa6:	e01f      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d01b      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	4798      	blx	r3
 8001ab8:	e016      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d107      	bne.n	8001ad8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0208 	bic.w	r2, r2, #8
 8001ad6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aec:	2220      	movs	r2, #32
 8001aee:	409a      	lsls	r2, r3
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4013      	ands	r3, r2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 808f 	beq.w	8001c18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0310 	and.w	r3, r3, #16
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 8087 	beq.w	8001c18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b0e:	2220      	movs	r2, #32
 8001b10:	409a      	lsls	r2, r3
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b05      	cmp	r3, #5
 8001b20:	d136      	bne.n	8001b90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f022 0216 	bic.w	r2, r2, #22
 8001b30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	695a      	ldr	r2, [r3, #20]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d103      	bne.n	8001b52 <HAL_DMA_IRQHandler+0x1da>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d007      	beq.n	8001b62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0208 	bic.w	r2, r2, #8
 8001b60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b66:	223f      	movs	r2, #63	; 0x3f
 8001b68:	409a      	lsls	r2, r3
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d07e      	beq.n	8001c84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	4798      	blx	r3
        }
        return;
 8001b8e:	e079      	b.n	8001c84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d01d      	beq.n	8001bda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d10d      	bne.n	8001bc8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d031      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	4798      	blx	r3
 8001bbc:	e02c      	b.n	8001c18 <HAL_DMA_IRQHandler+0x2a0>
 8001bbe:	bf00      	nop
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d023      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	4798      	blx	r3
 8001bd8:	e01e      	b.n	8001c18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d10f      	bne.n	8001c08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 0210 	bic.w	r2, r2, #16
 8001bf6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d032      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d022      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2205      	movs	r2, #5
 8001c30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0201 	bic.w	r2, r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	3301      	adds	r3, #1
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d307      	bcc.n	8001c60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1f2      	bne.n	8001c44 <HAL_DMA_IRQHandler+0x2cc>
 8001c5e:	e000      	b.n	8001c62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001c60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	4798      	blx	r3
 8001c82:	e000      	b.n	8001c86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c84:	bf00      	nop
    }
  }
}
 8001c86:	3718      	adds	r7, #24
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
 8001c98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ca8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	2b40      	cmp	r3, #64	; 0x40
 8001cb8:	d108      	bne.n	8001ccc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001cca:	e007      	b.n	8001cdc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68ba      	ldr	r2, [r7, #8]
 8001cd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	60da      	str	r2, [r3, #12]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	3b10      	subs	r3, #16
 8001cf8:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <DMA_CalcBaseAndBitshift+0x64>)
 8001cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfe:	091b      	lsrs	r3, r3, #4
 8001d00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d02:	4a13      	ldr	r2, [pc, #76]	; (8001d50 <DMA_CalcBaseAndBitshift+0x68>)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4413      	add	r3, r2
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2b03      	cmp	r3, #3
 8001d14:	d909      	bls.n	8001d2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d1e:	f023 0303 	bic.w	r3, r3, #3
 8001d22:	1d1a      	adds	r2, r3, #4
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	659a      	str	r2, [r3, #88]	; 0x58
 8001d28:	e007      	b.n	8001d3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d32:	f023 0303 	bic.w	r3, r3, #3
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	aaaaaaab 	.word	0xaaaaaaab
 8001d50:	08006e04 	.word	0x08006e04

08001d54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d11f      	bne.n	8001dae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	d856      	bhi.n	8001e22 <DMA_CheckFifoParam+0xce>
 8001d74:	a201      	add	r2, pc, #4	; (adr r2, 8001d7c <DMA_CheckFifoParam+0x28>)
 8001d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d7a:	bf00      	nop
 8001d7c:	08001d8d 	.word	0x08001d8d
 8001d80:	08001d9f 	.word	0x08001d9f
 8001d84:	08001d8d 	.word	0x08001d8d
 8001d88:	08001e23 	.word	0x08001e23
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d046      	beq.n	8001e26 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d9c:	e043      	b.n	8001e26 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001da6:	d140      	bne.n	8001e2a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dac:	e03d      	b.n	8001e2a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001db6:	d121      	bne.n	8001dfc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d837      	bhi.n	8001e2e <DMA_CheckFifoParam+0xda>
 8001dbe:	a201      	add	r2, pc, #4	; (adr r2, 8001dc4 <DMA_CheckFifoParam+0x70>)
 8001dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc4:	08001dd5 	.word	0x08001dd5
 8001dc8:	08001ddb 	.word	0x08001ddb
 8001dcc:	08001dd5 	.word	0x08001dd5
 8001dd0:	08001ded 	.word	0x08001ded
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	73fb      	strb	r3, [r7, #15]
      break;
 8001dd8:	e030      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d025      	beq.n	8001e32 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dea:	e022      	b.n	8001e32 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001df4:	d11f      	bne.n	8001e36 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001dfa:	e01c      	b.n	8001e36 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d903      	bls.n	8001e0a <DMA_CheckFifoParam+0xb6>
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d003      	beq.n	8001e10 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e08:	e018      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
      break;
 8001e0e:	e015      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00e      	beq.n	8001e3a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e20:	e00b      	b.n	8001e3a <DMA_CheckFifoParam+0xe6>
      break;
 8001e22:	bf00      	nop
 8001e24:	e00a      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      break;
 8001e26:	bf00      	nop
 8001e28:	e008      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      break;
 8001e2a:	bf00      	nop
 8001e2c:	e006      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      break;
 8001e2e:	bf00      	nop
 8001e30:	e004      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      break;
 8001e32:	bf00      	nop
 8001e34:	e002      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      break;   
 8001e36:	bf00      	nop
 8001e38:	e000      	b.n	8001e3c <DMA_CheckFifoParam+0xe8>
      break;
 8001e3a:	bf00      	nop
    }
  } 
  
  return status; 
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3714      	adds	r7, #20
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop

08001e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	; 0x24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
 8001e66:	e159      	b.n	800211c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e68:	2201      	movs	r2, #1
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	f040 8148 	bne.w	8002116 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f003 0303 	and.w	r3, r3, #3
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d005      	beq.n	8001e9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d130      	bne.n	8001f00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	2203      	movs	r2, #3
 8001eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	f003 0201 	and.w	r2, r3, #1
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f003 0303 	and.w	r3, r3, #3
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d017      	beq.n	8001f3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	2203      	movs	r2, #3
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	4013      	ands	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d123      	bne.n	8001f90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	08da      	lsrs	r2, r3, #3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3208      	adds	r2, #8
 8001f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	220f      	movs	r2, #15
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	691a      	ldr	r2, [r3, #16]
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	08da      	lsrs	r2, r3, #3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	3208      	adds	r2, #8
 8001f8a:	69b9      	ldr	r1, [r7, #24]
 8001f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	2203      	movs	r2, #3
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f003 0203 	and.w	r2, r3, #3
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f000 80a2 	beq.w	8002116 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	4b57      	ldr	r3, [pc, #348]	; (8002134 <HAL_GPIO_Init+0x2e8>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fda:	4a56      	ldr	r2, [pc, #344]	; (8002134 <HAL_GPIO_Init+0x2e8>)
 8001fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe2:	4b54      	ldr	r3, [pc, #336]	; (8002134 <HAL_GPIO_Init+0x2e8>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fee:	4a52      	ldr	r2, [pc, #328]	; (8002138 <HAL_GPIO_Init+0x2ec>)
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	089b      	lsrs	r3, r3, #2
 8001ff4:	3302      	adds	r3, #2
 8001ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	220f      	movs	r2, #15
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	43db      	mvns	r3, r3
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	4013      	ands	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a49      	ldr	r2, [pc, #292]	; (800213c <HAL_GPIO_Init+0x2f0>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d019      	beq.n	800204e <HAL_GPIO_Init+0x202>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a48      	ldr	r2, [pc, #288]	; (8002140 <HAL_GPIO_Init+0x2f4>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d013      	beq.n	800204a <HAL_GPIO_Init+0x1fe>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a47      	ldr	r2, [pc, #284]	; (8002144 <HAL_GPIO_Init+0x2f8>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00d      	beq.n	8002046 <HAL_GPIO_Init+0x1fa>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a46      	ldr	r2, [pc, #280]	; (8002148 <HAL_GPIO_Init+0x2fc>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d007      	beq.n	8002042 <HAL_GPIO_Init+0x1f6>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a45      	ldr	r2, [pc, #276]	; (800214c <HAL_GPIO_Init+0x300>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_GPIO_Init+0x1f2>
 800203a:	2304      	movs	r3, #4
 800203c:	e008      	b.n	8002050 <HAL_GPIO_Init+0x204>
 800203e:	2307      	movs	r3, #7
 8002040:	e006      	b.n	8002050 <HAL_GPIO_Init+0x204>
 8002042:	2303      	movs	r3, #3
 8002044:	e004      	b.n	8002050 <HAL_GPIO_Init+0x204>
 8002046:	2302      	movs	r3, #2
 8002048:	e002      	b.n	8002050 <HAL_GPIO_Init+0x204>
 800204a:	2301      	movs	r3, #1
 800204c:	e000      	b.n	8002050 <HAL_GPIO_Init+0x204>
 800204e:	2300      	movs	r3, #0
 8002050:	69fa      	ldr	r2, [r7, #28]
 8002052:	f002 0203 	and.w	r2, r2, #3
 8002056:	0092      	lsls	r2, r2, #2
 8002058:	4093      	lsls	r3, r2
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002060:	4935      	ldr	r1, [pc, #212]	; (8002138 <HAL_GPIO_Init+0x2ec>)
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	089b      	lsrs	r3, r3, #2
 8002066:	3302      	adds	r3, #2
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800206e:	4b38      	ldr	r3, [pc, #224]	; (8002150 <HAL_GPIO_Init+0x304>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002092:	4a2f      	ldr	r2, [pc, #188]	; (8002150 <HAL_GPIO_Init+0x304>)
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002098:	4b2d      	ldr	r3, [pc, #180]	; (8002150 <HAL_GPIO_Init+0x304>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020bc:	4a24      	ldr	r2, [pc, #144]	; (8002150 <HAL_GPIO_Init+0x304>)
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020c2:	4b23      	ldr	r3, [pc, #140]	; (8002150 <HAL_GPIO_Init+0x304>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	43db      	mvns	r3, r3
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	4013      	ands	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d003      	beq.n	80020e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020e6:	4a1a      	ldr	r2, [pc, #104]	; (8002150 <HAL_GPIO_Init+0x304>)
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020ec:	4b18      	ldr	r3, [pc, #96]	; (8002150 <HAL_GPIO_Init+0x304>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d003      	beq.n	8002110 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002110:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <HAL_GPIO_Init+0x304>)
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	3301      	adds	r3, #1
 800211a:	61fb      	str	r3, [r7, #28]
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	2b0f      	cmp	r3, #15
 8002120:	f67f aea2 	bls.w	8001e68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002124:	bf00      	nop
 8002126:	bf00      	nop
 8002128:	3724      	adds	r7, #36	; 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800
 8002138:	40013800 	.word	0x40013800
 800213c:	40020000 	.word	0x40020000
 8002140:	40020400 	.word	0x40020400
 8002144:	40020800 	.word	0x40020800
 8002148:	40020c00 	.word	0x40020c00
 800214c:	40021000 	.word	0x40021000
 8002150:	40013c00 	.word	0x40013c00

08002154 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e267      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d075      	beq.n	800225e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002172:	4b88      	ldr	r3, [pc, #544]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b04      	cmp	r3, #4
 800217c:	d00c      	beq.n	8002198 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800217e:	4b85      	ldr	r3, [pc, #532]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002186:	2b08      	cmp	r3, #8
 8002188:	d112      	bne.n	80021b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800218a:	4b82      	ldr	r3, [pc, #520]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002196:	d10b      	bne.n	80021b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002198:	4b7e      	ldr	r3, [pc, #504]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d05b      	beq.n	800225c <HAL_RCC_OscConfig+0x108>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d157      	bne.n	800225c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e242      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b8:	d106      	bne.n	80021c8 <HAL_RCC_OscConfig+0x74>
 80021ba:	4b76      	ldr	r3, [pc, #472]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a75      	ldr	r2, [pc, #468]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c4:	6013      	str	r3, [r2, #0]
 80021c6:	e01d      	b.n	8002204 <HAL_RCC_OscConfig+0xb0>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021d0:	d10c      	bne.n	80021ec <HAL_RCC_OscConfig+0x98>
 80021d2:	4b70      	ldr	r3, [pc, #448]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a6f      	ldr	r2, [pc, #444]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021dc:	6013      	str	r3, [r2, #0]
 80021de:	4b6d      	ldr	r3, [pc, #436]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a6c      	ldr	r2, [pc, #432]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e8:	6013      	str	r3, [r2, #0]
 80021ea:	e00b      	b.n	8002204 <HAL_RCC_OscConfig+0xb0>
 80021ec:	4b69      	ldr	r3, [pc, #420]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a68      	ldr	r2, [pc, #416]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	4b66      	ldr	r3, [pc, #408]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a65      	ldr	r2, [pc, #404]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80021fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002202:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d013      	beq.n	8002234 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220c:	f7fe fd8e 	bl	8000d2c <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002214:	f7fe fd8a 	bl	8000d2c <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b64      	cmp	r3, #100	; 0x64
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e207      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002226:	4b5b      	ldr	r3, [pc, #364]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0f0      	beq.n	8002214 <HAL_RCC_OscConfig+0xc0>
 8002232:	e014      	b.n	800225e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002234:	f7fe fd7a 	bl	8000d2c <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800223c:	f7fe fd76 	bl	8000d2c <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b64      	cmp	r3, #100	; 0x64
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e1f3      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800224e:	4b51      	ldr	r3, [pc, #324]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0xe8>
 800225a:	e000      	b.n	800225e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800225c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d063      	beq.n	8002332 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800226a:	4b4a      	ldr	r3, [pc, #296]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 030c 	and.w	r3, r3, #12
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00b      	beq.n	800228e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002276:	4b47      	ldr	r3, [pc, #284]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800227e:	2b08      	cmp	r3, #8
 8002280:	d11c      	bne.n	80022bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002282:	4b44      	ldr	r3, [pc, #272]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d116      	bne.n	80022bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800228e:	4b41      	ldr	r3, [pc, #260]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d005      	beq.n	80022a6 <HAL_RCC_OscConfig+0x152>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d001      	beq.n	80022a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e1c7      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a6:	4b3b      	ldr	r3, [pc, #236]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	4937      	ldr	r1, [pc, #220]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ba:	e03a      	b.n	8002332 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d020      	beq.n	8002306 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022c4:	4b34      	ldr	r3, [pc, #208]	; (8002398 <HAL_RCC_OscConfig+0x244>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ca:	f7fe fd2f 	bl	8000d2c <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022d2:	f7fe fd2b 	bl	8000d2c <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e1a8      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022e4:	4b2b      	ldr	r3, [pc, #172]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0f0      	beq.n	80022d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f0:	4b28      	ldr	r3, [pc, #160]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4925      	ldr	r1, [pc, #148]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002300:	4313      	orrs	r3, r2
 8002302:	600b      	str	r3, [r1, #0]
 8002304:	e015      	b.n	8002332 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002306:	4b24      	ldr	r3, [pc, #144]	; (8002398 <HAL_RCC_OscConfig+0x244>)
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7fe fd0e 	bl	8000d2c <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002314:	f7fe fd0a 	bl	8000d2c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e187      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002326:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f0      	bne.n	8002314 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d036      	beq.n	80023ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d016      	beq.n	8002374 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002346:	4b15      	ldr	r3, [pc, #84]	; (800239c <HAL_RCC_OscConfig+0x248>)
 8002348:	2201      	movs	r2, #1
 800234a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800234c:	f7fe fcee 	bl	8000d2c <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002354:	f7fe fcea 	bl	8000d2c <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e167      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <HAL_RCC_OscConfig+0x240>)
 8002368:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <HAL_RCC_OscConfig+0x200>
 8002372:	e01b      	b.n	80023ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002374:	4b09      	ldr	r3, [pc, #36]	; (800239c <HAL_RCC_OscConfig+0x248>)
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237a:	f7fe fcd7 	bl	8000d2c <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002380:	e00e      	b.n	80023a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002382:	f7fe fcd3 	bl	8000d2c <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d907      	bls.n	80023a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e150      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
 8002394:	40023800 	.word	0x40023800
 8002398:	42470000 	.word	0x42470000
 800239c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a0:	4b88      	ldr	r3, [pc, #544]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80023a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1ea      	bne.n	8002382 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 8097 	beq.w	80024e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ba:	2300      	movs	r3, #0
 80023bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023be:	4b81      	ldr	r3, [pc, #516]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10f      	bne.n	80023ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	60bb      	str	r3, [r7, #8]
 80023ce:	4b7d      	ldr	r3, [pc, #500]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	4a7c      	ldr	r2, [pc, #496]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80023d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d8:	6413      	str	r3, [r2, #64]	; 0x40
 80023da:	4b7a      	ldr	r3, [pc, #488]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e2:	60bb      	str	r3, [r7, #8]
 80023e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023e6:	2301      	movs	r3, #1
 80023e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ea:	4b77      	ldr	r3, [pc, #476]	; (80025c8 <HAL_RCC_OscConfig+0x474>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d118      	bne.n	8002428 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023f6:	4b74      	ldr	r3, [pc, #464]	; (80025c8 <HAL_RCC_OscConfig+0x474>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a73      	ldr	r2, [pc, #460]	; (80025c8 <HAL_RCC_OscConfig+0x474>)
 80023fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002402:	f7fe fc93 	bl	8000d2c <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800240a:	f7fe fc8f 	bl	8000d2c <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e10c      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800241c:	4b6a      	ldr	r3, [pc, #424]	; (80025c8 <HAL_RCC_OscConfig+0x474>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d106      	bne.n	800243e <HAL_RCC_OscConfig+0x2ea>
 8002430:	4b64      	ldr	r3, [pc, #400]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002434:	4a63      	ldr	r2, [pc, #396]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002436:	f043 0301 	orr.w	r3, r3, #1
 800243a:	6713      	str	r3, [r2, #112]	; 0x70
 800243c:	e01c      	b.n	8002478 <HAL_RCC_OscConfig+0x324>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b05      	cmp	r3, #5
 8002444:	d10c      	bne.n	8002460 <HAL_RCC_OscConfig+0x30c>
 8002446:	4b5f      	ldr	r3, [pc, #380]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800244a:	4a5e      	ldr	r2, [pc, #376]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	6713      	str	r3, [r2, #112]	; 0x70
 8002452:	4b5c      	ldr	r3, [pc, #368]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002456:	4a5b      	ldr	r2, [pc, #364]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6713      	str	r3, [r2, #112]	; 0x70
 800245e:	e00b      	b.n	8002478 <HAL_RCC_OscConfig+0x324>
 8002460:	4b58      	ldr	r3, [pc, #352]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002464:	4a57      	ldr	r2, [pc, #348]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002466:	f023 0301 	bic.w	r3, r3, #1
 800246a:	6713      	str	r3, [r2, #112]	; 0x70
 800246c:	4b55      	ldr	r3, [pc, #340]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 800246e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002470:	4a54      	ldr	r2, [pc, #336]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002472:	f023 0304 	bic.w	r3, r3, #4
 8002476:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d015      	beq.n	80024ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002480:	f7fe fc54 	bl	8000d2c <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002486:	e00a      	b.n	800249e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002488:	f7fe fc50 	bl	8000d2c <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	f241 3288 	movw	r2, #5000	; 0x1388
 8002496:	4293      	cmp	r3, r2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e0cb      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800249e:	4b49      	ldr	r3, [pc, #292]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80024a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d0ee      	beq.n	8002488 <HAL_RCC_OscConfig+0x334>
 80024aa:	e014      	b.n	80024d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ac:	f7fe fc3e 	bl	8000d2c <HAL_GetTick>
 80024b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b2:	e00a      	b.n	80024ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024b4:	f7fe fc3a 	bl	8000d2c <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e0b5      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ca:	4b3e      	ldr	r3, [pc, #248]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80024cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1ee      	bne.n	80024b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024d6:	7dfb      	ldrb	r3, [r7, #23]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d105      	bne.n	80024e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024dc:	4b39      	ldr	r3, [pc, #228]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80024de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e0:	4a38      	ldr	r2, [pc, #224]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80024e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f000 80a1 	beq.w	8002634 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024f2:	4b34      	ldr	r3, [pc, #208]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f003 030c 	and.w	r3, r3, #12
 80024fa:	2b08      	cmp	r3, #8
 80024fc:	d05c      	beq.n	80025b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	2b02      	cmp	r3, #2
 8002504:	d141      	bne.n	800258a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002506:	4b31      	ldr	r3, [pc, #196]	; (80025cc <HAL_RCC_OscConfig+0x478>)
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7fe fc0e 	bl	8000d2c <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002514:	f7fe fc0a 	bl	8000d2c <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e087      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002526:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69da      	ldr	r2, [r3, #28]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	019b      	lsls	r3, r3, #6
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	085b      	lsrs	r3, r3, #1
 800254a:	3b01      	subs	r3, #1
 800254c:	041b      	lsls	r3, r3, #16
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	061b      	lsls	r3, r3, #24
 8002556:	491b      	ldr	r1, [pc, #108]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 8002558:	4313      	orrs	r3, r2
 800255a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800255c:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <HAL_RCC_OscConfig+0x478>)
 800255e:	2201      	movs	r2, #1
 8002560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002562:	f7fe fbe3 	bl	8000d2c <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002568:	e008      	b.n	800257c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800256a:	f7fe fbdf 	bl	8000d2c <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e05c      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800257c:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d0f0      	beq.n	800256a <HAL_RCC_OscConfig+0x416>
 8002588:	e054      	b.n	8002634 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800258a:	4b10      	ldr	r3, [pc, #64]	; (80025cc <HAL_RCC_OscConfig+0x478>)
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002590:	f7fe fbcc 	bl	8000d2c <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002598:	f7fe fbc8 	bl	8000d2c <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e045      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_RCC_OscConfig+0x470>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f0      	bne.n	8002598 <HAL_RCC_OscConfig+0x444>
 80025b6:	e03d      	b.n	8002634 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d107      	bne.n	80025d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e038      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40007000 	.word	0x40007000
 80025cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025d0:	4b1b      	ldr	r3, [pc, #108]	; (8002640 <HAL_RCC_OscConfig+0x4ec>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d028      	beq.n	8002630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d121      	bne.n	8002630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d11a      	bne.n	8002630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002600:	4013      	ands	r3, r2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002606:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002608:	4293      	cmp	r3, r2
 800260a:	d111      	bne.n	8002630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002616:	085b      	lsrs	r3, r3, #1
 8002618:	3b01      	subs	r3, #1
 800261a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800261c:	429a      	cmp	r2, r3
 800261e:	d107      	bne.n	8002630 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800262c:	429a      	cmp	r2, r3
 800262e:	d001      	beq.n	8002634 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800

08002644 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d101      	bne.n	8002658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e0cc      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002658:	4b68      	ldr	r3, [pc, #416]	; (80027fc <HAL_RCC_ClockConfig+0x1b8>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0307 	and.w	r3, r3, #7
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	d90c      	bls.n	8002680 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002666:	4b65      	ldr	r3, [pc, #404]	; (80027fc <HAL_RCC_ClockConfig+0x1b8>)
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	4b63      	ldr	r3, [pc, #396]	; (80027fc <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d001      	beq.n	8002680 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0b8      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0302 	and.w	r3, r3, #2
 8002688:	2b00      	cmp	r3, #0
 800268a:	d020      	beq.n	80026ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0304 	and.w	r3, r3, #4
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002698:	4b59      	ldr	r3, [pc, #356]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	4a58      	ldr	r2, [pc, #352]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 800269e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0308 	and.w	r3, r3, #8
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d005      	beq.n	80026bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026b0:	4b53      	ldr	r3, [pc, #332]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	4a52      	ldr	r2, [pc, #328]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026bc:	4b50      	ldr	r3, [pc, #320]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	494d      	ldr	r1, [pc, #308]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d044      	beq.n	8002764 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d107      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e2:	4b47      	ldr	r3, [pc, #284]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d119      	bne.n	8002722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e07f      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d003      	beq.n	8002702 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026fe:	2b03      	cmp	r3, #3
 8002700:	d107      	bne.n	8002712 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002702:	4b3f      	ldr	r3, [pc, #252]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e06f      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002712:	4b3b      	ldr	r3, [pc, #236]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e067      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002722:	4b37      	ldr	r3, [pc, #220]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f023 0203 	bic.w	r2, r3, #3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4934      	ldr	r1, [pc, #208]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 8002730:	4313      	orrs	r3, r2
 8002732:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002734:	f7fe fafa 	bl	8000d2c <HAL_GetTick>
 8002738:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273a:	e00a      	b.n	8002752 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273c:	f7fe faf6 	bl	8000d2c <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	f241 3288 	movw	r2, #5000	; 0x1388
 800274a:	4293      	cmp	r3, r2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e04f      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002752:	4b2b      	ldr	r3, [pc, #172]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 020c 	and.w	r2, r3, #12
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	429a      	cmp	r2, r3
 8002762:	d1eb      	bne.n	800273c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002764:	4b25      	ldr	r3, [pc, #148]	; (80027fc <HAL_RCC_ClockConfig+0x1b8>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	429a      	cmp	r2, r3
 8002770:	d20c      	bcs.n	800278c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002772:	4b22      	ldr	r3, [pc, #136]	; (80027fc <HAL_RCC_ClockConfig+0x1b8>)
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800277a:	4b20      	ldr	r3, [pc, #128]	; (80027fc <HAL_RCC_ClockConfig+0x1b8>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	d001      	beq.n	800278c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e032      	b.n	80027f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	d008      	beq.n	80027aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002798:	4b19      	ldr	r3, [pc, #100]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	4916      	ldr	r1, [pc, #88]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d009      	beq.n	80027ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027b6:	4b12      	ldr	r3, [pc, #72]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	490e      	ldr	r1, [pc, #56]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027ca:	f000 f821 	bl	8002810 <HAL_RCC_GetSysClockFreq>
 80027ce:	4602      	mov	r2, r0
 80027d0:	4b0b      	ldr	r3, [pc, #44]	; (8002800 <HAL_RCC_ClockConfig+0x1bc>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	091b      	lsrs	r3, r3, #4
 80027d6:	f003 030f 	and.w	r3, r3, #15
 80027da:	490a      	ldr	r1, [pc, #40]	; (8002804 <HAL_RCC_ClockConfig+0x1c0>)
 80027dc:	5ccb      	ldrb	r3, [r1, r3]
 80027de:	fa22 f303 	lsr.w	r3, r2, r3
 80027e2:	4a09      	ldr	r2, [pc, #36]	; (8002808 <HAL_RCC_ClockConfig+0x1c4>)
 80027e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027e6:	4b09      	ldr	r3, [pc, #36]	; (800280c <HAL_RCC_ClockConfig+0x1c8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fa5a 	bl	8000ca4 <HAL_InitTick>

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40023c00 	.word	0x40023c00
 8002800:	40023800 	.word	0x40023800
 8002804:	08006dec 	.word	0x08006dec
 8002808:	20000000 	.word	0x20000000
 800280c:	20000004 	.word	0x20000004

08002810 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002814:	b090      	sub	sp, #64	; 0x40
 8002816:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	637b      	str	r3, [r7, #52]	; 0x34
 800281c:	2300      	movs	r3, #0
 800281e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002820:	2300      	movs	r3, #0
 8002822:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002828:	4b59      	ldr	r3, [pc, #356]	; (8002990 <HAL_RCC_GetSysClockFreq+0x180>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 030c 	and.w	r3, r3, #12
 8002830:	2b08      	cmp	r3, #8
 8002832:	d00d      	beq.n	8002850 <HAL_RCC_GetSysClockFreq+0x40>
 8002834:	2b08      	cmp	r3, #8
 8002836:	f200 80a1 	bhi.w	800297c <HAL_RCC_GetSysClockFreq+0x16c>
 800283a:	2b00      	cmp	r3, #0
 800283c:	d002      	beq.n	8002844 <HAL_RCC_GetSysClockFreq+0x34>
 800283e:	2b04      	cmp	r3, #4
 8002840:	d003      	beq.n	800284a <HAL_RCC_GetSysClockFreq+0x3a>
 8002842:	e09b      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002844:	4b53      	ldr	r3, [pc, #332]	; (8002994 <HAL_RCC_GetSysClockFreq+0x184>)
 8002846:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002848:	e09b      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800284a:	4b53      	ldr	r3, [pc, #332]	; (8002998 <HAL_RCC_GetSysClockFreq+0x188>)
 800284c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800284e:	e098      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002850:	4b4f      	ldr	r3, [pc, #316]	; (8002990 <HAL_RCC_GetSysClockFreq+0x180>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002858:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800285a:	4b4d      	ldr	r3, [pc, #308]	; (8002990 <HAL_RCC_GetSysClockFreq+0x180>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d028      	beq.n	80028b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002866:	4b4a      	ldr	r3, [pc, #296]	; (8002990 <HAL_RCC_GetSysClockFreq+0x180>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	099b      	lsrs	r3, r3, #6
 800286c:	2200      	movs	r2, #0
 800286e:	623b      	str	r3, [r7, #32]
 8002870:	627a      	str	r2, [r7, #36]	; 0x24
 8002872:	6a3b      	ldr	r3, [r7, #32]
 8002874:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002878:	2100      	movs	r1, #0
 800287a:	4b47      	ldr	r3, [pc, #284]	; (8002998 <HAL_RCC_GetSysClockFreq+0x188>)
 800287c:	fb03 f201 	mul.w	r2, r3, r1
 8002880:	2300      	movs	r3, #0
 8002882:	fb00 f303 	mul.w	r3, r0, r3
 8002886:	4413      	add	r3, r2
 8002888:	4a43      	ldr	r2, [pc, #268]	; (8002998 <HAL_RCC_GetSysClockFreq+0x188>)
 800288a:	fba0 1202 	umull	r1, r2, r0, r2
 800288e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002890:	460a      	mov	r2, r1
 8002892:	62ba      	str	r2, [r7, #40]	; 0x28
 8002894:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002896:	4413      	add	r3, r2
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
 800289a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800289c:	2200      	movs	r2, #0
 800289e:	61bb      	str	r3, [r7, #24]
 80028a0:	61fa      	str	r2, [r7, #28]
 80028a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80028aa:	f7fd fce9 	bl	8000280 <__aeabi_uldivmod>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4613      	mov	r3, r2
 80028b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028b6:	e053      	b.n	8002960 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028b8:	4b35      	ldr	r3, [pc, #212]	; (8002990 <HAL_RCC_GetSysClockFreq+0x180>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	099b      	lsrs	r3, r3, #6
 80028be:	2200      	movs	r2, #0
 80028c0:	613b      	str	r3, [r7, #16]
 80028c2:	617a      	str	r2, [r7, #20]
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80028ca:	f04f 0b00 	mov.w	fp, #0
 80028ce:	4652      	mov	r2, sl
 80028d0:	465b      	mov	r3, fp
 80028d2:	f04f 0000 	mov.w	r0, #0
 80028d6:	f04f 0100 	mov.w	r1, #0
 80028da:	0159      	lsls	r1, r3, #5
 80028dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028e0:	0150      	lsls	r0, r2, #5
 80028e2:	4602      	mov	r2, r0
 80028e4:	460b      	mov	r3, r1
 80028e6:	ebb2 080a 	subs.w	r8, r2, sl
 80028ea:	eb63 090b 	sbc.w	r9, r3, fp
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80028fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80028fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002902:	ebb2 0408 	subs.w	r4, r2, r8
 8002906:	eb63 0509 	sbc.w	r5, r3, r9
 800290a:	f04f 0200 	mov.w	r2, #0
 800290e:	f04f 0300 	mov.w	r3, #0
 8002912:	00eb      	lsls	r3, r5, #3
 8002914:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002918:	00e2      	lsls	r2, r4, #3
 800291a:	4614      	mov	r4, r2
 800291c:	461d      	mov	r5, r3
 800291e:	eb14 030a 	adds.w	r3, r4, sl
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	eb45 030b 	adc.w	r3, r5, fp
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	f04f 0200 	mov.w	r2, #0
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002936:	4629      	mov	r1, r5
 8002938:	028b      	lsls	r3, r1, #10
 800293a:	4621      	mov	r1, r4
 800293c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002940:	4621      	mov	r1, r4
 8002942:	028a      	lsls	r2, r1, #10
 8002944:	4610      	mov	r0, r2
 8002946:	4619      	mov	r1, r3
 8002948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800294a:	2200      	movs	r2, #0
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	60fa      	str	r2, [r7, #12]
 8002950:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002954:	f7fd fc94 	bl	8000280 <__aeabi_uldivmod>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4613      	mov	r3, r2
 800295e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_RCC_GetSysClockFreq+0x180>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	3301      	adds	r3, #1
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002970:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002974:	fbb2 f3f3 	udiv	r3, r2, r3
 8002978:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800297a:	e002      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800297c:	4b05      	ldr	r3, [pc, #20]	; (8002994 <HAL_RCC_GetSysClockFreq+0x184>)
 800297e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002980:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002984:	4618      	mov	r0, r3
 8002986:	3740      	adds	r7, #64	; 0x40
 8002988:	46bd      	mov	sp, r7
 800298a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	00f42400 	.word	0x00f42400
 8002998:	017d7840 	.word	0x017d7840

0800299c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a0:	4b03      	ldr	r3, [pc, #12]	; (80029b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029a2:	681b      	ldr	r3, [r3, #0]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	20000000 	.word	0x20000000

080029b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029b8:	f7ff fff0 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029bc:	4602      	mov	r2, r0
 80029be:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	0a9b      	lsrs	r3, r3, #10
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	4903      	ldr	r1, [pc, #12]	; (80029d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ca:	5ccb      	ldrb	r3, [r1, r3]
 80029cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40023800 	.word	0x40023800
 80029d8:	08006dfc 	.word	0x08006dfc

080029dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029e0:	f7ff ffdc 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029e4:	4602      	mov	r2, r0
 80029e6:	4b05      	ldr	r3, [pc, #20]	; (80029fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	0b5b      	lsrs	r3, r3, #13
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	4903      	ldr	r1, [pc, #12]	; (8002a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f2:	5ccb      	ldrb	r3, [r1, r3]
 80029f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40023800 	.word	0x40023800
 8002a00:	08006dfc 	.word	0x08006dfc

08002a04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e03f      	b.n	8002a96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fd ffca 	bl	80009c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2224      	movs	r2, #36	; 0x24
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68da      	ldr	r2, [r3, #12]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 f929 	bl	8002ca0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	691a      	ldr	r2, [r3, #16]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	695a      	ldr	r2, [r3, #20]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b08a      	sub	sp, #40	; 0x28
 8002aa2:	af02      	add	r7, sp, #8
 8002aa4:	60f8      	str	r0, [r7, #12]
 8002aa6:	60b9      	str	r1, [r7, #8]
 8002aa8:	603b      	str	r3, [r7, #0]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b20      	cmp	r3, #32
 8002abc:	d17c      	bne.n	8002bb8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d002      	beq.n	8002aca <HAL_UART_Transmit+0x2c>
 8002ac4:	88fb      	ldrh	r3, [r7, #6]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e075      	b.n	8002bba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d101      	bne.n	8002adc <HAL_UART_Transmit+0x3e>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	e06e      	b.n	8002bba <HAL_UART_Transmit+0x11c>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2221      	movs	r2, #33	; 0x21
 8002aee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002af2:	f7fe f91b 	bl	8000d2c <HAL_GetTick>
 8002af6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	88fa      	ldrh	r2, [r7, #6]
 8002afc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	88fa      	ldrh	r2, [r7, #6]
 8002b02:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b0c:	d108      	bne.n	8002b20 <HAL_UART_Transmit+0x82>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d104      	bne.n	8002b20 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	e003      	b.n	8002b28 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002b30:	e02a      	b.n	8002b88 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2180      	movs	r1, #128	; 0x80
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 f840 	bl	8002bc2 <UART_WaitOnFlagUntilTimeout>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e036      	b.n	8002bba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10b      	bne.n	8002b6a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	881b      	ldrh	r3, [r3, #0]
 8002b56:	461a      	mov	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	3302      	adds	r3, #2
 8002b66:	61bb      	str	r3, [r7, #24]
 8002b68:	e007      	b.n	8002b7a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	781a      	ldrb	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	3301      	adds	r3, #1
 8002b78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1cf      	bne.n	8002b32 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	2140      	movs	r1, #64	; 0x40
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 f810 	bl	8002bc2 <UART_WaitOnFlagUntilTimeout>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e006      	b.n	8002bba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e000      	b.n	8002bba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002bb8:	2302      	movs	r3, #2
  }
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3720      	adds	r7, #32
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b090      	sub	sp, #64	; 0x40
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	603b      	str	r3, [r7, #0]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bd2:	e050      	b.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bda:	d04c      	beq.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002be2:	f7fe f8a3 	bl	8000d2c <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d241      	bcs.n	8002c76 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	330c      	adds	r3, #12
 8002bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfc:	e853 3f00 	ldrex	r3, [r3]
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c04:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	330c      	adds	r3, #12
 8002c10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c12:	637a      	str	r2, [r7, #52]	; 0x34
 8002c14:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c16:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c1a:	e841 2300 	strex	r3, r2, [r1]
 8002c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1e5      	bne.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	3314      	adds	r3, #20
 8002c2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	e853 3f00 	ldrex	r3, [r3]
 8002c34:	613b      	str	r3, [r7, #16]
   return(result);
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f023 0301 	bic.w	r3, r3, #1
 8002c3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	3314      	adds	r3, #20
 8002c44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c46:	623a      	str	r2, [r7, #32]
 8002c48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c4a:	69f9      	ldr	r1, [r7, #28]
 8002c4c:	6a3a      	ldr	r2, [r7, #32]
 8002c4e:	e841 2300 	strex	r3, r2, [r1]
 8002c52:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1e5      	bne.n	8002c26 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e00f      	b.n	8002c96 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	bf0c      	ite	eq
 8002c86:	2301      	moveq	r3, #1
 8002c88:	2300      	movne	r3, #0
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d09f      	beq.n	8002bd4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3740      	adds	r7, #64	; 0x40
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ca4:	b0c0      	sub	sp, #256	; 0x100
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cbc:	68d9      	ldr	r1, [r3, #12]
 8002cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	ea40 0301 	orr.w	r3, r0, r1
 8002cc8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002cf8:	f021 010c 	bic.w	r1, r1, #12
 8002cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d06:	430b      	orrs	r3, r1
 8002d08:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d1a:	6999      	ldr	r1, [r3, #24]
 8002d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	ea40 0301 	orr.w	r3, r0, r1
 8002d26:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4b8f      	ldr	r3, [pc, #572]	; (8002f6c <UART_SetConfig+0x2cc>)
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d005      	beq.n	8002d40 <UART_SetConfig+0xa0>
 8002d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	4b8d      	ldr	r3, [pc, #564]	; (8002f70 <UART_SetConfig+0x2d0>)
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d104      	bne.n	8002d4a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d40:	f7ff fe4c 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 8002d44:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d48:	e003      	b.n	8002d52 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d4a:	f7ff fe33 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8002d4e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d56:	69db      	ldr	r3, [r3, #28]
 8002d58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d5c:	f040 810c 	bne.w	8002f78 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002d6a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002d6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002d72:	4622      	mov	r2, r4
 8002d74:	462b      	mov	r3, r5
 8002d76:	1891      	adds	r1, r2, r2
 8002d78:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d7a:	415b      	adcs	r3, r3
 8002d7c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d7e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002d82:	4621      	mov	r1, r4
 8002d84:	eb12 0801 	adds.w	r8, r2, r1
 8002d88:	4629      	mov	r1, r5
 8002d8a:	eb43 0901 	adc.w	r9, r3, r1
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	f04f 0300 	mov.w	r3, #0
 8002d96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002da2:	4690      	mov	r8, r2
 8002da4:	4699      	mov	r9, r3
 8002da6:	4623      	mov	r3, r4
 8002da8:	eb18 0303 	adds.w	r3, r8, r3
 8002dac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002db0:	462b      	mov	r3, r5
 8002db2:	eb49 0303 	adc.w	r3, r9, r3
 8002db6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002dc6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002dca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002dce:	460b      	mov	r3, r1
 8002dd0:	18db      	adds	r3, r3, r3
 8002dd2:	653b      	str	r3, [r7, #80]	; 0x50
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	eb42 0303 	adc.w	r3, r2, r3
 8002dda:	657b      	str	r3, [r7, #84]	; 0x54
 8002ddc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002de0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002de4:	f7fd fa4c 	bl	8000280 <__aeabi_uldivmod>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	4b61      	ldr	r3, [pc, #388]	; (8002f74 <UART_SetConfig+0x2d4>)
 8002dee:	fba3 2302 	umull	r2, r3, r3, r2
 8002df2:	095b      	lsrs	r3, r3, #5
 8002df4:	011c      	lsls	r4, r3, #4
 8002df6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e00:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e04:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e08:	4642      	mov	r2, r8
 8002e0a:	464b      	mov	r3, r9
 8002e0c:	1891      	adds	r1, r2, r2
 8002e0e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e10:	415b      	adcs	r3, r3
 8002e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e18:	4641      	mov	r1, r8
 8002e1a:	eb12 0a01 	adds.w	sl, r2, r1
 8002e1e:	4649      	mov	r1, r9
 8002e20:	eb43 0b01 	adc.w	fp, r3, r1
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	f04f 0300 	mov.w	r3, #0
 8002e2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e38:	4692      	mov	sl, r2
 8002e3a:	469b      	mov	fp, r3
 8002e3c:	4643      	mov	r3, r8
 8002e3e:	eb1a 0303 	adds.w	r3, sl, r3
 8002e42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e46:	464b      	mov	r3, r9
 8002e48:	eb4b 0303 	adc.w	r3, fp, r3
 8002e4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e5c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002e60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e64:	460b      	mov	r3, r1
 8002e66:	18db      	adds	r3, r3, r3
 8002e68:	643b      	str	r3, [r7, #64]	; 0x40
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	eb42 0303 	adc.w	r3, r2, r3
 8002e70:	647b      	str	r3, [r7, #68]	; 0x44
 8002e72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002e7a:	f7fd fa01 	bl	8000280 <__aeabi_uldivmod>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	460b      	mov	r3, r1
 8002e82:	4611      	mov	r1, r2
 8002e84:	4b3b      	ldr	r3, [pc, #236]	; (8002f74 <UART_SetConfig+0x2d4>)
 8002e86:	fba3 2301 	umull	r2, r3, r3, r1
 8002e8a:	095b      	lsrs	r3, r3, #5
 8002e8c:	2264      	movs	r2, #100	; 0x64
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	1acb      	subs	r3, r1, r3
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002e9a:	4b36      	ldr	r3, [pc, #216]	; (8002f74 <UART_SetConfig+0x2d4>)
 8002e9c:	fba3 2302 	umull	r2, r3, r3, r2
 8002ea0:	095b      	lsrs	r3, r3, #5
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ea8:	441c      	add	r4, r3
 8002eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002eb4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002eb8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ebc:	4642      	mov	r2, r8
 8002ebe:	464b      	mov	r3, r9
 8002ec0:	1891      	adds	r1, r2, r2
 8002ec2:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ec4:	415b      	adcs	r3, r3
 8002ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ec8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ecc:	4641      	mov	r1, r8
 8002ece:	1851      	adds	r1, r2, r1
 8002ed0:	6339      	str	r1, [r7, #48]	; 0x30
 8002ed2:	4649      	mov	r1, r9
 8002ed4:	414b      	adcs	r3, r1
 8002ed6:	637b      	str	r3, [r7, #52]	; 0x34
 8002ed8:	f04f 0200 	mov.w	r2, #0
 8002edc:	f04f 0300 	mov.w	r3, #0
 8002ee0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002ee4:	4659      	mov	r1, fp
 8002ee6:	00cb      	lsls	r3, r1, #3
 8002ee8:	4651      	mov	r1, sl
 8002eea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002eee:	4651      	mov	r1, sl
 8002ef0:	00ca      	lsls	r2, r1, #3
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	4642      	mov	r2, r8
 8002efa:	189b      	adds	r3, r3, r2
 8002efc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f00:	464b      	mov	r3, r9
 8002f02:	460a      	mov	r2, r1
 8002f04:	eb42 0303 	adc.w	r3, r2, r3
 8002f08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002f18:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002f1c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002f20:	460b      	mov	r3, r1
 8002f22:	18db      	adds	r3, r3, r3
 8002f24:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f26:	4613      	mov	r3, r2
 8002f28:	eb42 0303 	adc.w	r3, r2, r3
 8002f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f32:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002f36:	f7fd f9a3 	bl	8000280 <__aeabi_uldivmod>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	4b0d      	ldr	r3, [pc, #52]	; (8002f74 <UART_SetConfig+0x2d4>)
 8002f40:	fba3 1302 	umull	r1, r3, r3, r2
 8002f44:	095b      	lsrs	r3, r3, #5
 8002f46:	2164      	movs	r1, #100	; 0x64
 8002f48:	fb01 f303 	mul.w	r3, r1, r3
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	3332      	adds	r3, #50	; 0x32
 8002f52:	4a08      	ldr	r2, [pc, #32]	; (8002f74 <UART_SetConfig+0x2d4>)
 8002f54:	fba2 2303 	umull	r2, r3, r2, r3
 8002f58:	095b      	lsrs	r3, r3, #5
 8002f5a:	f003 0207 	and.w	r2, r3, #7
 8002f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4422      	add	r2, r4
 8002f66:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f68:	e105      	b.n	8003176 <UART_SetConfig+0x4d6>
 8002f6a:	bf00      	nop
 8002f6c:	40011000 	.word	0x40011000
 8002f70:	40011400 	.word	0x40011400
 8002f74:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f82:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002f86:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002f8a:	4642      	mov	r2, r8
 8002f8c:	464b      	mov	r3, r9
 8002f8e:	1891      	adds	r1, r2, r2
 8002f90:	6239      	str	r1, [r7, #32]
 8002f92:	415b      	adcs	r3, r3
 8002f94:	627b      	str	r3, [r7, #36]	; 0x24
 8002f96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f9a:	4641      	mov	r1, r8
 8002f9c:	1854      	adds	r4, r2, r1
 8002f9e:	4649      	mov	r1, r9
 8002fa0:	eb43 0501 	adc.w	r5, r3, r1
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	00eb      	lsls	r3, r5, #3
 8002fae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fb2:	00e2      	lsls	r2, r4, #3
 8002fb4:	4614      	mov	r4, r2
 8002fb6:	461d      	mov	r5, r3
 8002fb8:	4643      	mov	r3, r8
 8002fba:	18e3      	adds	r3, r4, r3
 8002fbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002fc0:	464b      	mov	r3, r9
 8002fc2:	eb45 0303 	adc.w	r3, r5, r3
 8002fc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002fd6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002fda:	f04f 0200 	mov.w	r2, #0
 8002fde:	f04f 0300 	mov.w	r3, #0
 8002fe2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002fe6:	4629      	mov	r1, r5
 8002fe8:	008b      	lsls	r3, r1, #2
 8002fea:	4621      	mov	r1, r4
 8002fec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ff0:	4621      	mov	r1, r4
 8002ff2:	008a      	lsls	r2, r1, #2
 8002ff4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ff8:	f7fd f942 	bl	8000280 <__aeabi_uldivmod>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	4b60      	ldr	r3, [pc, #384]	; (8003184 <UART_SetConfig+0x4e4>)
 8003002:	fba3 2302 	umull	r2, r3, r3, r2
 8003006:	095b      	lsrs	r3, r3, #5
 8003008:	011c      	lsls	r4, r3, #4
 800300a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800300e:	2200      	movs	r2, #0
 8003010:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003014:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003018:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800301c:	4642      	mov	r2, r8
 800301e:	464b      	mov	r3, r9
 8003020:	1891      	adds	r1, r2, r2
 8003022:	61b9      	str	r1, [r7, #24]
 8003024:	415b      	adcs	r3, r3
 8003026:	61fb      	str	r3, [r7, #28]
 8003028:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800302c:	4641      	mov	r1, r8
 800302e:	1851      	adds	r1, r2, r1
 8003030:	6139      	str	r1, [r7, #16]
 8003032:	4649      	mov	r1, r9
 8003034:	414b      	adcs	r3, r1
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	f04f 0200 	mov.w	r2, #0
 800303c:	f04f 0300 	mov.w	r3, #0
 8003040:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003044:	4659      	mov	r1, fp
 8003046:	00cb      	lsls	r3, r1, #3
 8003048:	4651      	mov	r1, sl
 800304a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800304e:	4651      	mov	r1, sl
 8003050:	00ca      	lsls	r2, r1, #3
 8003052:	4610      	mov	r0, r2
 8003054:	4619      	mov	r1, r3
 8003056:	4603      	mov	r3, r0
 8003058:	4642      	mov	r2, r8
 800305a:	189b      	adds	r3, r3, r2
 800305c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003060:	464b      	mov	r3, r9
 8003062:	460a      	mov	r2, r1
 8003064:	eb42 0303 	adc.w	r3, r2, r3
 8003068:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800306c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	67bb      	str	r3, [r7, #120]	; 0x78
 8003076:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003084:	4649      	mov	r1, r9
 8003086:	008b      	lsls	r3, r1, #2
 8003088:	4641      	mov	r1, r8
 800308a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800308e:	4641      	mov	r1, r8
 8003090:	008a      	lsls	r2, r1, #2
 8003092:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003096:	f7fd f8f3 	bl	8000280 <__aeabi_uldivmod>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4b39      	ldr	r3, [pc, #228]	; (8003184 <UART_SetConfig+0x4e4>)
 80030a0:	fba3 1302 	umull	r1, r3, r3, r2
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	2164      	movs	r1, #100	; 0x64
 80030a8:	fb01 f303 	mul.w	r3, r1, r3
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	3332      	adds	r3, #50	; 0x32
 80030b2:	4a34      	ldr	r2, [pc, #208]	; (8003184 <UART_SetConfig+0x4e4>)
 80030b4:	fba2 2303 	umull	r2, r3, r2, r3
 80030b8:	095b      	lsrs	r3, r3, #5
 80030ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030be:	441c      	add	r4, r3
 80030c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030c4:	2200      	movs	r2, #0
 80030c6:	673b      	str	r3, [r7, #112]	; 0x70
 80030c8:	677a      	str	r2, [r7, #116]	; 0x74
 80030ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80030ce:	4642      	mov	r2, r8
 80030d0:	464b      	mov	r3, r9
 80030d2:	1891      	adds	r1, r2, r2
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	415b      	adcs	r3, r3
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030de:	4641      	mov	r1, r8
 80030e0:	1851      	adds	r1, r2, r1
 80030e2:	6039      	str	r1, [r7, #0]
 80030e4:	4649      	mov	r1, r9
 80030e6:	414b      	adcs	r3, r1
 80030e8:	607b      	str	r3, [r7, #4]
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80030f6:	4659      	mov	r1, fp
 80030f8:	00cb      	lsls	r3, r1, #3
 80030fa:	4651      	mov	r1, sl
 80030fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003100:	4651      	mov	r1, sl
 8003102:	00ca      	lsls	r2, r1, #3
 8003104:	4610      	mov	r0, r2
 8003106:	4619      	mov	r1, r3
 8003108:	4603      	mov	r3, r0
 800310a:	4642      	mov	r2, r8
 800310c:	189b      	adds	r3, r3, r2
 800310e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003110:	464b      	mov	r3, r9
 8003112:	460a      	mov	r2, r1
 8003114:	eb42 0303 	adc.w	r3, r2, r3
 8003118:	66fb      	str	r3, [r7, #108]	; 0x6c
 800311a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	663b      	str	r3, [r7, #96]	; 0x60
 8003124:	667a      	str	r2, [r7, #100]	; 0x64
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	f04f 0300 	mov.w	r3, #0
 800312e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003132:	4649      	mov	r1, r9
 8003134:	008b      	lsls	r3, r1, #2
 8003136:	4641      	mov	r1, r8
 8003138:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800313c:	4641      	mov	r1, r8
 800313e:	008a      	lsls	r2, r1, #2
 8003140:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003144:	f7fd f89c 	bl	8000280 <__aeabi_uldivmod>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4b0d      	ldr	r3, [pc, #52]	; (8003184 <UART_SetConfig+0x4e4>)
 800314e:	fba3 1302 	umull	r1, r3, r3, r2
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	2164      	movs	r1, #100	; 0x64
 8003156:	fb01 f303 	mul.w	r3, r1, r3
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	011b      	lsls	r3, r3, #4
 800315e:	3332      	adds	r3, #50	; 0x32
 8003160:	4a08      	ldr	r2, [pc, #32]	; (8003184 <UART_SetConfig+0x4e4>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	095b      	lsrs	r3, r3, #5
 8003168:	f003 020f 	and.w	r2, r3, #15
 800316c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4422      	add	r2, r4
 8003174:	609a      	str	r2, [r3, #8]
}
 8003176:	bf00      	nop
 8003178:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800317c:	46bd      	mov	sp, r7
 800317e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003182:	bf00      	nop
 8003184:	51eb851f 	.word	0x51eb851f

08003188 <__NVIC_SetPriority>:
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	2b00      	cmp	r3, #0
 800319a:	db0a      	blt.n	80031b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	490c      	ldr	r1, [pc, #48]	; (80031d4 <__NVIC_SetPriority+0x4c>)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	b2d2      	uxtb	r2, r2
 80031aa:	440b      	add	r3, r1
 80031ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80031b0:	e00a      	b.n	80031c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	4908      	ldr	r1, [pc, #32]	; (80031d8 <__NVIC_SetPriority+0x50>)
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	3b04      	subs	r3, #4
 80031c0:	0112      	lsls	r2, r2, #4
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	440b      	add	r3, r1
 80031c6:	761a      	strb	r2, [r3, #24]
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	e000e100 	.word	0xe000e100
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80031e0:	2100      	movs	r1, #0
 80031e2:	f06f 0004 	mvn.w	r0, #4
 80031e6:	f7ff ffcf 	bl	8003188 <__NVIC_SetPriority>
#endif
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
	...

080031f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031f6:	f3ef 8305 	mrs	r3, IPSR
 80031fa:	603b      	str	r3, [r7, #0]
  return(result);
 80031fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003202:	f06f 0305 	mvn.w	r3, #5
 8003206:	607b      	str	r3, [r7, #4]
 8003208:	e00c      	b.n	8003224 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800320a:	4b0a      	ldr	r3, [pc, #40]	; (8003234 <osKernelInitialize+0x44>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d105      	bne.n	800321e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003212:	4b08      	ldr	r3, [pc, #32]	; (8003234 <osKernelInitialize+0x44>)
 8003214:	2201      	movs	r2, #1
 8003216:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003218:	2300      	movs	r3, #0
 800321a:	607b      	str	r3, [r7, #4]
 800321c:	e002      	b.n	8003224 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800321e:	f04f 33ff 	mov.w	r3, #4294967295
 8003222:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003224:	687b      	ldr	r3, [r7, #4]
}
 8003226:	4618      	mov	r0, r3
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000574 	.word	0x20000574

08003238 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800323e:	f3ef 8305 	mrs	r3, IPSR
 8003242:	603b      	str	r3, [r7, #0]
  return(result);
 8003244:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <osKernelStart+0x1a>
    stat = osErrorISR;
 800324a:	f06f 0305 	mvn.w	r3, #5
 800324e:	607b      	str	r3, [r7, #4]
 8003250:	e010      	b.n	8003274 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003252:	4b0b      	ldr	r3, [pc, #44]	; (8003280 <osKernelStart+0x48>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d109      	bne.n	800326e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800325a:	f7ff ffbf 	bl	80031dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <osKernelStart+0x48>)
 8003260:	2202      	movs	r2, #2
 8003262:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003264:	f001 f87c 	bl	8004360 <vTaskStartScheduler>
      stat = osOK;
 8003268:	2300      	movs	r3, #0
 800326a:	607b      	str	r3, [r7, #4]
 800326c:	e002      	b.n	8003274 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800326e:	f04f 33ff 	mov.w	r3, #4294967295
 8003272:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003274:	687b      	ldr	r3, [r7, #4]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000574 	.word	0x20000574

08003284 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003284:	b580      	push	{r7, lr}
 8003286:	b08e      	sub	sp, #56	; 0x38
 8003288:	af04      	add	r7, sp, #16
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003290:	2300      	movs	r3, #0
 8003292:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003294:	f3ef 8305 	mrs	r3, IPSR
 8003298:	617b      	str	r3, [r7, #20]
  return(result);
 800329a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800329c:	2b00      	cmp	r3, #0
 800329e:	d17e      	bne.n	800339e <osThreadNew+0x11a>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d07b      	beq.n	800339e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80032a6:	2380      	movs	r3, #128	; 0x80
 80032a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80032aa:	2318      	movs	r3, #24
 80032ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80032ae:	2300      	movs	r3, #0
 80032b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80032b2:	f04f 33ff 	mov.w	r3, #4294967295
 80032b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d045      	beq.n	800334a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d002      	beq.n	80032cc <osThreadNew+0x48>
        name = attr->name;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <osThreadNew+0x6e>
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	2b38      	cmp	r3, #56	; 0x38
 80032e4:	d805      	bhi.n	80032f2 <osThreadNew+0x6e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <osThreadNew+0x72>
        return (NULL);
 80032f2:	2300      	movs	r3, #0
 80032f4:	e054      	b.n	80033a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	089b      	lsrs	r3, r3, #2
 8003304:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00e      	beq.n	800332c <osThreadNew+0xa8>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	2bbb      	cmp	r3, #187	; 0xbb
 8003314:	d90a      	bls.n	800332c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800331a:	2b00      	cmp	r3, #0
 800331c:	d006      	beq.n	800332c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d002      	beq.n	800332c <osThreadNew+0xa8>
        mem = 1;
 8003326:	2301      	movs	r3, #1
 8003328:	61bb      	str	r3, [r7, #24]
 800332a:	e010      	b.n	800334e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10c      	bne.n	800334e <osThreadNew+0xca>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d108      	bne.n	800334e <osThreadNew+0xca>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d104      	bne.n	800334e <osThreadNew+0xca>
          mem = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	61bb      	str	r3, [r7, #24]
 8003348:	e001      	b.n	800334e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d110      	bne.n	8003376 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800335c:	9202      	str	r2, [sp, #8]
 800335e:	9301      	str	r3, [sp, #4]
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	6a3a      	ldr	r2, [r7, #32]
 8003368:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f000 fe0c 	bl	8003f88 <xTaskCreateStatic>
 8003370:	4603      	mov	r3, r0
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	e013      	b.n	800339e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d110      	bne.n	800339e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	b29a      	uxth	r2, r3
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	9301      	str	r3, [sp, #4]
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f000 fe57 	bl	8004042 <xTaskCreate>
 8003394:	4603      	mov	r3, r0
 8003396:	2b01      	cmp	r3, #1
 8003398:	d001      	beq.n	800339e <osThreadNew+0x11a>
            hTask = NULL;
 800339a:	2300      	movs	r3, #0
 800339c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800339e:	693b      	ldr	r3, [r7, #16]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3728      	adds	r7, #40	; 0x28
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033b0:	f3ef 8305 	mrs	r3, IPSR
 80033b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80033b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d003      	beq.n	80033c4 <osDelay+0x1c>
    stat = osErrorISR;
 80033bc:	f06f 0305 	mvn.w	r3, #5
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	e007      	b.n	80033d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d002      	beq.n	80033d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 ff92 	bl	80042f8 <vTaskDelay>
    }
  }

  return (stat);
 80033d4:	68fb      	ldr	r3, [r7, #12]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4a07      	ldr	r2, [pc, #28]	; (800340c <vApplicationGetIdleTaskMemory+0x2c>)
 80033f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	4a06      	ldr	r2, [pc, #24]	; (8003410 <vApplicationGetIdleTaskMemory+0x30>)
 80033f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2280      	movs	r2, #128	; 0x80
 80033fc:	601a      	str	r2, [r3, #0]
}
 80033fe:	bf00      	nop
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20000578 	.word	0x20000578
 8003410:	20000634 	.word	0x20000634

08003414 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	4a07      	ldr	r2, [pc, #28]	; (8003440 <vApplicationGetTimerTaskMemory+0x2c>)
 8003424:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	4a06      	ldr	r2, [pc, #24]	; (8003444 <vApplicationGetTimerTaskMemory+0x30>)
 800342a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003432:	601a      	str	r2, [r3, #0]
}
 8003434:	bf00      	nop
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	20000834 	.word	0x20000834
 8003444:	200008f0 	.word	0x200008f0

08003448 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f103 0208 	add.w	r2, r3, #8
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f04f 32ff 	mov.w	r2, #4294967295
 8003460:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f103 0208 	add.w	r2, r3, #8
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f103 0208 	add.w	r2, r3, #8
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80034a2:	b480      	push	{r7}
 80034a4:	b085      	sub	sp, #20
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	601a      	str	r2, [r3, #0]
}
 80034de:	bf00      	nop
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80034ea:	b480      	push	{r7}
 80034ec:	b085      	sub	sp, #20
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
 80034f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003500:	d103      	bne.n	800350a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	e00c      	b.n	8003524 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3308      	adds	r3, #8
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	e002      	b.n	8003518 <vListInsert+0x2e>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	429a      	cmp	r2, r3
 8003522:	d2f6      	bcs.n	8003512 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	601a      	str	r2, [r3, #0]
}
 8003550:	bf00      	nop
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6892      	ldr	r2, [r2, #8]
 8003572:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6852      	ldr	r2, [r2, #4]
 800357c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	429a      	cmp	r2, r3
 8003586:	d103      	bne.n	8003590 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	1e5a      	subs	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10a      	bne.n	80035da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80035c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c8:	f383 8811 	msr	BASEPRI, r3
 80035cc:	f3bf 8f6f 	isb	sy
 80035d0:	f3bf 8f4f 	dsb	sy
 80035d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80035d6:	bf00      	nop
 80035d8:	e7fe      	b.n	80035d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80035da:	f002 f87b 	bl	80056d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e6:	68f9      	ldr	r1, [r7, #12]
 80035e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80035ea:	fb01 f303 	mul.w	r3, r1, r3
 80035ee:	441a      	add	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360a:	3b01      	subs	r3, #1
 800360c:	68f9      	ldr	r1, [r7, #12]
 800360e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003610:	fb01 f303 	mul.w	r3, r1, r3
 8003614:	441a      	add	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	22ff      	movs	r2, #255	; 0xff
 800361e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	22ff      	movs	r2, #255	; 0xff
 8003626:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d114      	bne.n	800365a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d01a      	beq.n	800366e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	3310      	adds	r3, #16
 800363c:	4618      	mov	r0, r3
 800363e:	f001 f929 	bl	8004894 <xTaskRemoveFromEventList>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d012      	beq.n	800366e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003648:	4b0c      	ldr	r3, [pc, #48]	; (800367c <xQueueGenericReset+0xcc>)
 800364a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800364e:	601a      	str	r2, [r3, #0]
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	f3bf 8f6f 	isb	sy
 8003658:	e009      	b.n	800366e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	3310      	adds	r3, #16
 800365e:	4618      	mov	r0, r3
 8003660:	f7ff fef2 	bl	8003448 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	3324      	adds	r3, #36	; 0x24
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff feed 	bl	8003448 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800366e:	f002 f861 	bl	8005734 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003672:	2301      	movs	r3, #1
}
 8003674:	4618      	mov	r0, r3
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	e000ed04 	.word	0xe000ed04

08003680 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08e      	sub	sp, #56	; 0x38
 8003684:	af02      	add	r7, sp, #8
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
 800368c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10a      	bne.n	80036aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003698:	f383 8811 	msr	BASEPRI, r3
 800369c:	f3bf 8f6f 	isb	sy
 80036a0:	f3bf 8f4f 	dsb	sy
 80036a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80036a6:	bf00      	nop
 80036a8:	e7fe      	b.n	80036a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d10a      	bne.n	80036c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80036b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b4:	f383 8811 	msr	BASEPRI, r3
 80036b8:	f3bf 8f6f 	isb	sy
 80036bc:	f3bf 8f4f 	dsb	sy
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80036c2:	bf00      	nop
 80036c4:	e7fe      	b.n	80036c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <xQueueGenericCreateStatic+0x52>
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <xQueueGenericCreateStatic+0x56>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <xQueueGenericCreateStatic+0x58>
 80036d6:	2300      	movs	r3, #0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10a      	bne.n	80036f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80036dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e0:	f383 8811 	msr	BASEPRI, r3
 80036e4:	f3bf 8f6f 	isb	sy
 80036e8:	f3bf 8f4f 	dsb	sy
 80036ec:	623b      	str	r3, [r7, #32]
}
 80036ee:	bf00      	nop
 80036f0:	e7fe      	b.n	80036f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <xQueueGenericCreateStatic+0x7e>
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <xQueueGenericCreateStatic+0x82>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <xQueueGenericCreateStatic+0x84>
 8003702:	2300      	movs	r3, #0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10a      	bne.n	800371e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800370c:	f383 8811 	msr	BASEPRI, r3
 8003710:	f3bf 8f6f 	isb	sy
 8003714:	f3bf 8f4f 	dsb	sy
 8003718:	61fb      	str	r3, [r7, #28]
}
 800371a:	bf00      	nop
 800371c:	e7fe      	b.n	800371c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800371e:	2350      	movs	r3, #80	; 0x50
 8003720:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	2b50      	cmp	r3, #80	; 0x50
 8003726:	d00a      	beq.n	800373e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800372c:	f383 8811 	msr	BASEPRI, r3
 8003730:	f3bf 8f6f 	isb	sy
 8003734:	f3bf 8f4f 	dsb	sy
 8003738:	61bb      	str	r3, [r7, #24]
}
 800373a:	bf00      	nop
 800373c:	e7fe      	b.n	800373c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800373e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00d      	beq.n	8003766 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800374a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003752:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	4613      	mov	r3, r2
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	68b9      	ldr	r1, [r7, #8]
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f000 f805 	bl	8003770 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003768:	4618      	mov	r0, r3
 800376a:	3730      	adds	r7, #48	; 0x30
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
 800377c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d103      	bne.n	800378c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	e002      	b.n	8003792 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800379e:	2101      	movs	r1, #1
 80037a0:	69b8      	ldr	r0, [r7, #24]
 80037a2:	f7ff ff05 	bl	80035b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	78fa      	ldrb	r2, [r7, #3]
 80037aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80037ae:	bf00      	nop
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
	...

080037b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b08e      	sub	sp, #56	; 0x38
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
 80037c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80037c6:	2300      	movs	r3, #0
 80037c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80037ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10a      	bne.n	80037ea <xQueueGenericSend+0x32>
	__asm volatile
 80037d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037d8:	f383 8811 	msr	BASEPRI, r3
 80037dc:	f3bf 8f6f 	isb	sy
 80037e0:	f3bf 8f4f 	dsb	sy
 80037e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80037e6:	bf00      	nop
 80037e8:	e7fe      	b.n	80037e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d103      	bne.n	80037f8 <xQueueGenericSend+0x40>
 80037f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <xQueueGenericSend+0x44>
 80037f8:	2301      	movs	r3, #1
 80037fa:	e000      	b.n	80037fe <xQueueGenericSend+0x46>
 80037fc:	2300      	movs	r3, #0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10a      	bne.n	8003818 <xQueueGenericSend+0x60>
	__asm volatile
 8003802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003806:	f383 8811 	msr	BASEPRI, r3
 800380a:	f3bf 8f6f 	isb	sy
 800380e:	f3bf 8f4f 	dsb	sy
 8003812:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003814:	bf00      	nop
 8003816:	e7fe      	b.n	8003816 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	2b02      	cmp	r3, #2
 800381c:	d103      	bne.n	8003826 <xQueueGenericSend+0x6e>
 800381e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <xQueueGenericSend+0x72>
 8003826:	2301      	movs	r3, #1
 8003828:	e000      	b.n	800382c <xQueueGenericSend+0x74>
 800382a:	2300      	movs	r3, #0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10a      	bne.n	8003846 <xQueueGenericSend+0x8e>
	__asm volatile
 8003830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003834:	f383 8811 	msr	BASEPRI, r3
 8003838:	f3bf 8f6f 	isb	sy
 800383c:	f3bf 8f4f 	dsb	sy
 8003840:	623b      	str	r3, [r7, #32]
}
 8003842:	bf00      	nop
 8003844:	e7fe      	b.n	8003844 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003846:	f001 f9e7 	bl	8004c18 <xTaskGetSchedulerState>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <xQueueGenericSend+0x9e>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <xQueueGenericSend+0xa2>
 8003856:	2301      	movs	r3, #1
 8003858:	e000      	b.n	800385c <xQueueGenericSend+0xa4>
 800385a:	2300      	movs	r3, #0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10a      	bne.n	8003876 <xQueueGenericSend+0xbe>
	__asm volatile
 8003860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003864:	f383 8811 	msr	BASEPRI, r3
 8003868:	f3bf 8f6f 	isb	sy
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	61fb      	str	r3, [r7, #28]
}
 8003872:	bf00      	nop
 8003874:	e7fe      	b.n	8003874 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003876:	f001 ff2d 	bl	80056d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800387a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800387e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	429a      	cmp	r2, r3
 8003884:	d302      	bcc.n	800388c <xQueueGenericSend+0xd4>
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	2b02      	cmp	r3, #2
 800388a:	d129      	bne.n	80038e0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	68b9      	ldr	r1, [r7, #8]
 8003890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003892:	f000 fa0b 	bl	8003cac <prvCopyDataToQueue>
 8003896:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	2b00      	cmp	r3, #0
 800389e:	d010      	beq.n	80038c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a2:	3324      	adds	r3, #36	; 0x24
 80038a4:	4618      	mov	r0, r3
 80038a6:	f000 fff5 	bl	8004894 <xTaskRemoveFromEventList>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d013      	beq.n	80038d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80038b0:	4b3f      	ldr	r3, [pc, #252]	; (80039b0 <xQueueGenericSend+0x1f8>)
 80038b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	f3bf 8f4f 	dsb	sy
 80038bc:	f3bf 8f6f 	isb	sy
 80038c0:	e00a      	b.n	80038d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80038c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d007      	beq.n	80038d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80038c8:	4b39      	ldr	r3, [pc, #228]	; (80039b0 <xQueueGenericSend+0x1f8>)
 80038ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	f3bf 8f4f 	dsb	sy
 80038d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80038d8:	f001 ff2c 	bl	8005734 <vPortExitCritical>
				return pdPASS;
 80038dc:	2301      	movs	r3, #1
 80038de:	e063      	b.n	80039a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d103      	bne.n	80038ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038e6:	f001 ff25 	bl	8005734 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e05c      	b.n	80039a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d106      	bne.n	8003902 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038f4:	f107 0314 	add.w	r3, r7, #20
 80038f8:	4618      	mov	r0, r3
 80038fa:	f001 f82f 	bl	800495c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038fe:	2301      	movs	r3, #1
 8003900:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003902:	f001 ff17 	bl	8005734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003906:	f000 fd9b 	bl	8004440 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800390a:	f001 fee3 	bl	80056d4 <vPortEnterCritical>
 800390e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003910:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003914:	b25b      	sxtb	r3, r3
 8003916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391a:	d103      	bne.n	8003924 <xQueueGenericSend+0x16c>
 800391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003926:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800392a:	b25b      	sxtb	r3, r3
 800392c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003930:	d103      	bne.n	800393a <xQueueGenericSend+0x182>
 8003932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800393a:	f001 fefb 	bl	8005734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800393e:	1d3a      	adds	r2, r7, #4
 8003940:	f107 0314 	add.w	r3, r7, #20
 8003944:	4611      	mov	r1, r2
 8003946:	4618      	mov	r0, r3
 8003948:	f001 f81e 	bl	8004988 <xTaskCheckForTimeOut>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d124      	bne.n	800399c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003952:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003954:	f000 faa2 	bl	8003e9c <prvIsQueueFull>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d018      	beq.n	8003990 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800395e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003960:	3310      	adds	r3, #16
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4611      	mov	r1, r2
 8003966:	4618      	mov	r0, r3
 8003968:	f000 ff44 	bl	80047f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800396c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800396e:	f000 fa2d 	bl	8003dcc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003972:	f000 fd73 	bl	800445c <xTaskResumeAll>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	f47f af7c 	bne.w	8003876 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800397e:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <xQueueGenericSend+0x1f8>)
 8003980:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	f3bf 8f4f 	dsb	sy
 800398a:	f3bf 8f6f 	isb	sy
 800398e:	e772      	b.n	8003876 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003990:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003992:	f000 fa1b 	bl	8003dcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003996:	f000 fd61 	bl	800445c <xTaskResumeAll>
 800399a:	e76c      	b.n	8003876 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800399c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800399e:	f000 fa15 	bl	8003dcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80039a2:	f000 fd5b 	bl	800445c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80039a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3738      	adds	r7, #56	; 0x38
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	e000ed04 	.word	0xe000ed04

080039b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b090      	sub	sp, #64	; 0x40
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80039c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10a      	bne.n	80039e2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80039cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d0:	f383 8811 	msr	BASEPRI, r3
 80039d4:	f3bf 8f6f 	isb	sy
 80039d8:	f3bf 8f4f 	dsb	sy
 80039dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80039de:	bf00      	nop
 80039e0:	e7fe      	b.n	80039e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d103      	bne.n	80039f0 <xQueueGenericSendFromISR+0x3c>
 80039e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <xQueueGenericSendFromISR+0x40>
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <xQueueGenericSendFromISR+0x42>
 80039f4:	2300      	movs	r3, #0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10a      	bne.n	8003a10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80039fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039fe:	f383 8811 	msr	BASEPRI, r3
 8003a02:	f3bf 8f6f 	isb	sy
 8003a06:	f3bf 8f4f 	dsb	sy
 8003a0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003a0c:	bf00      	nop
 8003a0e:	e7fe      	b.n	8003a0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d103      	bne.n	8003a1e <xQueueGenericSendFromISR+0x6a>
 8003a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d101      	bne.n	8003a22 <xQueueGenericSendFromISR+0x6e>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e000      	b.n	8003a24 <xQueueGenericSendFromISR+0x70>
 8003a22:	2300      	movs	r3, #0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2c:	f383 8811 	msr	BASEPRI, r3
 8003a30:	f3bf 8f6f 	isb	sy
 8003a34:	f3bf 8f4f 	dsb	sy
 8003a38:	623b      	str	r3, [r7, #32]
}
 8003a3a:	bf00      	nop
 8003a3c:	e7fe      	b.n	8003a3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003a3e:	f001 ff2b 	bl	8005898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003a42:	f3ef 8211 	mrs	r2, BASEPRI
 8003a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4a:	f383 8811 	msr	BASEPRI, r3
 8003a4e:	f3bf 8f6f 	isb	sy
 8003a52:	f3bf 8f4f 	dsb	sy
 8003a56:	61fa      	str	r2, [r7, #28]
 8003a58:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003a5a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003a5c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d302      	bcc.n	8003a70 <xQueueGenericSendFromISR+0xbc>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d12f      	bne.n	8003ad0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	68b9      	ldr	r1, [r7, #8]
 8003a84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003a86:	f000 f911 	bl	8003cac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003a8a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a92:	d112      	bne.n	8003aba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d016      	beq.n	8003aca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a9e:	3324      	adds	r3, #36	; 0x24
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fef7 	bl	8004894 <xTaskRemoveFromEventList>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00e      	beq.n	8003aca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00b      	beq.n	8003aca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	e007      	b.n	8003aca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003aba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003abe:	3301      	adds	r3, #1
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	b25a      	sxtb	r2, r3
 8003ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ac6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003aca:	2301      	movs	r3, #1
 8003acc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003ace:	e001      	b.n	8003ad4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ad6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003ade:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3740      	adds	r7, #64	; 0x40
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
	...

08003aec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b08c      	sub	sp, #48	; 0x30
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003af8:	2300      	movs	r3, #0
 8003afa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10a      	bne.n	8003b1c <xQueueReceive+0x30>
	__asm volatile
 8003b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0a:	f383 8811 	msr	BASEPRI, r3
 8003b0e:	f3bf 8f6f 	isb	sy
 8003b12:	f3bf 8f4f 	dsb	sy
 8003b16:	623b      	str	r3, [r7, #32]
}
 8003b18:	bf00      	nop
 8003b1a:	e7fe      	b.n	8003b1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d103      	bne.n	8003b2a <xQueueReceive+0x3e>
 8003b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <xQueueReceive+0x42>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <xQueueReceive+0x44>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10a      	bne.n	8003b4a <xQueueReceive+0x5e>
	__asm volatile
 8003b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b38:	f383 8811 	msr	BASEPRI, r3
 8003b3c:	f3bf 8f6f 	isb	sy
 8003b40:	f3bf 8f4f 	dsb	sy
 8003b44:	61fb      	str	r3, [r7, #28]
}
 8003b46:	bf00      	nop
 8003b48:	e7fe      	b.n	8003b48 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b4a:	f001 f865 	bl	8004c18 <xTaskGetSchedulerState>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d102      	bne.n	8003b5a <xQueueReceive+0x6e>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <xQueueReceive+0x72>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e000      	b.n	8003b60 <xQueueReceive+0x74>
 8003b5e:	2300      	movs	r3, #0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10a      	bne.n	8003b7a <xQueueReceive+0x8e>
	__asm volatile
 8003b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b68:	f383 8811 	msr	BASEPRI, r3
 8003b6c:	f3bf 8f6f 	isb	sy
 8003b70:	f3bf 8f4f 	dsb	sy
 8003b74:	61bb      	str	r3, [r7, #24]
}
 8003b76:	bf00      	nop
 8003b78:	e7fe      	b.n	8003b78 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b7a:	f001 fdab 	bl	80056d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d01f      	beq.n	8003bca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003b8a:	68b9      	ldr	r1, [r7, #8]
 8003b8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b8e:	f000 f8f7 	bl	8003d80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	1e5a      	subs	r2, r3, #1
 8003b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b98:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00f      	beq.n	8003bc2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba4:	3310      	adds	r3, #16
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 fe74 	bl	8004894 <xTaskRemoveFromEventList>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d007      	beq.n	8003bc2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003bb2:	4b3d      	ldr	r3, [pc, #244]	; (8003ca8 <xQueueReceive+0x1bc>)
 8003bb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	f3bf 8f4f 	dsb	sy
 8003bbe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003bc2:	f001 fdb7 	bl	8005734 <vPortExitCritical>
				return pdPASS;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e069      	b.n	8003c9e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d103      	bne.n	8003bd8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003bd0:	f001 fdb0 	bl	8005734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	e062      	b.n	8003c9e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d106      	bne.n	8003bec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003bde:	f107 0310 	add.w	r3, r7, #16
 8003be2:	4618      	mov	r0, r3
 8003be4:	f000 feba 	bl	800495c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003be8:	2301      	movs	r3, #1
 8003bea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003bec:	f001 fda2 	bl	8005734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003bf0:	f000 fc26 	bl	8004440 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003bf4:	f001 fd6e 	bl	80056d4 <vPortEnterCritical>
 8003bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003bfe:	b25b      	sxtb	r3, r3
 8003c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c04:	d103      	bne.n	8003c0e <xQueueReceive+0x122>
 8003c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c14:	b25b      	sxtb	r3, r3
 8003c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1a:	d103      	bne.n	8003c24 <xQueueReceive+0x138>
 8003c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c24:	f001 fd86 	bl	8005734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c28:	1d3a      	adds	r2, r7, #4
 8003c2a:	f107 0310 	add.w	r3, r7, #16
 8003c2e:	4611      	mov	r1, r2
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fea9 	bl	8004988 <xTaskCheckForTimeOut>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d123      	bne.n	8003c84 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c3e:	f000 f917 	bl	8003e70 <prvIsQueueEmpty>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d017      	beq.n	8003c78 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4a:	3324      	adds	r3, #36	; 0x24
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 fdcf 	bl	80047f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003c56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c58:	f000 f8b8 	bl	8003dcc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003c5c:	f000 fbfe 	bl	800445c <xTaskResumeAll>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d189      	bne.n	8003b7a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003c66:	4b10      	ldr	r3, [pc, #64]	; (8003ca8 <xQueueReceive+0x1bc>)
 8003c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	e780      	b.n	8003b7a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003c78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c7a:	f000 f8a7 	bl	8003dcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c7e:	f000 fbed 	bl	800445c <xTaskResumeAll>
 8003c82:	e77a      	b.n	8003b7a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003c84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c86:	f000 f8a1 	bl	8003dcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c8a:	f000 fbe7 	bl	800445c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c90:	f000 f8ee 	bl	8003e70 <prvIsQueueEmpty>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f43f af6f 	beq.w	8003b7a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003c9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3730      	adds	r7, #48	; 0x30
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	e000ed04 	.word	0xe000ed04

08003cac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10d      	bne.n	8003ce6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d14d      	bne.n	8003d6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f000 ffbc 	bl	8004c54 <xTaskPriorityDisinherit>
 8003cdc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	e043      	b.n	8003d6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d119      	bne.n	8003d20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6858      	ldr	r0, [r3, #4]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	68b9      	ldr	r1, [r7, #8]
 8003cf8:	f002 f91b 	bl	8005f32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d04:	441a      	add	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d32b      	bcc.n	8003d6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	605a      	str	r2, [r3, #4]
 8003d1e:	e026      	b.n	8003d6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	68d8      	ldr	r0, [r3, #12]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	461a      	mov	r2, r3
 8003d2a:	68b9      	ldr	r1, [r7, #8]
 8003d2c:	f002 f901 	bl	8005f32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	68da      	ldr	r2, [r3, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d38:	425b      	negs	r3, r3
 8003d3a:	441a      	add	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d207      	bcs.n	8003d5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	689a      	ldr	r2, [r3, #8]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d54:	425b      	negs	r3, r3
 8003d56:	441a      	add	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d105      	bne.n	8003d6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003d76:	697b      	ldr	r3, [r7, #20]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3718      	adds	r7, #24
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d018      	beq.n	8003dc4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	441a      	add	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d303      	bcc.n	8003db4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68d9      	ldr	r1, [r3, #12]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	6838      	ldr	r0, [r7, #0]
 8003dc0:	f002 f8b7 	bl	8005f32 <memcpy>
	}
}
 8003dc4:	bf00      	nop
 8003dc6:	3708      	adds	r7, #8
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003dd4:	f001 fc7e 	bl	80056d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003dde:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003de0:	e011      	b.n	8003e06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d012      	beq.n	8003e10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3324      	adds	r3, #36	; 0x24
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 fd50 	bl	8004894 <xTaskRemoveFromEventList>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003dfa:	f000 fe27 	bl	8004a4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	3b01      	subs	r3, #1
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	dce9      	bgt.n	8003de2 <prvUnlockQueue+0x16>
 8003e0e:	e000      	b.n	8003e12 <prvUnlockQueue+0x46>
					break;
 8003e10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	22ff      	movs	r2, #255	; 0xff
 8003e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003e1a:	f001 fc8b 	bl	8005734 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003e1e:	f001 fc59 	bl	80056d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e2a:	e011      	b.n	8003e50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d012      	beq.n	8003e5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3310      	adds	r3, #16
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f000 fd2b 	bl	8004894 <xTaskRemoveFromEventList>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003e44:	f000 fe02 	bl	8004a4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003e48:	7bbb      	ldrb	r3, [r7, #14]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	dce9      	bgt.n	8003e2c <prvUnlockQueue+0x60>
 8003e58:	e000      	b.n	8003e5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003e5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	22ff      	movs	r2, #255	; 0xff
 8003e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003e64:	f001 fc66 	bl	8005734 <vPortExitCritical>
}
 8003e68:	bf00      	nop
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003e78:	f001 fc2c 	bl	80056d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d102      	bne.n	8003e8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003e84:	2301      	movs	r3, #1
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	e001      	b.n	8003e8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e8e:	f001 fc51 	bl	8005734 <vPortExitCritical>

	return xReturn;
 8003e92:	68fb      	ldr	r3, [r7, #12]
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ea4:	f001 fc16 	bl	80056d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d102      	bne.n	8003eba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	60fb      	str	r3, [r7, #12]
 8003eb8:	e001      	b.n	8003ebe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ebe:	f001 fc39 	bl	8005734 <vPortExitCritical>

	return xReturn;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	e014      	b.n	8003f06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003edc:	4a0f      	ldr	r2, [pc, #60]	; (8003f1c <vQueueAddToRegistry+0x50>)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10b      	bne.n	8003f00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003ee8:	490c      	ldr	r1, [pc, #48]	; (8003f1c <vQueueAddToRegistry+0x50>)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003ef2:	4a0a      	ldr	r2, [pc, #40]	; (8003f1c <vQueueAddToRegistry+0x50>)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	4413      	add	r3, r2
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003efe:	e006      	b.n	8003f0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	3301      	adds	r3, #1
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2b07      	cmp	r3, #7
 8003f0a:	d9e7      	bls.n	8003edc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	3714      	adds	r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20000cf0 	.word	0x20000cf0

08003f20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003f30:	f001 fbd0 	bl	80056d4 <vPortEnterCritical>
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f3a:	b25b      	sxtb	r3, r3
 8003f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f40:	d103      	bne.n	8003f4a <vQueueWaitForMessageRestricted+0x2a>
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f50:	b25b      	sxtb	r3, r3
 8003f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f56:	d103      	bne.n	8003f60 <vQueueWaitForMessageRestricted+0x40>
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f60:	f001 fbe8 	bl	8005734 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d106      	bne.n	8003f7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	3324      	adds	r3, #36	; 0x24
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	68b9      	ldr	r1, [r7, #8]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fc61 	bl	800483c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003f7a:	6978      	ldr	r0, [r7, #20]
 8003f7c:	f7ff ff26 	bl	8003dcc <prvUnlockQueue>
	}
 8003f80:	bf00      	nop
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08e      	sub	sp, #56	; 0x38
 8003f8c:	af04      	add	r7, sp, #16
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10a      	bne.n	8003fb2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa0:	f383 8811 	msr	BASEPRI, r3
 8003fa4:	f3bf 8f6f 	isb	sy
 8003fa8:	f3bf 8f4f 	dsb	sy
 8003fac:	623b      	str	r3, [r7, #32]
}
 8003fae:	bf00      	nop
 8003fb0:	e7fe      	b.n	8003fb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10a      	bne.n	8003fce <xTaskCreateStatic+0x46>
	__asm volatile
 8003fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fbc:	f383 8811 	msr	BASEPRI, r3
 8003fc0:	f3bf 8f6f 	isb	sy
 8003fc4:	f3bf 8f4f 	dsb	sy
 8003fc8:	61fb      	str	r3, [r7, #28]
}
 8003fca:	bf00      	nop
 8003fcc:	e7fe      	b.n	8003fcc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003fce:	23bc      	movs	r3, #188	; 0xbc
 8003fd0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	2bbc      	cmp	r3, #188	; 0xbc
 8003fd6:	d00a      	beq.n	8003fee <xTaskCreateStatic+0x66>
	__asm volatile
 8003fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fdc:	f383 8811 	msr	BASEPRI, r3
 8003fe0:	f3bf 8f6f 	isb	sy
 8003fe4:	f3bf 8f4f 	dsb	sy
 8003fe8:	61bb      	str	r3, [r7, #24]
}
 8003fea:	bf00      	nop
 8003fec:	e7fe      	b.n	8003fec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003fee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d01e      	beq.n	8004034 <xTaskCreateStatic+0xac>
 8003ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d01b      	beq.n	8004034 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004002:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004004:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	2202      	movs	r2, #2
 800400a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800400e:	2300      	movs	r3, #0
 8004010:	9303      	str	r3, [sp, #12]
 8004012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004014:	9302      	str	r3, [sp, #8]
 8004016:	f107 0314 	add.w	r3, r7, #20
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f850 	bl	80040cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800402c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800402e:	f000 f8f3 	bl	8004218 <prvAddNewTaskToReadyList>
 8004032:	e001      	b.n	8004038 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004038:	697b      	ldr	r3, [r7, #20]
	}
 800403a:	4618      	mov	r0, r3
 800403c:	3728      	adds	r7, #40	; 0x28
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004042:	b580      	push	{r7, lr}
 8004044:	b08c      	sub	sp, #48	; 0x30
 8004046:	af04      	add	r7, sp, #16
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	60b9      	str	r1, [r7, #8]
 800404c:	603b      	str	r3, [r7, #0]
 800404e:	4613      	mov	r3, r2
 8004050:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004052:	88fb      	ldrh	r3, [r7, #6]
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4618      	mov	r0, r3
 8004058:	f001 fc5e 	bl	8005918 <pvPortMalloc>
 800405c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00e      	beq.n	8004082 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004064:	20bc      	movs	r0, #188	; 0xbc
 8004066:	f001 fc57 	bl	8005918 <pvPortMalloc>
 800406a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	697a      	ldr	r2, [r7, #20]
 8004076:	631a      	str	r2, [r3, #48]	; 0x30
 8004078:	e005      	b.n	8004086 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800407a:	6978      	ldr	r0, [r7, #20]
 800407c:	f001 fd18 	bl	8005ab0 <vPortFree>
 8004080:	e001      	b.n	8004086 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d017      	beq.n	80040bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004094:	88fa      	ldrh	r2, [r7, #6]
 8004096:	2300      	movs	r3, #0
 8004098:	9303      	str	r3, [sp, #12]
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	9302      	str	r3, [sp, #8]
 800409e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a0:	9301      	str	r3, [sp, #4]
 80040a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	68b9      	ldr	r1, [r7, #8]
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 f80e 	bl	80040cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80040b0:	69f8      	ldr	r0, [r7, #28]
 80040b2:	f000 f8b1 	bl	8004218 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80040b6:	2301      	movs	r3, #1
 80040b8:	61bb      	str	r3, [r7, #24]
 80040ba:	e002      	b.n	80040c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80040bc:	f04f 33ff 	mov.w	r3, #4294967295
 80040c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80040c2:	69bb      	ldr	r3, [r7, #24]
	}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80040da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040dc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	461a      	mov	r2, r3
 80040e4:	21a5      	movs	r1, #165	; 0xa5
 80040e6:	f001 ff32 	bl	8005f4e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80040ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80040f4:	3b01      	subs	r3, #1
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	f023 0307 	bic.w	r3, r3, #7
 8004102:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <prvInitialiseNewTask+0x58>
	__asm volatile
 800410e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004112:	f383 8811 	msr	BASEPRI, r3
 8004116:	f3bf 8f6f 	isb	sy
 800411a:	f3bf 8f4f 	dsb	sy
 800411e:	617b      	str	r3, [r7, #20]
}
 8004120:	bf00      	nop
 8004122:	e7fe      	b.n	8004122 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01f      	beq.n	800416a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800412a:	2300      	movs	r3, #0
 800412c:	61fb      	str	r3, [r7, #28]
 800412e:	e012      	b.n	8004156 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	4413      	add	r3, r2
 8004136:	7819      	ldrb	r1, [r3, #0]
 8004138:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	4413      	add	r3, r2
 800413e:	3334      	adds	r3, #52	; 0x34
 8004140:	460a      	mov	r2, r1
 8004142:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	4413      	add	r3, r2
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d006      	beq.n	800415e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	3301      	adds	r3, #1
 8004154:	61fb      	str	r3, [r7, #28]
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	2b0f      	cmp	r3, #15
 800415a:	d9e9      	bls.n	8004130 <prvInitialiseNewTask+0x64>
 800415c:	e000      	b.n	8004160 <prvInitialiseNewTask+0x94>
			{
				break;
 800415e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004162:	2200      	movs	r2, #0
 8004164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004168:	e003      	b.n	8004172 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800416a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004174:	2b37      	cmp	r3, #55	; 0x37
 8004176:	d901      	bls.n	800417c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004178:	2337      	movs	r3, #55	; 0x37
 800417a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800417c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800417e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004180:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004184:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004186:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418a:	2200      	movs	r2, #0
 800418c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	3304      	adds	r3, #4
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff f978 	bl	8003488 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419a:	3318      	adds	r3, #24
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff f973 	bl	8003488 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80041a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80041ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80041b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041b6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80041b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ba:	2200      	movs	r2, #0
 80041bc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80041c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80041c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ca:	3354      	adds	r3, #84	; 0x54
 80041cc:	2260      	movs	r2, #96	; 0x60
 80041ce:	2100      	movs	r1, #0
 80041d0:	4618      	mov	r0, r3
 80041d2:	f001 febc 	bl	8005f4e <memset>
 80041d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d8:	4a0c      	ldr	r2, [pc, #48]	; (800420c <prvInitialiseNewTask+0x140>)
 80041da:	659a      	str	r2, [r3, #88]	; 0x58
 80041dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041de:	4a0c      	ldr	r2, [pc, #48]	; (8004210 <prvInitialiseNewTask+0x144>)
 80041e0:	65da      	str	r2, [r3, #92]	; 0x5c
 80041e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e4:	4a0b      	ldr	r2, [pc, #44]	; (8004214 <prvInitialiseNewTask+0x148>)
 80041e6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	68f9      	ldr	r1, [r7, #12]
 80041ec:	69b8      	ldr	r0, [r7, #24]
 80041ee:	f001 f941 	bl	8005474 <pxPortInitialiseStack>
 80041f2:	4602      	mov	r2, r0
 80041f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80041f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d002      	beq.n	8004204 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80041fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004202:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004204:	bf00      	nop
 8004206:	3720      	adds	r7, #32
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	08006e2c 	.word	0x08006e2c
 8004210:	08006e4c 	.word	0x08006e4c
 8004214:	08006e0c 	.word	0x08006e0c

08004218 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004220:	f001 fa58 	bl	80056d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004224:	4b2d      	ldr	r3, [pc, #180]	; (80042dc <prvAddNewTaskToReadyList+0xc4>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	3301      	adds	r3, #1
 800422a:	4a2c      	ldr	r2, [pc, #176]	; (80042dc <prvAddNewTaskToReadyList+0xc4>)
 800422c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800422e:	4b2c      	ldr	r3, [pc, #176]	; (80042e0 <prvAddNewTaskToReadyList+0xc8>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004236:	4a2a      	ldr	r2, [pc, #168]	; (80042e0 <prvAddNewTaskToReadyList+0xc8>)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800423c:	4b27      	ldr	r3, [pc, #156]	; (80042dc <prvAddNewTaskToReadyList+0xc4>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d110      	bne.n	8004266 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004244:	f000 fc26 	bl	8004a94 <prvInitialiseTaskLists>
 8004248:	e00d      	b.n	8004266 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800424a:	4b26      	ldr	r3, [pc, #152]	; (80042e4 <prvAddNewTaskToReadyList+0xcc>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d109      	bne.n	8004266 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004252:	4b23      	ldr	r3, [pc, #140]	; (80042e0 <prvAddNewTaskToReadyList+0xc8>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425c:	429a      	cmp	r2, r3
 800425e:	d802      	bhi.n	8004266 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004260:	4a1f      	ldr	r2, [pc, #124]	; (80042e0 <prvAddNewTaskToReadyList+0xc8>)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004266:	4b20      	ldr	r3, [pc, #128]	; (80042e8 <prvAddNewTaskToReadyList+0xd0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	3301      	adds	r3, #1
 800426c:	4a1e      	ldr	r2, [pc, #120]	; (80042e8 <prvAddNewTaskToReadyList+0xd0>)
 800426e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004270:	4b1d      	ldr	r3, [pc, #116]	; (80042e8 <prvAddNewTaskToReadyList+0xd0>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800427c:	4b1b      	ldr	r3, [pc, #108]	; (80042ec <prvAddNewTaskToReadyList+0xd4>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	429a      	cmp	r2, r3
 8004282:	d903      	bls.n	800428c <prvAddNewTaskToReadyList+0x74>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004288:	4a18      	ldr	r2, [pc, #96]	; (80042ec <prvAddNewTaskToReadyList+0xd4>)
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4a15      	ldr	r2, [pc, #84]	; (80042f0 <prvAddNewTaskToReadyList+0xd8>)
 800429a:	441a      	add	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3304      	adds	r3, #4
 80042a0:	4619      	mov	r1, r3
 80042a2:	4610      	mov	r0, r2
 80042a4:	f7ff f8fd 	bl	80034a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80042a8:	f001 fa44 	bl	8005734 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80042ac:	4b0d      	ldr	r3, [pc, #52]	; (80042e4 <prvAddNewTaskToReadyList+0xcc>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00e      	beq.n	80042d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80042b4:	4b0a      	ldr	r3, [pc, #40]	; (80042e0 <prvAddNewTaskToReadyList+0xc8>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042be:	429a      	cmp	r2, r3
 80042c0:	d207      	bcs.n	80042d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80042c2:	4b0c      	ldr	r3, [pc, #48]	; (80042f4 <prvAddNewTaskToReadyList+0xdc>)
 80042c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	f3bf 8f4f 	dsb	sy
 80042ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80042d2:	bf00      	nop
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	20001204 	.word	0x20001204
 80042e0:	20000d30 	.word	0x20000d30
 80042e4:	20001210 	.word	0x20001210
 80042e8:	20001220 	.word	0x20001220
 80042ec:	2000120c 	.word	0x2000120c
 80042f0:	20000d34 	.word	0x20000d34
 80042f4:	e000ed04 	.word	0xe000ed04

080042f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004300:	2300      	movs	r3, #0
 8004302:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d017      	beq.n	800433a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800430a:	4b13      	ldr	r3, [pc, #76]	; (8004358 <vTaskDelay+0x60>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <vTaskDelay+0x30>
	__asm volatile
 8004312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004316:	f383 8811 	msr	BASEPRI, r3
 800431a:	f3bf 8f6f 	isb	sy
 800431e:	f3bf 8f4f 	dsb	sy
 8004322:	60bb      	str	r3, [r7, #8]
}
 8004324:	bf00      	nop
 8004326:	e7fe      	b.n	8004326 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004328:	f000 f88a 	bl	8004440 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800432c:	2100      	movs	r1, #0
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 fcfe 	bl	8004d30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004334:	f000 f892 	bl	800445c <xTaskResumeAll>
 8004338:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d107      	bne.n	8004350 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004340:	4b06      	ldr	r3, [pc, #24]	; (800435c <vTaskDelay+0x64>)
 8004342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	f3bf 8f4f 	dsb	sy
 800434c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004350:	bf00      	nop
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	2000122c 	.word	0x2000122c
 800435c:	e000ed04 	.word	0xe000ed04

08004360 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b08a      	sub	sp, #40	; 0x28
 8004364:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004366:	2300      	movs	r3, #0
 8004368:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800436a:	2300      	movs	r3, #0
 800436c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800436e:	463a      	mov	r2, r7
 8004370:	1d39      	adds	r1, r7, #4
 8004372:	f107 0308 	add.w	r3, r7, #8
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff f832 	bl	80033e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800437c:	6839      	ldr	r1, [r7, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	9202      	str	r2, [sp, #8]
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	2300      	movs	r3, #0
 8004388:	9300      	str	r3, [sp, #0]
 800438a:	2300      	movs	r3, #0
 800438c:	460a      	mov	r2, r1
 800438e:	4924      	ldr	r1, [pc, #144]	; (8004420 <vTaskStartScheduler+0xc0>)
 8004390:	4824      	ldr	r0, [pc, #144]	; (8004424 <vTaskStartScheduler+0xc4>)
 8004392:	f7ff fdf9 	bl	8003f88 <xTaskCreateStatic>
 8004396:	4603      	mov	r3, r0
 8004398:	4a23      	ldr	r2, [pc, #140]	; (8004428 <vTaskStartScheduler+0xc8>)
 800439a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800439c:	4b22      	ldr	r3, [pc, #136]	; (8004428 <vTaskStartScheduler+0xc8>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80043a4:	2301      	movs	r3, #1
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	e001      	b.n	80043ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80043aa:	2300      	movs	r3, #0
 80043ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d102      	bne.n	80043ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80043b4:	f000 fd10 	bl	8004dd8 <xTimerCreateTimerTask>
 80043b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d11b      	bne.n	80043f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80043c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c4:	f383 8811 	msr	BASEPRI, r3
 80043c8:	f3bf 8f6f 	isb	sy
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	613b      	str	r3, [r7, #16]
}
 80043d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80043d4:	4b15      	ldr	r3, [pc, #84]	; (800442c <vTaskStartScheduler+0xcc>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	3354      	adds	r3, #84	; 0x54
 80043da:	4a15      	ldr	r2, [pc, #84]	; (8004430 <vTaskStartScheduler+0xd0>)
 80043dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80043de:	4b15      	ldr	r3, [pc, #84]	; (8004434 <vTaskStartScheduler+0xd4>)
 80043e0:	f04f 32ff 	mov.w	r2, #4294967295
 80043e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80043e6:	4b14      	ldr	r3, [pc, #80]	; (8004438 <vTaskStartScheduler+0xd8>)
 80043e8:	2201      	movs	r2, #1
 80043ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80043ec:	4b13      	ldr	r3, [pc, #76]	; (800443c <vTaskStartScheduler+0xdc>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80043f2:	f001 f8cd 	bl	8005590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80043f6:	e00e      	b.n	8004416 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fe:	d10a      	bne.n	8004416 <vTaskStartScheduler+0xb6>
	__asm volatile
 8004400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004404:	f383 8811 	msr	BASEPRI, r3
 8004408:	f3bf 8f6f 	isb	sy
 800440c:	f3bf 8f4f 	dsb	sy
 8004410:	60fb      	str	r3, [r7, #12]
}
 8004412:	bf00      	nop
 8004414:	e7fe      	b.n	8004414 <vTaskStartScheduler+0xb4>
}
 8004416:	bf00      	nop
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	08006d8c 	.word	0x08006d8c
 8004424:	08004a65 	.word	0x08004a65
 8004428:	20001228 	.word	0x20001228
 800442c:	20000d30 	.word	0x20000d30
 8004430:	20000010 	.word	0x20000010
 8004434:	20001224 	.word	0x20001224
 8004438:	20001210 	.word	0x20001210
 800443c:	20001208 	.word	0x20001208

08004440 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004444:	4b04      	ldr	r3, [pc, #16]	; (8004458 <vTaskSuspendAll+0x18>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	3301      	adds	r3, #1
 800444a:	4a03      	ldr	r2, [pc, #12]	; (8004458 <vTaskSuspendAll+0x18>)
 800444c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800444e:	bf00      	nop
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr
 8004458:	2000122c 	.word	0x2000122c

0800445c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004462:	2300      	movs	r3, #0
 8004464:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004466:	2300      	movs	r3, #0
 8004468:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800446a:	4b42      	ldr	r3, [pc, #264]	; (8004574 <xTaskResumeAll+0x118>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10a      	bne.n	8004488 <xTaskResumeAll+0x2c>
	__asm volatile
 8004472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004476:	f383 8811 	msr	BASEPRI, r3
 800447a:	f3bf 8f6f 	isb	sy
 800447e:	f3bf 8f4f 	dsb	sy
 8004482:	603b      	str	r3, [r7, #0]
}
 8004484:	bf00      	nop
 8004486:	e7fe      	b.n	8004486 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004488:	f001 f924 	bl	80056d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800448c:	4b39      	ldr	r3, [pc, #228]	; (8004574 <xTaskResumeAll+0x118>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3b01      	subs	r3, #1
 8004492:	4a38      	ldr	r2, [pc, #224]	; (8004574 <xTaskResumeAll+0x118>)
 8004494:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004496:	4b37      	ldr	r3, [pc, #220]	; (8004574 <xTaskResumeAll+0x118>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d162      	bne.n	8004564 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800449e:	4b36      	ldr	r3, [pc, #216]	; (8004578 <xTaskResumeAll+0x11c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d05e      	beq.n	8004564 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044a6:	e02f      	b.n	8004508 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044a8:	4b34      	ldr	r3, [pc, #208]	; (800457c <xTaskResumeAll+0x120>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	3318      	adds	r3, #24
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7ff f851 	bl	800355c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	3304      	adds	r3, #4
 80044be:	4618      	mov	r0, r3
 80044c0:	f7ff f84c 	bl	800355c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c8:	4b2d      	ldr	r3, [pc, #180]	; (8004580 <xTaskResumeAll+0x124>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d903      	bls.n	80044d8 <xTaskResumeAll+0x7c>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d4:	4a2a      	ldr	r2, [pc, #168]	; (8004580 <xTaskResumeAll+0x124>)
 80044d6:	6013      	str	r3, [r2, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044dc:	4613      	mov	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4a27      	ldr	r2, [pc, #156]	; (8004584 <xTaskResumeAll+0x128>)
 80044e6:	441a      	add	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	3304      	adds	r3, #4
 80044ec:	4619      	mov	r1, r3
 80044ee:	4610      	mov	r0, r2
 80044f0:	f7fe ffd7 	bl	80034a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f8:	4b23      	ldr	r3, [pc, #140]	; (8004588 <xTaskResumeAll+0x12c>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fe:	429a      	cmp	r2, r3
 8004500:	d302      	bcc.n	8004508 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004502:	4b22      	ldr	r3, [pc, #136]	; (800458c <xTaskResumeAll+0x130>)
 8004504:	2201      	movs	r2, #1
 8004506:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004508:	4b1c      	ldr	r3, [pc, #112]	; (800457c <xTaskResumeAll+0x120>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d1cb      	bne.n	80044a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004516:	f000 fb5f 	bl	8004bd8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800451a:	4b1d      	ldr	r3, [pc, #116]	; (8004590 <xTaskResumeAll+0x134>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d010      	beq.n	8004548 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004526:	f000 f847 	bl	80045b8 <xTaskIncrementTick>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d002      	beq.n	8004536 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004530:	4b16      	ldr	r3, [pc, #88]	; (800458c <xTaskResumeAll+0x130>)
 8004532:	2201      	movs	r2, #1
 8004534:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	3b01      	subs	r3, #1
 800453a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1f1      	bne.n	8004526 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004542:	4b13      	ldr	r3, [pc, #76]	; (8004590 <xTaskResumeAll+0x134>)
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004548:	4b10      	ldr	r3, [pc, #64]	; (800458c <xTaskResumeAll+0x130>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d009      	beq.n	8004564 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004550:	2301      	movs	r3, #1
 8004552:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004554:	4b0f      	ldr	r3, [pc, #60]	; (8004594 <xTaskResumeAll+0x138>)
 8004556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455a:	601a      	str	r2, [r3, #0]
 800455c:	f3bf 8f4f 	dsb	sy
 8004560:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004564:	f001 f8e6 	bl	8005734 <vPortExitCritical>

	return xAlreadyYielded;
 8004568:	68bb      	ldr	r3, [r7, #8]
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	2000122c 	.word	0x2000122c
 8004578:	20001204 	.word	0x20001204
 800457c:	200011c4 	.word	0x200011c4
 8004580:	2000120c 	.word	0x2000120c
 8004584:	20000d34 	.word	0x20000d34
 8004588:	20000d30 	.word	0x20000d30
 800458c:	20001218 	.word	0x20001218
 8004590:	20001214 	.word	0x20001214
 8004594:	e000ed04 	.word	0xe000ed04

08004598 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800459e:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <xTaskGetTickCount+0x1c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80045a4:	687b      	ldr	r3, [r7, #4]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	20001208 	.word	0x20001208

080045b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80045be:	2300      	movs	r3, #0
 80045c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045c2:	4b4f      	ldr	r3, [pc, #316]	; (8004700 <xTaskIncrementTick+0x148>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f040 808f 	bne.w	80046ea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80045cc:	4b4d      	ldr	r3, [pc, #308]	; (8004704 <xTaskIncrementTick+0x14c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80045d4:	4a4b      	ldr	r2, [pc, #300]	; (8004704 <xTaskIncrementTick+0x14c>)
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d120      	bne.n	8004622 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80045e0:	4b49      	ldr	r3, [pc, #292]	; (8004708 <xTaskIncrementTick+0x150>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <xTaskIncrementTick+0x48>
	__asm volatile
 80045ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ee:	f383 8811 	msr	BASEPRI, r3
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	f3bf 8f4f 	dsb	sy
 80045fa:	603b      	str	r3, [r7, #0]
}
 80045fc:	bf00      	nop
 80045fe:	e7fe      	b.n	80045fe <xTaskIncrementTick+0x46>
 8004600:	4b41      	ldr	r3, [pc, #260]	; (8004708 <xTaskIncrementTick+0x150>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	4b41      	ldr	r3, [pc, #260]	; (800470c <xTaskIncrementTick+0x154>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a3f      	ldr	r2, [pc, #252]	; (8004708 <xTaskIncrementTick+0x150>)
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	4a3f      	ldr	r2, [pc, #252]	; (800470c <xTaskIncrementTick+0x154>)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6013      	str	r3, [r2, #0]
 8004614:	4b3e      	ldr	r3, [pc, #248]	; (8004710 <xTaskIncrementTick+0x158>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3301      	adds	r3, #1
 800461a:	4a3d      	ldr	r2, [pc, #244]	; (8004710 <xTaskIncrementTick+0x158>)
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	f000 fadb 	bl	8004bd8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004622:	4b3c      	ldr	r3, [pc, #240]	; (8004714 <xTaskIncrementTick+0x15c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	429a      	cmp	r2, r3
 800462a:	d349      	bcc.n	80046c0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800462c:	4b36      	ldr	r3, [pc, #216]	; (8004708 <xTaskIncrementTick+0x150>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d104      	bne.n	8004640 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004636:	4b37      	ldr	r3, [pc, #220]	; (8004714 <xTaskIncrementTick+0x15c>)
 8004638:	f04f 32ff 	mov.w	r2, #4294967295
 800463c:	601a      	str	r2, [r3, #0]
					break;
 800463e:	e03f      	b.n	80046c0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004640:	4b31      	ldr	r3, [pc, #196]	; (8004708 <xTaskIncrementTick+0x150>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	429a      	cmp	r2, r3
 8004656:	d203      	bcs.n	8004660 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004658:	4a2e      	ldr	r2, [pc, #184]	; (8004714 <xTaskIncrementTick+0x15c>)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800465e:	e02f      	b.n	80046c0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	3304      	adds	r3, #4
 8004664:	4618      	mov	r0, r3
 8004666:	f7fe ff79 	bl	800355c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466e:	2b00      	cmp	r3, #0
 8004670:	d004      	beq.n	800467c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	3318      	adds	r3, #24
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe ff70 	bl	800355c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004680:	4b25      	ldr	r3, [pc, #148]	; (8004718 <xTaskIncrementTick+0x160>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	429a      	cmp	r2, r3
 8004686:	d903      	bls.n	8004690 <xTaskIncrementTick+0xd8>
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468c:	4a22      	ldr	r2, [pc, #136]	; (8004718 <xTaskIncrementTick+0x160>)
 800468e:	6013      	str	r3, [r2, #0]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004694:	4613      	mov	r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4413      	add	r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	4a1f      	ldr	r2, [pc, #124]	; (800471c <xTaskIncrementTick+0x164>)
 800469e:	441a      	add	r2, r3
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	3304      	adds	r3, #4
 80046a4:	4619      	mov	r1, r3
 80046a6:	4610      	mov	r0, r2
 80046a8:	f7fe fefb 	bl	80034a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046b0:	4b1b      	ldr	r3, [pc, #108]	; (8004720 <xTaskIncrementTick+0x168>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d3b8      	bcc.n	800462c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80046ba:	2301      	movs	r3, #1
 80046bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046be:	e7b5      	b.n	800462c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80046c0:	4b17      	ldr	r3, [pc, #92]	; (8004720 <xTaskIncrementTick+0x168>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c6:	4915      	ldr	r1, [pc, #84]	; (800471c <xTaskIncrementTick+0x164>)
 80046c8:	4613      	mov	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	440b      	add	r3, r1
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d901      	bls.n	80046dc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80046d8:	2301      	movs	r3, #1
 80046da:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80046dc:	4b11      	ldr	r3, [pc, #68]	; (8004724 <xTaskIncrementTick+0x16c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d007      	beq.n	80046f4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80046e4:	2301      	movs	r3, #1
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	e004      	b.n	80046f4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80046ea:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <xTaskIncrementTick+0x170>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	3301      	adds	r3, #1
 80046f0:	4a0d      	ldr	r2, [pc, #52]	; (8004728 <xTaskIncrementTick+0x170>)
 80046f2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80046f4:	697b      	ldr	r3, [r7, #20]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	2000122c 	.word	0x2000122c
 8004704:	20001208 	.word	0x20001208
 8004708:	200011bc 	.word	0x200011bc
 800470c:	200011c0 	.word	0x200011c0
 8004710:	2000121c 	.word	0x2000121c
 8004714:	20001224 	.word	0x20001224
 8004718:	2000120c 	.word	0x2000120c
 800471c:	20000d34 	.word	0x20000d34
 8004720:	20000d30 	.word	0x20000d30
 8004724:	20001218 	.word	0x20001218
 8004728:	20001214 	.word	0x20001214

0800472c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004732:	4b2a      	ldr	r3, [pc, #168]	; (80047dc <vTaskSwitchContext+0xb0>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d003      	beq.n	8004742 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800473a:	4b29      	ldr	r3, [pc, #164]	; (80047e0 <vTaskSwitchContext+0xb4>)
 800473c:	2201      	movs	r2, #1
 800473e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004740:	e046      	b.n	80047d0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8004742:	4b27      	ldr	r3, [pc, #156]	; (80047e0 <vTaskSwitchContext+0xb4>)
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004748:	4b26      	ldr	r3, [pc, #152]	; (80047e4 <vTaskSwitchContext+0xb8>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e010      	b.n	8004772 <vTaskSwitchContext+0x46>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10a      	bne.n	800476c <vTaskSwitchContext+0x40>
	__asm volatile
 8004756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475a:	f383 8811 	msr	BASEPRI, r3
 800475e:	f3bf 8f6f 	isb	sy
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	607b      	str	r3, [r7, #4]
}
 8004768:	bf00      	nop
 800476a:	e7fe      	b.n	800476a <vTaskSwitchContext+0x3e>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	3b01      	subs	r3, #1
 8004770:	60fb      	str	r3, [r7, #12]
 8004772:	491d      	ldr	r1, [pc, #116]	; (80047e8 <vTaskSwitchContext+0xbc>)
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4613      	mov	r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0e4      	beq.n	8004750 <vTaskSwitchContext+0x24>
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4613      	mov	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4a15      	ldr	r2, [pc, #84]	; (80047e8 <vTaskSwitchContext+0xbc>)
 8004792:	4413      	add	r3, r2
 8004794:	60bb      	str	r3, [r7, #8]
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	605a      	str	r2, [r3, #4]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	3308      	adds	r3, #8
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d104      	bne.n	80047b6 <vTaskSwitchContext+0x8a>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	605a      	str	r2, [r3, #4]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	4a0b      	ldr	r2, [pc, #44]	; (80047ec <vTaskSwitchContext+0xc0>)
 80047be:	6013      	str	r3, [r2, #0]
 80047c0:	4a08      	ldr	r2, [pc, #32]	; (80047e4 <vTaskSwitchContext+0xb8>)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80047c6:	4b09      	ldr	r3, [pc, #36]	; (80047ec <vTaskSwitchContext+0xc0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3354      	adds	r3, #84	; 0x54
 80047cc:	4a08      	ldr	r2, [pc, #32]	; (80047f0 <vTaskSwitchContext+0xc4>)
 80047ce:	6013      	str	r3, [r2, #0]
}
 80047d0:	bf00      	nop
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	2000122c 	.word	0x2000122c
 80047e0:	20001218 	.word	0x20001218
 80047e4:	2000120c 	.word	0x2000120c
 80047e8:	20000d34 	.word	0x20000d34
 80047ec:	20000d30 	.word	0x20000d30
 80047f0:	20000010 	.word	0x20000010

080047f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d10a      	bne.n	800481a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004808:	f383 8811 	msr	BASEPRI, r3
 800480c:	f3bf 8f6f 	isb	sy
 8004810:	f3bf 8f4f 	dsb	sy
 8004814:	60fb      	str	r3, [r7, #12]
}
 8004816:	bf00      	nop
 8004818:	e7fe      	b.n	8004818 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800481a:	4b07      	ldr	r3, [pc, #28]	; (8004838 <vTaskPlaceOnEventList+0x44>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	3318      	adds	r3, #24
 8004820:	4619      	mov	r1, r3
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fe fe61 	bl	80034ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004828:	2101      	movs	r1, #1
 800482a:	6838      	ldr	r0, [r7, #0]
 800482c:	f000 fa80 	bl	8004d30 <prvAddCurrentTaskToDelayedList>
}
 8004830:	bf00      	nop
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	20000d30 	.word	0x20000d30

0800483c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10a      	bne.n	8004864 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	617b      	str	r3, [r7, #20]
}
 8004860:	bf00      	nop
 8004862:	e7fe      	b.n	8004862 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004864:	4b0a      	ldr	r3, [pc, #40]	; (8004890 <vTaskPlaceOnEventListRestricted+0x54>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	3318      	adds	r3, #24
 800486a:	4619      	mov	r1, r3
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f7fe fe18 	bl	80034a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004878:	f04f 33ff 	mov.w	r3, #4294967295
 800487c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	68b8      	ldr	r0, [r7, #8]
 8004882:	f000 fa55 	bl	8004d30 <prvAddCurrentTaskToDelayedList>
	}
 8004886:	bf00      	nop
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	20000d30 	.word	0x20000d30

08004894 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10a      	bne.n	80048c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	60fb      	str	r3, [r7, #12]
}
 80048bc:	bf00      	nop
 80048be:	e7fe      	b.n	80048be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	3318      	adds	r3, #24
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7fe fe49 	bl	800355c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048ca:	4b1e      	ldr	r3, [pc, #120]	; (8004944 <xTaskRemoveFromEventList+0xb0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d11d      	bne.n	800490e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	3304      	adds	r3, #4
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fe fe40 	bl	800355c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e0:	4b19      	ldr	r3, [pc, #100]	; (8004948 <xTaskRemoveFromEventList+0xb4>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d903      	bls.n	80048f0 <xTaskRemoveFromEventList+0x5c>
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ec:	4a16      	ldr	r2, [pc, #88]	; (8004948 <xTaskRemoveFromEventList+0xb4>)
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f4:	4613      	mov	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4a13      	ldr	r2, [pc, #76]	; (800494c <xTaskRemoveFromEventList+0xb8>)
 80048fe:	441a      	add	r2, r3
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	3304      	adds	r3, #4
 8004904:	4619      	mov	r1, r3
 8004906:	4610      	mov	r0, r2
 8004908:	f7fe fdcb 	bl	80034a2 <vListInsertEnd>
 800490c:	e005      	b.n	800491a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	3318      	adds	r3, #24
 8004912:	4619      	mov	r1, r3
 8004914:	480e      	ldr	r0, [pc, #56]	; (8004950 <xTaskRemoveFromEventList+0xbc>)
 8004916:	f7fe fdc4 	bl	80034a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800491e:	4b0d      	ldr	r3, [pc, #52]	; (8004954 <xTaskRemoveFromEventList+0xc0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004924:	429a      	cmp	r2, r3
 8004926:	d905      	bls.n	8004934 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004928:	2301      	movs	r3, #1
 800492a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800492c:	4b0a      	ldr	r3, [pc, #40]	; (8004958 <xTaskRemoveFromEventList+0xc4>)
 800492e:	2201      	movs	r2, #1
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	e001      	b.n	8004938 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004934:	2300      	movs	r3, #0
 8004936:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004938:	697b      	ldr	r3, [r7, #20]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	2000122c 	.word	0x2000122c
 8004948:	2000120c 	.word	0x2000120c
 800494c:	20000d34 	.word	0x20000d34
 8004950:	200011c4 	.word	0x200011c4
 8004954:	20000d30 	.word	0x20000d30
 8004958:	20001218 	.word	0x20001218

0800495c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004964:	4b06      	ldr	r3, [pc, #24]	; (8004980 <vTaskInternalSetTimeOutState+0x24>)
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800496c:	4b05      	ldr	r3, [pc, #20]	; (8004984 <vTaskInternalSetTimeOutState+0x28>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	605a      	str	r2, [r3, #4]
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	2000121c 	.word	0x2000121c
 8004984:	20001208 	.word	0x20001208

08004988 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10a      	bne.n	80049ae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499c:	f383 8811 	msr	BASEPRI, r3
 80049a0:	f3bf 8f6f 	isb	sy
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	613b      	str	r3, [r7, #16]
}
 80049aa:	bf00      	nop
 80049ac:	e7fe      	b.n	80049ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10a      	bne.n	80049ca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80049b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b8:	f383 8811 	msr	BASEPRI, r3
 80049bc:	f3bf 8f6f 	isb	sy
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	60fb      	str	r3, [r7, #12]
}
 80049c6:	bf00      	nop
 80049c8:	e7fe      	b.n	80049c8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80049ca:	f000 fe83 	bl	80056d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80049ce:	4b1d      	ldr	r3, [pc, #116]	; (8004a44 <xTaskCheckForTimeOut+0xbc>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e6:	d102      	bne.n	80049ee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80049e8:	2300      	movs	r3, #0
 80049ea:	61fb      	str	r3, [r7, #28]
 80049ec:	e023      	b.n	8004a36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	4b15      	ldr	r3, [pc, #84]	; (8004a48 <xTaskCheckForTimeOut+0xc0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d007      	beq.n	8004a0a <xTaskCheckForTimeOut+0x82>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d302      	bcc.n	8004a0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004a04:	2301      	movs	r3, #1
 8004a06:	61fb      	str	r3, [r7, #28]
 8004a08:	e015      	b.n	8004a36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d20b      	bcs.n	8004a2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	1ad2      	subs	r2, r2, r3
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7ff ff9b 	bl	800495c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004a26:	2300      	movs	r3, #0
 8004a28:	61fb      	str	r3, [r7, #28]
 8004a2a:	e004      	b.n	8004a36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004a32:	2301      	movs	r3, #1
 8004a34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004a36:	f000 fe7d 	bl	8005734 <vPortExitCritical>

	return xReturn;
 8004a3a:	69fb      	ldr	r3, [r7, #28]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3720      	adds	r7, #32
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	20001208 	.word	0x20001208
 8004a48:	2000121c 	.word	0x2000121c

08004a4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004a50:	4b03      	ldr	r3, [pc, #12]	; (8004a60 <vTaskMissedYield+0x14>)
 8004a52:	2201      	movs	r2, #1
 8004a54:	601a      	str	r2, [r3, #0]
}
 8004a56:	bf00      	nop
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	20001218 	.word	0x20001218

08004a64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004a6c:	f000 f852 	bl	8004b14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a70:	4b06      	ldr	r3, [pc, #24]	; (8004a8c <prvIdleTask+0x28>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d9f9      	bls.n	8004a6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004a78:	4b05      	ldr	r3, [pc, #20]	; (8004a90 <prvIdleTask+0x2c>)
 8004a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004a88:	e7f0      	b.n	8004a6c <prvIdleTask+0x8>
 8004a8a:	bf00      	nop
 8004a8c:	20000d34 	.word	0x20000d34
 8004a90:	e000ed04 	.word	0xe000ed04

08004a94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	607b      	str	r3, [r7, #4]
 8004a9e:	e00c      	b.n	8004aba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4a12      	ldr	r2, [pc, #72]	; (8004af4 <prvInitialiseTaskLists+0x60>)
 8004aac:	4413      	add	r3, r2
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7fe fcca 	bl	8003448 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	607b      	str	r3, [r7, #4]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b37      	cmp	r3, #55	; 0x37
 8004abe:	d9ef      	bls.n	8004aa0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ac0:	480d      	ldr	r0, [pc, #52]	; (8004af8 <prvInitialiseTaskLists+0x64>)
 8004ac2:	f7fe fcc1 	bl	8003448 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004ac6:	480d      	ldr	r0, [pc, #52]	; (8004afc <prvInitialiseTaskLists+0x68>)
 8004ac8:	f7fe fcbe 	bl	8003448 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004acc:	480c      	ldr	r0, [pc, #48]	; (8004b00 <prvInitialiseTaskLists+0x6c>)
 8004ace:	f7fe fcbb 	bl	8003448 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ad2:	480c      	ldr	r0, [pc, #48]	; (8004b04 <prvInitialiseTaskLists+0x70>)
 8004ad4:	f7fe fcb8 	bl	8003448 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004ad8:	480b      	ldr	r0, [pc, #44]	; (8004b08 <prvInitialiseTaskLists+0x74>)
 8004ada:	f7fe fcb5 	bl	8003448 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ade:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <prvInitialiseTaskLists+0x78>)
 8004ae0:	4a05      	ldr	r2, [pc, #20]	; (8004af8 <prvInitialiseTaskLists+0x64>)
 8004ae2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ae4:	4b0a      	ldr	r3, [pc, #40]	; (8004b10 <prvInitialiseTaskLists+0x7c>)
 8004ae6:	4a05      	ldr	r2, [pc, #20]	; (8004afc <prvInitialiseTaskLists+0x68>)
 8004ae8:	601a      	str	r2, [r3, #0]
}
 8004aea:	bf00      	nop
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	20000d34 	.word	0x20000d34
 8004af8:	20001194 	.word	0x20001194
 8004afc:	200011a8 	.word	0x200011a8
 8004b00:	200011c4 	.word	0x200011c4
 8004b04:	200011d8 	.word	0x200011d8
 8004b08:	200011f0 	.word	0x200011f0
 8004b0c:	200011bc 	.word	0x200011bc
 8004b10:	200011c0 	.word	0x200011c0

08004b14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b1a:	e019      	b.n	8004b50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004b1c:	f000 fdda 	bl	80056d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b20:	4b10      	ldr	r3, [pc, #64]	; (8004b64 <prvCheckTasksWaitingTermination+0x50>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7fe fd15 	bl	800355c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004b32:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <prvCheckTasksWaitingTermination+0x54>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3b01      	subs	r3, #1
 8004b38:	4a0b      	ldr	r2, [pc, #44]	; (8004b68 <prvCheckTasksWaitingTermination+0x54>)
 8004b3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	; (8004b6c <prvCheckTasksWaitingTermination+0x58>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	4a0a      	ldr	r2, [pc, #40]	; (8004b6c <prvCheckTasksWaitingTermination+0x58>)
 8004b44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004b46:	f000 fdf5 	bl	8005734 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f810 	bl	8004b70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b50:	4b06      	ldr	r3, [pc, #24]	; (8004b6c <prvCheckTasksWaitingTermination+0x58>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1e1      	bne.n	8004b1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004b58:	bf00      	nop
 8004b5a:	bf00      	nop
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	200011d8 	.word	0x200011d8
 8004b68:	20001204 	.word	0x20001204
 8004b6c:	200011ec 	.word	0x200011ec

08004b70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3354      	adds	r3, #84	; 0x54
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f001 faa9 	bl	80060d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d108      	bne.n	8004b9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 ff8d 	bl	8005ab0 <vPortFree>
				vPortFree( pxTCB );
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 ff8a 	bl	8005ab0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004b9c:	e018      	b.n	8004bd0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d103      	bne.n	8004bb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 ff81 	bl	8005ab0 <vPortFree>
	}
 8004bae:	e00f      	b.n	8004bd0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d00a      	beq.n	8004bd0 <prvDeleteTCB+0x60>
	__asm volatile
 8004bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbe:	f383 8811 	msr	BASEPRI, r3
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	60fb      	str	r3, [r7, #12]
}
 8004bcc:	bf00      	nop
 8004bce:	e7fe      	b.n	8004bce <prvDeleteTCB+0x5e>
	}
 8004bd0:	bf00      	nop
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bde:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <prvResetNextTaskUnblockTime+0x38>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d104      	bne.n	8004bf2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004be8:	4b0a      	ldr	r3, [pc, #40]	; (8004c14 <prvResetNextTaskUnblockTime+0x3c>)
 8004bea:	f04f 32ff 	mov.w	r2, #4294967295
 8004bee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004bf0:	e008      	b.n	8004c04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bf2:	4b07      	ldr	r3, [pc, #28]	; (8004c10 <prvResetNextTaskUnblockTime+0x38>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	4a04      	ldr	r2, [pc, #16]	; (8004c14 <prvResetNextTaskUnblockTime+0x3c>)
 8004c02:	6013      	str	r3, [r2, #0]
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr
 8004c10:	200011bc 	.word	0x200011bc
 8004c14:	20001224 	.word	0x20001224

08004c18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004c1e:	4b0b      	ldr	r3, [pc, #44]	; (8004c4c <xTaskGetSchedulerState+0x34>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d102      	bne.n	8004c2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004c26:	2301      	movs	r3, #1
 8004c28:	607b      	str	r3, [r7, #4]
 8004c2a:	e008      	b.n	8004c3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c2c:	4b08      	ldr	r3, [pc, #32]	; (8004c50 <xTaskGetSchedulerState+0x38>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d102      	bne.n	8004c3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004c34:	2302      	movs	r3, #2
 8004c36:	607b      	str	r3, [r7, #4]
 8004c38:	e001      	b.n	8004c3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004c3e:	687b      	ldr	r3, [r7, #4]
	}
 8004c40:	4618      	mov	r0, r3
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr
 8004c4c:	20001210 	.word	0x20001210
 8004c50:	2000122c 	.word	0x2000122c

08004c54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d056      	beq.n	8004d18 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c6a:	4b2e      	ldr	r3, [pc, #184]	; (8004d24 <xTaskPriorityDisinherit+0xd0>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d00a      	beq.n	8004c8a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	60fb      	str	r3, [r7, #12]
}
 8004c86:	bf00      	nop
 8004c88:	e7fe      	b.n	8004c88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c96:	f383 8811 	msr	BASEPRI, r3
 8004c9a:	f3bf 8f6f 	isb	sy
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	60bb      	str	r3, [r7, #8]
}
 8004ca4:	bf00      	nop
 8004ca6:	e7fe      	b.n	8004ca6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cac:	1e5a      	subs	r2, r3, #1
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d02c      	beq.n	8004d18 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d128      	bne.n	8004d18 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	3304      	adds	r3, #4
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fe fc46 	bl	800355c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ce8:	4b0f      	ldr	r3, [pc, #60]	; (8004d28 <xTaskPriorityDisinherit+0xd4>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d903      	bls.n	8004cf8 <xTaskPriorityDisinherit+0xa4>
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf4:	4a0c      	ldr	r2, [pc, #48]	; (8004d28 <xTaskPriorityDisinherit+0xd4>)
 8004cf6:	6013      	str	r3, [r2, #0]
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4a09      	ldr	r2, [pc, #36]	; (8004d2c <xTaskPriorityDisinherit+0xd8>)
 8004d06:	441a      	add	r2, r3
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4610      	mov	r0, r2
 8004d10:	f7fe fbc7 	bl	80034a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004d14:	2301      	movs	r3, #1
 8004d16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004d18:	697b      	ldr	r3, [r7, #20]
	}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3718      	adds	r7, #24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20000d30 	.word	0x20000d30
 8004d28:	2000120c 	.word	0x2000120c
 8004d2c:	20000d34 	.word	0x20000d34

08004d30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004d3a:	4b21      	ldr	r3, [pc, #132]	; (8004dc0 <prvAddCurrentTaskToDelayedList+0x90>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d40:	4b20      	ldr	r3, [pc, #128]	; (8004dc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3304      	adds	r3, #4
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fe fc08 	bl	800355c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d52:	d10a      	bne.n	8004d6a <prvAddCurrentTaskToDelayedList+0x3a>
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d007      	beq.n	8004d6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d5a:	4b1a      	ldr	r3, [pc, #104]	; (8004dc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	3304      	adds	r3, #4
 8004d60:	4619      	mov	r1, r3
 8004d62:	4819      	ldr	r0, [pc, #100]	; (8004dc8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004d64:	f7fe fb9d 	bl	80034a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004d68:	e026      	b.n	8004db8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4413      	add	r3, r2
 8004d70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d72:	4b14      	ldr	r3, [pc, #80]	; (8004dc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d209      	bcs.n	8004d96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d82:	4b12      	ldr	r3, [pc, #72]	; (8004dcc <prvAddCurrentTaskToDelayedList+0x9c>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b0f      	ldr	r3, [pc, #60]	; (8004dc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	4610      	mov	r0, r2
 8004d90:	f7fe fbab 	bl	80034ea <vListInsert>
}
 8004d94:	e010      	b.n	8004db8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d96:	4b0e      	ldr	r3, [pc, #56]	; (8004dd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	; (8004dc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3304      	adds	r3, #4
 8004da0:	4619      	mov	r1, r3
 8004da2:	4610      	mov	r0, r2
 8004da4:	f7fe fba1 	bl	80034ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004da8:	4b0a      	ldr	r3, [pc, #40]	; (8004dd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d202      	bcs.n	8004db8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004db2:	4a08      	ldr	r2, [pc, #32]	; (8004dd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	6013      	str	r3, [r2, #0]
}
 8004db8:	bf00      	nop
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	20001208 	.word	0x20001208
 8004dc4:	20000d30 	.word	0x20000d30
 8004dc8:	200011f0 	.word	0x200011f0
 8004dcc:	200011c0 	.word	0x200011c0
 8004dd0:	200011bc 	.word	0x200011bc
 8004dd4:	20001224 	.word	0x20001224

08004dd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b08a      	sub	sp, #40	; 0x28
 8004ddc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004de2:	f000 fb07 	bl	80053f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004de6:	4b1c      	ldr	r3, [pc, #112]	; (8004e58 <xTimerCreateTimerTask+0x80>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d021      	beq.n	8004e32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004df6:	1d3a      	adds	r2, r7, #4
 8004df8:	f107 0108 	add.w	r1, r7, #8
 8004dfc:	f107 030c 	add.w	r3, r7, #12
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7fe fb07 	bl	8003414 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	9202      	str	r2, [sp, #8]
 8004e0e:	9301      	str	r3, [sp, #4]
 8004e10:	2302      	movs	r3, #2
 8004e12:	9300      	str	r3, [sp, #0]
 8004e14:	2300      	movs	r3, #0
 8004e16:	460a      	mov	r2, r1
 8004e18:	4910      	ldr	r1, [pc, #64]	; (8004e5c <xTimerCreateTimerTask+0x84>)
 8004e1a:	4811      	ldr	r0, [pc, #68]	; (8004e60 <xTimerCreateTimerTask+0x88>)
 8004e1c:	f7ff f8b4 	bl	8003f88 <xTaskCreateStatic>
 8004e20:	4603      	mov	r3, r0
 8004e22:	4a10      	ldr	r2, [pc, #64]	; (8004e64 <xTimerCreateTimerTask+0x8c>)
 8004e24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004e26:	4b0f      	ldr	r3, [pc, #60]	; (8004e64 <xTimerCreateTimerTask+0x8c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10a      	bne.n	8004e4e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e3c:	f383 8811 	msr	BASEPRI, r3
 8004e40:	f3bf 8f6f 	isb	sy
 8004e44:	f3bf 8f4f 	dsb	sy
 8004e48:	613b      	str	r3, [r7, #16]
}
 8004e4a:	bf00      	nop
 8004e4c:	e7fe      	b.n	8004e4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004e4e:	697b      	ldr	r3, [r7, #20]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	20001260 	.word	0x20001260
 8004e5c:	08006d94 	.word	0x08006d94
 8004e60:	08004f9d 	.word	0x08004f9d
 8004e64:	20001264 	.word	0x20001264

08004e68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	; 0x28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10a      	bne.n	8004e96 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	623b      	str	r3, [r7, #32]
}
 8004e92:	bf00      	nop
 8004e94:	e7fe      	b.n	8004e94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004e96:	4b1a      	ldr	r3, [pc, #104]	; (8004f00 <xTimerGenericCommand+0x98>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d02a      	beq.n	8004ef4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2b05      	cmp	r3, #5
 8004eae:	dc18      	bgt.n	8004ee2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004eb0:	f7ff feb2 	bl	8004c18 <xTaskGetSchedulerState>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d109      	bne.n	8004ece <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004eba:	4b11      	ldr	r3, [pc, #68]	; (8004f00 <xTimerGenericCommand+0x98>)
 8004ebc:	6818      	ldr	r0, [r3, #0]
 8004ebe:	f107 0110 	add.w	r1, r7, #16
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ec6:	f7fe fc77 	bl	80037b8 <xQueueGenericSend>
 8004eca:	6278      	str	r0, [r7, #36]	; 0x24
 8004ecc:	e012      	b.n	8004ef4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004ece:	4b0c      	ldr	r3, [pc, #48]	; (8004f00 <xTimerGenericCommand+0x98>)
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	f107 0110 	add.w	r1, r7, #16
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f7fe fc6d 	bl	80037b8 <xQueueGenericSend>
 8004ede:	6278      	str	r0, [r7, #36]	; 0x24
 8004ee0:	e008      	b.n	8004ef4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004ee2:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <xTimerGenericCommand+0x98>)
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	f107 0110 	add.w	r1, r7, #16
 8004eea:	2300      	movs	r3, #0
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	f7fe fd61 	bl	80039b4 <xQueueGenericSendFromISR>
 8004ef2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3728      	adds	r7, #40	; 0x28
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	20001260 	.word	0x20001260

08004f04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b088      	sub	sp, #32
 8004f08:	af02      	add	r7, sp, #8
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f0e:	4b22      	ldr	r3, [pc, #136]	; (8004f98 <prvProcessExpiredTimer+0x94>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fe fb1d 	bl	800355c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f28:	f003 0304 	and.w	r3, r3, #4
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d022      	beq.n	8004f76 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	699a      	ldr	r2, [r3, #24]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	18d1      	adds	r1, r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	6978      	ldr	r0, [r7, #20]
 8004f3e:	f000 f8d1 	bl	80050e4 <prvInsertTimerInActiveList>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d01f      	beq.n	8004f88 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f48:	2300      	movs	r3, #0
 8004f4a:	9300      	str	r3, [sp, #0]
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	2100      	movs	r1, #0
 8004f52:	6978      	ldr	r0, [r7, #20]
 8004f54:	f7ff ff88 	bl	8004e68 <xTimerGenericCommand>
 8004f58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d113      	bne.n	8004f88 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	60fb      	str	r3, [r7, #12]
}
 8004f72:	bf00      	nop
 8004f74:	e7fe      	b.n	8004f74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f7c:	f023 0301 	bic.w	r3, r3, #1
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	6978      	ldr	r0, [r7, #20]
 8004f8e:	4798      	blx	r3
}
 8004f90:	bf00      	nop
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	20001258 	.word	0x20001258

08004f9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fa4:	f107 0308 	add.w	r3, r7, #8
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 f857 	bl	800505c <prvGetNextExpireTime>
 8004fae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 f803 	bl	8004fc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004fba:	f000 f8d5 	bl	8005168 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004fbe:	e7f1      	b.n	8004fa4 <prvTimerTask+0x8>

08004fc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004fca:	f7ff fa39 	bl	8004440 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fce:	f107 0308 	add.w	r3, r7, #8
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 f866 	bl	80050a4 <prvSampleTimeNow>
 8004fd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d130      	bne.n	8005042 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10a      	bne.n	8004ffc <prvProcessTimerOrBlockTask+0x3c>
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d806      	bhi.n	8004ffc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004fee:	f7ff fa35 	bl	800445c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004ff2:	68f9      	ldr	r1, [r7, #12]
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f7ff ff85 	bl	8004f04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004ffa:	e024      	b.n	8005046 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d008      	beq.n	8005014 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005002:	4b13      	ldr	r3, [pc, #76]	; (8005050 <prvProcessTimerOrBlockTask+0x90>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <prvProcessTimerOrBlockTask+0x50>
 800500c:	2301      	movs	r3, #1
 800500e:	e000      	b.n	8005012 <prvProcessTimerOrBlockTask+0x52>
 8005010:	2300      	movs	r3, #0
 8005012:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005014:	4b0f      	ldr	r3, [pc, #60]	; (8005054 <prvProcessTimerOrBlockTask+0x94>)
 8005016:	6818      	ldr	r0, [r3, #0]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	4619      	mov	r1, r3
 8005022:	f7fe ff7d 	bl	8003f20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005026:	f7ff fa19 	bl	800445c <xTaskResumeAll>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10a      	bne.n	8005046 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005030:	4b09      	ldr	r3, [pc, #36]	; (8005058 <prvProcessTimerOrBlockTask+0x98>)
 8005032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005036:	601a      	str	r2, [r3, #0]
 8005038:	f3bf 8f4f 	dsb	sy
 800503c:	f3bf 8f6f 	isb	sy
}
 8005040:	e001      	b.n	8005046 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005042:	f7ff fa0b 	bl	800445c <xTaskResumeAll>
}
 8005046:	bf00      	nop
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	2000125c 	.word	0x2000125c
 8005054:	20001260 	.word	0x20001260
 8005058:	e000ed04 	.word	0xe000ed04

0800505c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005064:	4b0e      	ldr	r3, [pc, #56]	; (80050a0 <prvGetNextExpireTime+0x44>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <prvGetNextExpireTime+0x16>
 800506e:	2201      	movs	r2, #1
 8005070:	e000      	b.n	8005074 <prvGetNextExpireTime+0x18>
 8005072:	2200      	movs	r2, #0
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d105      	bne.n	800508c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005080:	4b07      	ldr	r3, [pc, #28]	; (80050a0 <prvGetNextExpireTime+0x44>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	e001      	b.n	8005090 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800508c:	2300      	movs	r3, #0
 800508e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005090:	68fb      	ldr	r3, [r7, #12]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3714      	adds	r7, #20
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	20001258 	.word	0x20001258

080050a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80050ac:	f7ff fa74 	bl	8004598 <xTaskGetTickCount>
 80050b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80050b2:	4b0b      	ldr	r3, [pc, #44]	; (80050e0 <prvSampleTimeNow+0x3c>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d205      	bcs.n	80050c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80050bc:	f000 f936 	bl	800532c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	e002      	b.n	80050ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80050ce:	4a04      	ldr	r2, [pc, #16]	; (80050e0 <prvSampleTimeNow+0x3c>)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80050d4:	68fb      	ldr	r3, [r7, #12]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	20001268 	.word	0x20001268

080050e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
 80050f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80050f2:	2300      	movs	r3, #0
 80050f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	429a      	cmp	r2, r3
 8005108:	d812      	bhi.n	8005130 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	1ad2      	subs	r2, r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	429a      	cmp	r2, r3
 8005116:	d302      	bcc.n	800511e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005118:	2301      	movs	r3, #1
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	e01b      	b.n	8005156 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800511e:	4b10      	ldr	r3, [pc, #64]	; (8005160 <prvInsertTimerInActiveList+0x7c>)
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3304      	adds	r3, #4
 8005126:	4619      	mov	r1, r3
 8005128:	4610      	mov	r0, r2
 800512a:	f7fe f9de 	bl	80034ea <vListInsert>
 800512e:	e012      	b.n	8005156 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	429a      	cmp	r2, r3
 8005136:	d206      	bcs.n	8005146 <prvInsertTimerInActiveList+0x62>
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	429a      	cmp	r2, r3
 800513e:	d302      	bcc.n	8005146 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005140:	2301      	movs	r3, #1
 8005142:	617b      	str	r3, [r7, #20]
 8005144:	e007      	b.n	8005156 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005146:	4b07      	ldr	r3, [pc, #28]	; (8005164 <prvInsertTimerInActiveList+0x80>)
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	3304      	adds	r3, #4
 800514e:	4619      	mov	r1, r3
 8005150:	4610      	mov	r0, r2
 8005152:	f7fe f9ca 	bl	80034ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005156:	697b      	ldr	r3, [r7, #20]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	2000125c 	.word	0x2000125c
 8005164:	20001258 	.word	0x20001258

08005168 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08e      	sub	sp, #56	; 0x38
 800516c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800516e:	e0ca      	b.n	8005306 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	da18      	bge.n	80051a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005176:	1d3b      	adds	r3, r7, #4
 8005178:	3304      	adds	r3, #4
 800517a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800517c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	61fb      	str	r3, [r7, #28]
}
 8005194:	bf00      	nop
 8005196:	e7fe      	b.n	8005196 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800519e:	6850      	ldr	r0, [r2, #4]
 80051a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80051a2:	6892      	ldr	r2, [r2, #8]
 80051a4:	4611      	mov	r1, r2
 80051a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f2c0 80aa 	blt.w	8005304 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80051b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d004      	beq.n	80051c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051be:	3304      	adds	r3, #4
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fe f9cb 	bl	800355c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80051c6:	463b      	mov	r3, r7
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff ff6b 	bl	80050a4 <prvSampleTimeNow>
 80051ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b09      	cmp	r3, #9
 80051d4:	f200 8097 	bhi.w	8005306 <prvProcessReceivedCommands+0x19e>
 80051d8:	a201      	add	r2, pc, #4	; (adr r2, 80051e0 <prvProcessReceivedCommands+0x78>)
 80051da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051de:	bf00      	nop
 80051e0:	08005209 	.word	0x08005209
 80051e4:	08005209 	.word	0x08005209
 80051e8:	08005209 	.word	0x08005209
 80051ec:	0800527d 	.word	0x0800527d
 80051f0:	08005291 	.word	0x08005291
 80051f4:	080052db 	.word	0x080052db
 80051f8:	08005209 	.word	0x08005209
 80051fc:	08005209 	.word	0x08005209
 8005200:	0800527d 	.word	0x0800527d
 8005204:	08005291 	.word	0x08005291
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800520e:	f043 0301 	orr.w	r3, r3, #1
 8005212:	b2da      	uxtb	r2, r3
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	18d1      	adds	r1, r2, r3
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005226:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005228:	f7ff ff5c 	bl	80050e4 <prvInsertTimerInActiveList>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d069      	beq.n	8005306 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005238:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800523a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800523c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d05e      	beq.n	8005306 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	441a      	add	r2, r3
 8005250:	2300      	movs	r3, #0
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	2300      	movs	r3, #0
 8005256:	2100      	movs	r1, #0
 8005258:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800525a:	f7ff fe05 	bl	8004e68 <xTimerGenericCommand>
 800525e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005260:	6a3b      	ldr	r3, [r7, #32]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d14f      	bne.n	8005306 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526a:	f383 8811 	msr	BASEPRI, r3
 800526e:	f3bf 8f6f 	isb	sy
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	61bb      	str	r3, [r7, #24]
}
 8005278:	bf00      	nop
 800527a:	e7fe      	b.n	800527a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800527c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800527e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005282:	f023 0301 	bic.w	r3, r3, #1
 8005286:	b2da      	uxtb	r2, r3
 8005288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800528e:	e03a      	b.n	8005306 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005292:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005296:	f043 0301 	orr.w	r3, r3, #1
 800529a:	b2da      	uxtb	r2, r3
 800529c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800529e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80052a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10a      	bne.n	80052c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80052b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b4:	f383 8811 	msr	BASEPRI, r3
 80052b8:	f3bf 8f6f 	isb	sy
 80052bc:	f3bf 8f4f 	dsb	sy
 80052c0:	617b      	str	r3, [r7, #20]
}
 80052c2:	bf00      	nop
 80052c4:	e7fe      	b.n	80052c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80052c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c8:	699a      	ldr	r2, [r3, #24]
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	18d1      	adds	r1, r2, r3
 80052ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052d4:	f7ff ff06 	bl	80050e4 <prvInsertTimerInActiveList>
					break;
 80052d8:	e015      	b.n	8005306 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80052da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d103      	bne.n	80052f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80052e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80052ea:	f000 fbe1 	bl	8005ab0 <vPortFree>
 80052ee:	e00a      	b.n	8005306 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80052f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052f6:	f023 0301 	bic.w	r3, r3, #1
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005302:	e000      	b.n	8005306 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005304:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005306:	4b08      	ldr	r3, [pc, #32]	; (8005328 <prvProcessReceivedCommands+0x1c0>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	1d39      	adds	r1, r7, #4
 800530c:	2200      	movs	r2, #0
 800530e:	4618      	mov	r0, r3
 8005310:	f7fe fbec 	bl	8003aec <xQueueReceive>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	f47f af2a 	bne.w	8005170 <prvProcessReceivedCommands+0x8>
	}
}
 800531c:	bf00      	nop
 800531e:	bf00      	nop
 8005320:	3730      	adds	r7, #48	; 0x30
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	20001260 	.word	0x20001260

0800532c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b088      	sub	sp, #32
 8005330:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005332:	e048      	b.n	80053c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005334:	4b2d      	ldr	r3, [pc, #180]	; (80053ec <prvSwitchTimerLists+0xc0>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800533e:	4b2b      	ldr	r3, [pc, #172]	; (80053ec <prvSwitchTimerLists+0xc0>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	3304      	adds	r3, #4
 800534c:	4618      	mov	r0, r3
 800534e:	f7fe f905 	bl	800355c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b00      	cmp	r3, #0
 8005366:	d02e      	beq.n	80053c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4413      	add	r3, r2
 8005370:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	429a      	cmp	r2, r3
 8005378:	d90e      	bls.n	8005398 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005386:	4b19      	ldr	r3, [pc, #100]	; (80053ec <prvSwitchTimerLists+0xc0>)
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	3304      	adds	r3, #4
 800538e:	4619      	mov	r1, r3
 8005390:	4610      	mov	r0, r2
 8005392:	f7fe f8aa 	bl	80034ea <vListInsert>
 8005396:	e016      	b.n	80053c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005398:	2300      	movs	r3, #0
 800539a:	9300      	str	r3, [sp, #0]
 800539c:	2300      	movs	r3, #0
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	2100      	movs	r1, #0
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f7ff fd60 	bl	8004e68 <xTimerGenericCommand>
 80053a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10a      	bne.n	80053c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	603b      	str	r3, [r7, #0]
}
 80053c2:	bf00      	nop
 80053c4:	e7fe      	b.n	80053c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80053c6:	4b09      	ldr	r3, [pc, #36]	; (80053ec <prvSwitchTimerLists+0xc0>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1b1      	bne.n	8005334 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80053d0:	4b06      	ldr	r3, [pc, #24]	; (80053ec <prvSwitchTimerLists+0xc0>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80053d6:	4b06      	ldr	r3, [pc, #24]	; (80053f0 <prvSwitchTimerLists+0xc4>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a04      	ldr	r2, [pc, #16]	; (80053ec <prvSwitchTimerLists+0xc0>)
 80053dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80053de:	4a04      	ldr	r2, [pc, #16]	; (80053f0 <prvSwitchTimerLists+0xc4>)
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	6013      	str	r3, [r2, #0]
}
 80053e4:	bf00      	nop
 80053e6:	3718      	adds	r7, #24
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	20001258 	.word	0x20001258
 80053f0:	2000125c 	.word	0x2000125c

080053f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80053fa:	f000 f96b 	bl	80056d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80053fe:	4b15      	ldr	r3, [pc, #84]	; (8005454 <prvCheckForValidListAndQueue+0x60>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d120      	bne.n	8005448 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005406:	4814      	ldr	r0, [pc, #80]	; (8005458 <prvCheckForValidListAndQueue+0x64>)
 8005408:	f7fe f81e 	bl	8003448 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800540c:	4813      	ldr	r0, [pc, #76]	; (800545c <prvCheckForValidListAndQueue+0x68>)
 800540e:	f7fe f81b 	bl	8003448 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005412:	4b13      	ldr	r3, [pc, #76]	; (8005460 <prvCheckForValidListAndQueue+0x6c>)
 8005414:	4a10      	ldr	r2, [pc, #64]	; (8005458 <prvCheckForValidListAndQueue+0x64>)
 8005416:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005418:	4b12      	ldr	r3, [pc, #72]	; (8005464 <prvCheckForValidListAndQueue+0x70>)
 800541a:	4a10      	ldr	r2, [pc, #64]	; (800545c <prvCheckForValidListAndQueue+0x68>)
 800541c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800541e:	2300      	movs	r3, #0
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	4b11      	ldr	r3, [pc, #68]	; (8005468 <prvCheckForValidListAndQueue+0x74>)
 8005424:	4a11      	ldr	r2, [pc, #68]	; (800546c <prvCheckForValidListAndQueue+0x78>)
 8005426:	2110      	movs	r1, #16
 8005428:	200a      	movs	r0, #10
 800542a:	f7fe f929 	bl	8003680 <xQueueGenericCreateStatic>
 800542e:	4603      	mov	r3, r0
 8005430:	4a08      	ldr	r2, [pc, #32]	; (8005454 <prvCheckForValidListAndQueue+0x60>)
 8005432:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005434:	4b07      	ldr	r3, [pc, #28]	; (8005454 <prvCheckForValidListAndQueue+0x60>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d005      	beq.n	8005448 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800543c:	4b05      	ldr	r3, [pc, #20]	; (8005454 <prvCheckForValidListAndQueue+0x60>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	490b      	ldr	r1, [pc, #44]	; (8005470 <prvCheckForValidListAndQueue+0x7c>)
 8005442:	4618      	mov	r0, r3
 8005444:	f7fe fd42 	bl	8003ecc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005448:	f000 f974 	bl	8005734 <vPortExitCritical>
}
 800544c:	bf00      	nop
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	20001260 	.word	0x20001260
 8005458:	20001230 	.word	0x20001230
 800545c:	20001244 	.word	0x20001244
 8005460:	20001258 	.word	0x20001258
 8005464:	2000125c 	.word	0x2000125c
 8005468:	2000130c 	.word	0x2000130c
 800546c:	2000126c 	.word	0x2000126c
 8005470:	08006d9c 	.word	0x08006d9c

08005474 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	3b04      	subs	r3, #4
 8005484:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800548c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	3b04      	subs	r3, #4
 8005492:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f023 0201 	bic.w	r2, r3, #1
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	3b04      	subs	r3, #4
 80054a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80054a4:	4a0c      	ldr	r2, [pc, #48]	; (80054d8 <pxPortInitialiseStack+0x64>)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	3b14      	subs	r3, #20
 80054ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	3b04      	subs	r3, #4
 80054ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f06f 0202 	mvn.w	r2, #2
 80054c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3b20      	subs	r3, #32
 80054c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80054ca:	68fb      	ldr	r3, [r7, #12]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr
 80054d8:	080054dd 	.word	0x080054dd

080054dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80054e2:	2300      	movs	r3, #0
 80054e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80054e6:	4b12      	ldr	r3, [pc, #72]	; (8005530 <prvTaskExitError+0x54>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ee:	d00a      	beq.n	8005506 <prvTaskExitError+0x2a>
	__asm volatile
 80054f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f4:	f383 8811 	msr	BASEPRI, r3
 80054f8:	f3bf 8f6f 	isb	sy
 80054fc:	f3bf 8f4f 	dsb	sy
 8005500:	60fb      	str	r3, [r7, #12]
}
 8005502:	bf00      	nop
 8005504:	e7fe      	b.n	8005504 <prvTaskExitError+0x28>
	__asm volatile
 8005506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550a:	f383 8811 	msr	BASEPRI, r3
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	60bb      	str	r3, [r7, #8]
}
 8005518:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800551a:	bf00      	nop
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d0fc      	beq.n	800551c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005522:	bf00      	nop
 8005524:	bf00      	nop
 8005526:	3714      	adds	r7, #20
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	2000000c 	.word	0x2000000c
	...

08005540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005540:	4b07      	ldr	r3, [pc, #28]	; (8005560 <pxCurrentTCBConst2>)
 8005542:	6819      	ldr	r1, [r3, #0]
 8005544:	6808      	ldr	r0, [r1, #0]
 8005546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800554a:	f380 8809 	msr	PSP, r0
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f04f 0000 	mov.w	r0, #0
 8005556:	f380 8811 	msr	BASEPRI, r0
 800555a:	4770      	bx	lr
 800555c:	f3af 8000 	nop.w

08005560 <pxCurrentTCBConst2>:
 8005560:	20000d30 	.word	0x20000d30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop

08005568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005568:	4808      	ldr	r0, [pc, #32]	; (800558c <prvPortStartFirstTask+0x24>)
 800556a:	6800      	ldr	r0, [r0, #0]
 800556c:	6800      	ldr	r0, [r0, #0]
 800556e:	f380 8808 	msr	MSP, r0
 8005572:	f04f 0000 	mov.w	r0, #0
 8005576:	f380 8814 	msr	CONTROL, r0
 800557a:	b662      	cpsie	i
 800557c:	b661      	cpsie	f
 800557e:	f3bf 8f4f 	dsb	sy
 8005582:	f3bf 8f6f 	isb	sy
 8005586:	df00      	svc	0
 8005588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800558a:	bf00      	nop
 800558c:	e000ed08 	.word	0xe000ed08

08005590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005596:	4b46      	ldr	r3, [pc, #280]	; (80056b0 <xPortStartScheduler+0x120>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a46      	ldr	r2, [pc, #280]	; (80056b4 <xPortStartScheduler+0x124>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d10a      	bne.n	80055b6 <xPortStartScheduler+0x26>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	613b      	str	r3, [r7, #16]
}
 80055b2:	bf00      	nop
 80055b4:	e7fe      	b.n	80055b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80055b6:	4b3e      	ldr	r3, [pc, #248]	; (80056b0 <xPortStartScheduler+0x120>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a3f      	ldr	r2, [pc, #252]	; (80056b8 <xPortStartScheduler+0x128>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d10a      	bne.n	80055d6 <xPortStartScheduler+0x46>
	__asm volatile
 80055c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	60fb      	str	r3, [r7, #12]
}
 80055d2:	bf00      	nop
 80055d4:	e7fe      	b.n	80055d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80055d6:	4b39      	ldr	r3, [pc, #228]	; (80056bc <xPortStartScheduler+0x12c>)
 80055d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	22ff      	movs	r2, #255	; 0xff
 80055e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055f0:	78fb      	ldrb	r3, [r7, #3]
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055f8:	b2da      	uxtb	r2, r3
 80055fa:	4b31      	ldr	r3, [pc, #196]	; (80056c0 <xPortStartScheduler+0x130>)
 80055fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055fe:	4b31      	ldr	r3, [pc, #196]	; (80056c4 <xPortStartScheduler+0x134>)
 8005600:	2207      	movs	r2, #7
 8005602:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005604:	e009      	b.n	800561a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005606:	4b2f      	ldr	r3, [pc, #188]	; (80056c4 <xPortStartScheduler+0x134>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	3b01      	subs	r3, #1
 800560c:	4a2d      	ldr	r2, [pc, #180]	; (80056c4 <xPortStartScheduler+0x134>)
 800560e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005610:	78fb      	ldrb	r3, [r7, #3]
 8005612:	b2db      	uxtb	r3, r3
 8005614:	005b      	lsls	r3, r3, #1
 8005616:	b2db      	uxtb	r3, r3
 8005618:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800561a:	78fb      	ldrb	r3, [r7, #3]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005622:	2b80      	cmp	r3, #128	; 0x80
 8005624:	d0ef      	beq.n	8005606 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005626:	4b27      	ldr	r3, [pc, #156]	; (80056c4 <xPortStartScheduler+0x134>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f1c3 0307 	rsb	r3, r3, #7
 800562e:	2b04      	cmp	r3, #4
 8005630:	d00a      	beq.n	8005648 <xPortStartScheduler+0xb8>
	__asm volatile
 8005632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005636:	f383 8811 	msr	BASEPRI, r3
 800563a:	f3bf 8f6f 	isb	sy
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	60bb      	str	r3, [r7, #8]
}
 8005644:	bf00      	nop
 8005646:	e7fe      	b.n	8005646 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005648:	4b1e      	ldr	r3, [pc, #120]	; (80056c4 <xPortStartScheduler+0x134>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	021b      	lsls	r3, r3, #8
 800564e:	4a1d      	ldr	r2, [pc, #116]	; (80056c4 <xPortStartScheduler+0x134>)
 8005650:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005652:	4b1c      	ldr	r3, [pc, #112]	; (80056c4 <xPortStartScheduler+0x134>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800565a:	4a1a      	ldr	r2, [pc, #104]	; (80056c4 <xPortStartScheduler+0x134>)
 800565c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	b2da      	uxtb	r2, r3
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005666:	4b18      	ldr	r3, [pc, #96]	; (80056c8 <xPortStartScheduler+0x138>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a17      	ldr	r2, [pc, #92]	; (80056c8 <xPortStartScheduler+0x138>)
 800566c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005670:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005672:	4b15      	ldr	r3, [pc, #84]	; (80056c8 <xPortStartScheduler+0x138>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a14      	ldr	r2, [pc, #80]	; (80056c8 <xPortStartScheduler+0x138>)
 8005678:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800567c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800567e:	f000 f8dd 	bl	800583c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005682:	4b12      	ldr	r3, [pc, #72]	; (80056cc <xPortStartScheduler+0x13c>)
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005688:	f000 f8fc 	bl	8005884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800568c:	4b10      	ldr	r3, [pc, #64]	; (80056d0 <xPortStartScheduler+0x140>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a0f      	ldr	r2, [pc, #60]	; (80056d0 <xPortStartScheduler+0x140>)
 8005692:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005696:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005698:	f7ff ff66 	bl	8005568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800569c:	f7ff f846 	bl	800472c <vTaskSwitchContext>
	prvTaskExitError();
 80056a0:	f7ff ff1c 	bl	80054dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3718      	adds	r7, #24
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	e000ed00 	.word	0xe000ed00
 80056b4:	410fc271 	.word	0x410fc271
 80056b8:	410fc270 	.word	0x410fc270
 80056bc:	e000e400 	.word	0xe000e400
 80056c0:	2000135c 	.word	0x2000135c
 80056c4:	20001360 	.word	0x20001360
 80056c8:	e000ed20 	.word	0xe000ed20
 80056cc:	2000000c 	.word	0x2000000c
 80056d0:	e000ef34 	.word	0xe000ef34

080056d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
	__asm volatile
 80056da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056de:	f383 8811 	msr	BASEPRI, r3
 80056e2:	f3bf 8f6f 	isb	sy
 80056e6:	f3bf 8f4f 	dsb	sy
 80056ea:	607b      	str	r3, [r7, #4]
}
 80056ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80056ee:	4b0f      	ldr	r3, [pc, #60]	; (800572c <vPortEnterCritical+0x58>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3301      	adds	r3, #1
 80056f4:	4a0d      	ldr	r2, [pc, #52]	; (800572c <vPortEnterCritical+0x58>)
 80056f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80056f8:	4b0c      	ldr	r3, [pc, #48]	; (800572c <vPortEnterCritical+0x58>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d10f      	bne.n	8005720 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005700:	4b0b      	ldr	r3, [pc, #44]	; (8005730 <vPortEnterCritical+0x5c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00a      	beq.n	8005720 <vPortEnterCritical+0x4c>
	__asm volatile
 800570a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570e:	f383 8811 	msr	BASEPRI, r3
 8005712:	f3bf 8f6f 	isb	sy
 8005716:	f3bf 8f4f 	dsb	sy
 800571a:	603b      	str	r3, [r7, #0]
}
 800571c:	bf00      	nop
 800571e:	e7fe      	b.n	800571e <vPortEnterCritical+0x4a>
	}
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr
 800572c:	2000000c 	.word	0x2000000c
 8005730:	e000ed04 	.word	0xe000ed04

08005734 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800573a:	4b12      	ldr	r3, [pc, #72]	; (8005784 <vPortExitCritical+0x50>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10a      	bne.n	8005758 <vPortExitCritical+0x24>
	__asm volatile
 8005742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	607b      	str	r3, [r7, #4]
}
 8005754:	bf00      	nop
 8005756:	e7fe      	b.n	8005756 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005758:	4b0a      	ldr	r3, [pc, #40]	; (8005784 <vPortExitCritical+0x50>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3b01      	subs	r3, #1
 800575e:	4a09      	ldr	r2, [pc, #36]	; (8005784 <vPortExitCritical+0x50>)
 8005760:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005762:	4b08      	ldr	r3, [pc, #32]	; (8005784 <vPortExitCritical+0x50>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d105      	bne.n	8005776 <vPortExitCritical+0x42>
 800576a:	2300      	movs	r3, #0
 800576c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	f383 8811 	msr	BASEPRI, r3
}
 8005774:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	2000000c 	.word	0x2000000c
	...

08005790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005790:	f3ef 8009 	mrs	r0, PSP
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	4b15      	ldr	r3, [pc, #84]	; (80057f0 <pxCurrentTCBConst>)
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	f01e 0f10 	tst.w	lr, #16
 80057a0:	bf08      	it	eq
 80057a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80057a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057aa:	6010      	str	r0, [r2, #0]
 80057ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80057b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80057b4:	f380 8811 	msr	BASEPRI, r0
 80057b8:	f3bf 8f4f 	dsb	sy
 80057bc:	f3bf 8f6f 	isb	sy
 80057c0:	f7fe ffb4 	bl	800472c <vTaskSwitchContext>
 80057c4:	f04f 0000 	mov.w	r0, #0
 80057c8:	f380 8811 	msr	BASEPRI, r0
 80057cc:	bc09      	pop	{r0, r3}
 80057ce:	6819      	ldr	r1, [r3, #0]
 80057d0:	6808      	ldr	r0, [r1, #0]
 80057d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d6:	f01e 0f10 	tst.w	lr, #16
 80057da:	bf08      	it	eq
 80057dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80057e0:	f380 8809 	msr	PSP, r0
 80057e4:	f3bf 8f6f 	isb	sy
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	f3af 8000 	nop.w

080057f0 <pxCurrentTCBConst>:
 80057f0:	20000d30 	.word	0x20000d30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop

080057f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
	__asm volatile
 80057fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005802:	f383 8811 	msr	BASEPRI, r3
 8005806:	f3bf 8f6f 	isb	sy
 800580a:	f3bf 8f4f 	dsb	sy
 800580e:	607b      	str	r3, [r7, #4]
}
 8005810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005812:	f7fe fed1 	bl	80045b8 <xTaskIncrementTick>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d003      	beq.n	8005824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800581c:	4b06      	ldr	r3, [pc, #24]	; (8005838 <xPortSysTickHandler+0x40>)
 800581e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	2300      	movs	r3, #0
 8005826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	f383 8811 	msr	BASEPRI, r3
}
 800582e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005830:	bf00      	nop
 8005832:	3708      	adds	r7, #8
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	e000ed04 	.word	0xe000ed04

0800583c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005840:	4b0b      	ldr	r3, [pc, #44]	; (8005870 <vPortSetupTimerInterrupt+0x34>)
 8005842:	2200      	movs	r2, #0
 8005844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005846:	4b0b      	ldr	r3, [pc, #44]	; (8005874 <vPortSetupTimerInterrupt+0x38>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800584c:	4b0a      	ldr	r3, [pc, #40]	; (8005878 <vPortSetupTimerInterrupt+0x3c>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a0a      	ldr	r2, [pc, #40]	; (800587c <vPortSetupTimerInterrupt+0x40>)
 8005852:	fba2 2303 	umull	r2, r3, r2, r3
 8005856:	099b      	lsrs	r3, r3, #6
 8005858:	4a09      	ldr	r2, [pc, #36]	; (8005880 <vPortSetupTimerInterrupt+0x44>)
 800585a:	3b01      	subs	r3, #1
 800585c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800585e:	4b04      	ldr	r3, [pc, #16]	; (8005870 <vPortSetupTimerInterrupt+0x34>)
 8005860:	2207      	movs	r2, #7
 8005862:	601a      	str	r2, [r3, #0]
}
 8005864:	bf00      	nop
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	e000e010 	.word	0xe000e010
 8005874:	e000e018 	.word	0xe000e018
 8005878:	20000000 	.word	0x20000000
 800587c:	10624dd3 	.word	0x10624dd3
 8005880:	e000e014 	.word	0xe000e014

08005884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005884:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005894 <vPortEnableVFP+0x10>
 8005888:	6801      	ldr	r1, [r0, #0]
 800588a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800588e:	6001      	str	r1, [r0, #0]
 8005890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005892:	bf00      	nop
 8005894:	e000ed88 	.word	0xe000ed88

08005898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800589e:	f3ef 8305 	mrs	r3, IPSR
 80058a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2b0f      	cmp	r3, #15
 80058a8:	d914      	bls.n	80058d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80058aa:	4a17      	ldr	r2, [pc, #92]	; (8005908 <vPortValidateInterruptPriority+0x70>)
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	4413      	add	r3, r2
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80058b4:	4b15      	ldr	r3, [pc, #84]	; (800590c <vPortValidateInterruptPriority+0x74>)
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	7afa      	ldrb	r2, [r7, #11]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d20a      	bcs.n	80058d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80058be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c2:	f383 8811 	msr	BASEPRI, r3
 80058c6:	f3bf 8f6f 	isb	sy
 80058ca:	f3bf 8f4f 	dsb	sy
 80058ce:	607b      	str	r3, [r7, #4]
}
 80058d0:	bf00      	nop
 80058d2:	e7fe      	b.n	80058d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80058d4:	4b0e      	ldr	r3, [pc, #56]	; (8005910 <vPortValidateInterruptPriority+0x78>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80058dc:	4b0d      	ldr	r3, [pc, #52]	; (8005914 <vPortValidateInterruptPriority+0x7c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d90a      	bls.n	80058fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80058e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	603b      	str	r3, [r7, #0]
}
 80058f6:	bf00      	nop
 80058f8:	e7fe      	b.n	80058f8 <vPortValidateInterruptPriority+0x60>
	}
 80058fa:	bf00      	nop
 80058fc:	3714      	adds	r7, #20
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	e000e3f0 	.word	0xe000e3f0
 800590c:	2000135c 	.word	0x2000135c
 8005910:	e000ed0c 	.word	0xe000ed0c
 8005914:	20001360 	.word	0x20001360

08005918 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b08a      	sub	sp, #40	; 0x28
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005920:	2300      	movs	r3, #0
 8005922:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005924:	f7fe fd8c 	bl	8004440 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005928:	4b5b      	ldr	r3, [pc, #364]	; (8005a98 <pvPortMalloc+0x180>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005930:	f000 f920 	bl	8005b74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005934:	4b59      	ldr	r3, [pc, #356]	; (8005a9c <pvPortMalloc+0x184>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4013      	ands	r3, r2
 800593c:	2b00      	cmp	r3, #0
 800593e:	f040 8093 	bne.w	8005a68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d01d      	beq.n	8005984 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005948:	2208      	movs	r2, #8
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4413      	add	r3, r2
 800594e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	2b00      	cmp	r3, #0
 8005958:	d014      	beq.n	8005984 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f023 0307 	bic.w	r3, r3, #7
 8005960:	3308      	adds	r3, #8
 8005962:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <pvPortMalloc+0x6c>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	617b      	str	r3, [r7, #20]
}
 8005980:	bf00      	nop
 8005982:	e7fe      	b.n	8005982 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d06e      	beq.n	8005a68 <pvPortMalloc+0x150>
 800598a:	4b45      	ldr	r3, [pc, #276]	; (8005aa0 <pvPortMalloc+0x188>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	429a      	cmp	r2, r3
 8005992:	d869      	bhi.n	8005a68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005994:	4b43      	ldr	r3, [pc, #268]	; (8005aa4 <pvPortMalloc+0x18c>)
 8005996:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005998:	4b42      	ldr	r3, [pc, #264]	; (8005aa4 <pvPortMalloc+0x18c>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800599e:	e004      	b.n	80059aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80059a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d903      	bls.n	80059bc <pvPortMalloc+0xa4>
 80059b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1f1      	bne.n	80059a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80059bc:	4b36      	ldr	r3, [pc, #216]	; (8005a98 <pvPortMalloc+0x180>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d050      	beq.n	8005a68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2208      	movs	r2, #8
 80059cc:	4413      	add	r3, r2
 80059ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80059d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	6a3b      	ldr	r3, [r7, #32]
 80059d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80059d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059da:	685a      	ldr	r2, [r3, #4]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	1ad2      	subs	r2, r2, r3
 80059e0:	2308      	movs	r3, #8
 80059e2:	005b      	lsls	r3, r3, #1
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d91f      	bls.n	8005a28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80059e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4413      	add	r3, r2
 80059ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	f003 0307 	and.w	r3, r3, #7
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00a      	beq.n	8005a10 <pvPortMalloc+0xf8>
	__asm volatile
 80059fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fe:	f383 8811 	msr	BASEPRI, r3
 8005a02:	f3bf 8f6f 	isb	sy
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	613b      	str	r3, [r7, #16]
}
 8005a0c:	bf00      	nop
 8005a0e:	e7fe      	b.n	8005a0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	1ad2      	subs	r2, r2, r3
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005a22:	69b8      	ldr	r0, [r7, #24]
 8005a24:	f000 f908 	bl	8005c38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005a28:	4b1d      	ldr	r3, [pc, #116]	; (8005aa0 <pvPortMalloc+0x188>)
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	4a1b      	ldr	r2, [pc, #108]	; (8005aa0 <pvPortMalloc+0x188>)
 8005a34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005a36:	4b1a      	ldr	r3, [pc, #104]	; (8005aa0 <pvPortMalloc+0x188>)
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	4b1b      	ldr	r3, [pc, #108]	; (8005aa8 <pvPortMalloc+0x190>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d203      	bcs.n	8005a4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005a42:	4b17      	ldr	r3, [pc, #92]	; (8005aa0 <pvPortMalloc+0x188>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a18      	ldr	r2, [pc, #96]	; (8005aa8 <pvPortMalloc+0x190>)
 8005a48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	4b13      	ldr	r3, [pc, #76]	; (8005a9c <pvPortMalloc+0x184>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	431a      	orrs	r2, r3
 8005a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005a5e:	4b13      	ldr	r3, [pc, #76]	; (8005aac <pvPortMalloc+0x194>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3301      	adds	r3, #1
 8005a64:	4a11      	ldr	r2, [pc, #68]	; (8005aac <pvPortMalloc+0x194>)
 8005a66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005a68:	f7fe fcf8 	bl	800445c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <pvPortMalloc+0x174>
	__asm volatile
 8005a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	60fb      	str	r3, [r7, #12]
}
 8005a88:	bf00      	nop
 8005a8a:	e7fe      	b.n	8005a8a <pvPortMalloc+0x172>
	return pvReturn;
 8005a8c:	69fb      	ldr	r3, [r7, #28]
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3728      	adds	r7, #40	; 0x28
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	20004f6c 	.word	0x20004f6c
 8005a9c:	20004f80 	.word	0x20004f80
 8005aa0:	20004f70 	.word	0x20004f70
 8005aa4:	20004f64 	.word	0x20004f64
 8005aa8:	20004f74 	.word	0x20004f74
 8005aac:	20004f78 	.word	0x20004f78

08005ab0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d04d      	beq.n	8005b5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005ac2:	2308      	movs	r3, #8
 8005ac4:	425b      	negs	r3, r3
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	4413      	add	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	4b24      	ldr	r3, [pc, #144]	; (8005b68 <vPortFree+0xb8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4013      	ands	r3, r2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10a      	bne.n	8005af4 <vPortFree+0x44>
	__asm volatile
 8005ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae2:	f383 8811 	msr	BASEPRI, r3
 8005ae6:	f3bf 8f6f 	isb	sy
 8005aea:	f3bf 8f4f 	dsb	sy
 8005aee:	60fb      	str	r3, [r7, #12]
}
 8005af0:	bf00      	nop
 8005af2:	e7fe      	b.n	8005af2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d00a      	beq.n	8005b12 <vPortFree+0x62>
	__asm volatile
 8005afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b00:	f383 8811 	msr	BASEPRI, r3
 8005b04:	f3bf 8f6f 	isb	sy
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	60bb      	str	r3, [r7, #8]
}
 8005b0e:	bf00      	nop
 8005b10:	e7fe      	b.n	8005b10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	4b14      	ldr	r3, [pc, #80]	; (8005b68 <vPortFree+0xb8>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d01e      	beq.n	8005b5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d11a      	bne.n	8005b5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	685a      	ldr	r2, [r3, #4]
 8005b2c:	4b0e      	ldr	r3, [pc, #56]	; (8005b68 <vPortFree+0xb8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	43db      	mvns	r3, r3
 8005b32:	401a      	ands	r2, r3
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005b38:	f7fe fc82 	bl	8004440 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	685a      	ldr	r2, [r3, #4]
 8005b40:	4b0a      	ldr	r3, [pc, #40]	; (8005b6c <vPortFree+0xbc>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4413      	add	r3, r2
 8005b46:	4a09      	ldr	r2, [pc, #36]	; (8005b6c <vPortFree+0xbc>)
 8005b48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005b4a:	6938      	ldr	r0, [r7, #16]
 8005b4c:	f000 f874 	bl	8005c38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005b50:	4b07      	ldr	r3, [pc, #28]	; (8005b70 <vPortFree+0xc0>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3301      	adds	r3, #1
 8005b56:	4a06      	ldr	r2, [pc, #24]	; (8005b70 <vPortFree+0xc0>)
 8005b58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005b5a:	f7fe fc7f 	bl	800445c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005b5e:	bf00      	nop
 8005b60:	3718      	adds	r7, #24
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	20004f80 	.word	0x20004f80
 8005b6c:	20004f70 	.word	0x20004f70
 8005b70:	20004f7c 	.word	0x20004f7c

08005b74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005b7a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005b7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005b80:	4b27      	ldr	r3, [pc, #156]	; (8005c20 <prvHeapInit+0xac>)
 8005b82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00c      	beq.n	8005ba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	3307      	adds	r3, #7
 8005b92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0307 	bic.w	r3, r3, #7
 8005b9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b9c:	68ba      	ldr	r2, [r7, #8]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	4a1f      	ldr	r2, [pc, #124]	; (8005c20 <prvHeapInit+0xac>)
 8005ba4:	4413      	add	r3, r2
 8005ba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005bac:	4a1d      	ldr	r2, [pc, #116]	; (8005c24 <prvHeapInit+0xb0>)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005bb2:	4b1c      	ldr	r3, [pc, #112]	; (8005c24 <prvHeapInit+0xb0>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005bc0:	2208      	movs	r2, #8
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	1a9b      	subs	r3, r3, r2
 8005bc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f023 0307 	bic.w	r3, r3, #7
 8005bce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	4a15      	ldr	r2, [pc, #84]	; (8005c28 <prvHeapInit+0xb4>)
 8005bd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005bd6:	4b14      	ldr	r3, [pc, #80]	; (8005c28 <prvHeapInit+0xb4>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005bde:	4b12      	ldr	r3, [pc, #72]	; (8005c28 <prvHeapInit+0xb4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2200      	movs	r2, #0
 8005be4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	1ad2      	subs	r2, r2, r3
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005bf4:	4b0c      	ldr	r3, [pc, #48]	; (8005c28 <prvHeapInit+0xb4>)
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	4a0a      	ldr	r2, [pc, #40]	; (8005c2c <prvHeapInit+0xb8>)
 8005c02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	4a09      	ldr	r2, [pc, #36]	; (8005c30 <prvHeapInit+0xbc>)
 8005c0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005c0c:	4b09      	ldr	r3, [pc, #36]	; (8005c34 <prvHeapInit+0xc0>)
 8005c0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005c12:	601a      	str	r2, [r3, #0]
}
 8005c14:	bf00      	nop
 8005c16:	3714      	adds	r7, #20
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	20001364 	.word	0x20001364
 8005c24:	20004f64 	.word	0x20004f64
 8005c28:	20004f6c 	.word	0x20004f6c
 8005c2c:	20004f74 	.word	0x20004f74
 8005c30:	20004f70 	.word	0x20004f70
 8005c34:	20004f80 	.word	0x20004f80

08005c38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005c40:	4b28      	ldr	r3, [pc, #160]	; (8005ce4 <prvInsertBlockIntoFreeList+0xac>)
 8005c42:	60fb      	str	r3, [r7, #12]
 8005c44:	e002      	b.n	8005c4c <prvInsertBlockIntoFreeList+0x14>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d8f7      	bhi.n	8005c46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	68ba      	ldr	r2, [r7, #8]
 8005c60:	4413      	add	r3, r2
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d108      	bne.n	8005c7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	441a      	add	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	441a      	add	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d118      	bne.n	8005cc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	4b15      	ldr	r3, [pc, #84]	; (8005ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d00d      	beq.n	8005cb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	441a      	add	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	601a      	str	r2, [r3, #0]
 8005cb4:	e008      	b.n	8005cc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005cb6:	4b0c      	ldr	r3, [pc, #48]	; (8005ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	e003      	b.n	8005cc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d002      	beq.n	8005cd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	20004f64 	.word	0x20004f64
 8005ce8:	20004f6c 	.word	0x20004f6c

08005cec <__errno>:
 8005cec:	4b01      	ldr	r3, [pc, #4]	; (8005cf4 <__errno+0x8>)
 8005cee:	6818      	ldr	r0, [r3, #0]
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	20000010 	.word	0x20000010

08005cf8 <std>:
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	b510      	push	{r4, lr}
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	e9c0 3300 	strd	r3, r3, [r0]
 8005d02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d06:	6083      	str	r3, [r0, #8]
 8005d08:	8181      	strh	r1, [r0, #12]
 8005d0a:	6643      	str	r3, [r0, #100]	; 0x64
 8005d0c:	81c2      	strh	r2, [r0, #14]
 8005d0e:	6183      	str	r3, [r0, #24]
 8005d10:	4619      	mov	r1, r3
 8005d12:	2208      	movs	r2, #8
 8005d14:	305c      	adds	r0, #92	; 0x5c
 8005d16:	f000 f91a 	bl	8005f4e <memset>
 8005d1a:	4b05      	ldr	r3, [pc, #20]	; (8005d30 <std+0x38>)
 8005d1c:	6263      	str	r3, [r4, #36]	; 0x24
 8005d1e:	4b05      	ldr	r3, [pc, #20]	; (8005d34 <std+0x3c>)
 8005d20:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d22:	4b05      	ldr	r3, [pc, #20]	; (8005d38 <std+0x40>)
 8005d24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d26:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <std+0x44>)
 8005d28:	6224      	str	r4, [r4, #32]
 8005d2a:	6323      	str	r3, [r4, #48]	; 0x30
 8005d2c:	bd10      	pop	{r4, pc}
 8005d2e:	bf00      	nop
 8005d30:	080061ad 	.word	0x080061ad
 8005d34:	080061cf 	.word	0x080061cf
 8005d38:	08006207 	.word	0x08006207
 8005d3c:	0800622b 	.word	0x0800622b

08005d40 <_cleanup_r>:
 8005d40:	4901      	ldr	r1, [pc, #4]	; (8005d48 <_cleanup_r+0x8>)
 8005d42:	f000 b8af 	b.w	8005ea4 <_fwalk_reent>
 8005d46:	bf00      	nop
 8005d48:	08006385 	.word	0x08006385

08005d4c <__sfmoreglue>:
 8005d4c:	b570      	push	{r4, r5, r6, lr}
 8005d4e:	2268      	movs	r2, #104	; 0x68
 8005d50:	1e4d      	subs	r5, r1, #1
 8005d52:	4355      	muls	r5, r2
 8005d54:	460e      	mov	r6, r1
 8005d56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d5a:	f000 f921 	bl	8005fa0 <_malloc_r>
 8005d5e:	4604      	mov	r4, r0
 8005d60:	b140      	cbz	r0, 8005d74 <__sfmoreglue+0x28>
 8005d62:	2100      	movs	r1, #0
 8005d64:	e9c0 1600 	strd	r1, r6, [r0]
 8005d68:	300c      	adds	r0, #12
 8005d6a:	60a0      	str	r0, [r4, #8]
 8005d6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d70:	f000 f8ed 	bl	8005f4e <memset>
 8005d74:	4620      	mov	r0, r4
 8005d76:	bd70      	pop	{r4, r5, r6, pc}

08005d78 <__sfp_lock_acquire>:
 8005d78:	4801      	ldr	r0, [pc, #4]	; (8005d80 <__sfp_lock_acquire+0x8>)
 8005d7a:	f000 b8d8 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8005d7e:	bf00      	nop
 8005d80:	20004f85 	.word	0x20004f85

08005d84 <__sfp_lock_release>:
 8005d84:	4801      	ldr	r0, [pc, #4]	; (8005d8c <__sfp_lock_release+0x8>)
 8005d86:	f000 b8d3 	b.w	8005f30 <__retarget_lock_release_recursive>
 8005d8a:	bf00      	nop
 8005d8c:	20004f85 	.word	0x20004f85

08005d90 <__sinit_lock_acquire>:
 8005d90:	4801      	ldr	r0, [pc, #4]	; (8005d98 <__sinit_lock_acquire+0x8>)
 8005d92:	f000 b8cc 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8005d96:	bf00      	nop
 8005d98:	20004f86 	.word	0x20004f86

08005d9c <__sinit_lock_release>:
 8005d9c:	4801      	ldr	r0, [pc, #4]	; (8005da4 <__sinit_lock_release+0x8>)
 8005d9e:	f000 b8c7 	b.w	8005f30 <__retarget_lock_release_recursive>
 8005da2:	bf00      	nop
 8005da4:	20004f86 	.word	0x20004f86

08005da8 <__sinit>:
 8005da8:	b510      	push	{r4, lr}
 8005daa:	4604      	mov	r4, r0
 8005dac:	f7ff fff0 	bl	8005d90 <__sinit_lock_acquire>
 8005db0:	69a3      	ldr	r3, [r4, #24]
 8005db2:	b11b      	cbz	r3, 8005dbc <__sinit+0x14>
 8005db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db8:	f7ff bff0 	b.w	8005d9c <__sinit_lock_release>
 8005dbc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005dc0:	6523      	str	r3, [r4, #80]	; 0x50
 8005dc2:	4b13      	ldr	r3, [pc, #76]	; (8005e10 <__sinit+0x68>)
 8005dc4:	4a13      	ldr	r2, [pc, #76]	; (8005e14 <__sinit+0x6c>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005dca:	42a3      	cmp	r3, r4
 8005dcc:	bf04      	itt	eq
 8005dce:	2301      	moveq	r3, #1
 8005dd0:	61a3      	streq	r3, [r4, #24]
 8005dd2:	4620      	mov	r0, r4
 8005dd4:	f000 f820 	bl	8005e18 <__sfp>
 8005dd8:	6060      	str	r0, [r4, #4]
 8005dda:	4620      	mov	r0, r4
 8005ddc:	f000 f81c 	bl	8005e18 <__sfp>
 8005de0:	60a0      	str	r0, [r4, #8]
 8005de2:	4620      	mov	r0, r4
 8005de4:	f000 f818 	bl	8005e18 <__sfp>
 8005de8:	2200      	movs	r2, #0
 8005dea:	60e0      	str	r0, [r4, #12]
 8005dec:	2104      	movs	r1, #4
 8005dee:	6860      	ldr	r0, [r4, #4]
 8005df0:	f7ff ff82 	bl	8005cf8 <std>
 8005df4:	68a0      	ldr	r0, [r4, #8]
 8005df6:	2201      	movs	r2, #1
 8005df8:	2109      	movs	r1, #9
 8005dfa:	f7ff ff7d 	bl	8005cf8 <std>
 8005dfe:	68e0      	ldr	r0, [r4, #12]
 8005e00:	2202      	movs	r2, #2
 8005e02:	2112      	movs	r1, #18
 8005e04:	f7ff ff78 	bl	8005cf8 <std>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	61a3      	str	r3, [r4, #24]
 8005e0c:	e7d2      	b.n	8005db4 <__sinit+0xc>
 8005e0e:	bf00      	nop
 8005e10:	08006e6c 	.word	0x08006e6c
 8005e14:	08005d41 	.word	0x08005d41

08005e18 <__sfp>:
 8005e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1a:	4607      	mov	r7, r0
 8005e1c:	f7ff ffac 	bl	8005d78 <__sfp_lock_acquire>
 8005e20:	4b1e      	ldr	r3, [pc, #120]	; (8005e9c <__sfp+0x84>)
 8005e22:	681e      	ldr	r6, [r3, #0]
 8005e24:	69b3      	ldr	r3, [r6, #24]
 8005e26:	b913      	cbnz	r3, 8005e2e <__sfp+0x16>
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f7ff ffbd 	bl	8005da8 <__sinit>
 8005e2e:	3648      	adds	r6, #72	; 0x48
 8005e30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e34:	3b01      	subs	r3, #1
 8005e36:	d503      	bpl.n	8005e40 <__sfp+0x28>
 8005e38:	6833      	ldr	r3, [r6, #0]
 8005e3a:	b30b      	cbz	r3, 8005e80 <__sfp+0x68>
 8005e3c:	6836      	ldr	r6, [r6, #0]
 8005e3e:	e7f7      	b.n	8005e30 <__sfp+0x18>
 8005e40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e44:	b9d5      	cbnz	r5, 8005e7c <__sfp+0x64>
 8005e46:	4b16      	ldr	r3, [pc, #88]	; (8005ea0 <__sfp+0x88>)
 8005e48:	60e3      	str	r3, [r4, #12]
 8005e4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e4e:	6665      	str	r5, [r4, #100]	; 0x64
 8005e50:	f000 f86c 	bl	8005f2c <__retarget_lock_init_recursive>
 8005e54:	f7ff ff96 	bl	8005d84 <__sfp_lock_release>
 8005e58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005e5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005e60:	6025      	str	r5, [r4, #0]
 8005e62:	61a5      	str	r5, [r4, #24]
 8005e64:	2208      	movs	r2, #8
 8005e66:	4629      	mov	r1, r5
 8005e68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e6c:	f000 f86f 	bl	8005f4e <memset>
 8005e70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005e74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005e78:	4620      	mov	r0, r4
 8005e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e7c:	3468      	adds	r4, #104	; 0x68
 8005e7e:	e7d9      	b.n	8005e34 <__sfp+0x1c>
 8005e80:	2104      	movs	r1, #4
 8005e82:	4638      	mov	r0, r7
 8005e84:	f7ff ff62 	bl	8005d4c <__sfmoreglue>
 8005e88:	4604      	mov	r4, r0
 8005e8a:	6030      	str	r0, [r6, #0]
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	d1d5      	bne.n	8005e3c <__sfp+0x24>
 8005e90:	f7ff ff78 	bl	8005d84 <__sfp_lock_release>
 8005e94:	230c      	movs	r3, #12
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	e7ee      	b.n	8005e78 <__sfp+0x60>
 8005e9a:	bf00      	nop
 8005e9c:	08006e6c 	.word	0x08006e6c
 8005ea0:	ffff0001 	.word	0xffff0001

08005ea4 <_fwalk_reent>:
 8005ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ea8:	4606      	mov	r6, r0
 8005eaa:	4688      	mov	r8, r1
 8005eac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005eb0:	2700      	movs	r7, #0
 8005eb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005eb6:	f1b9 0901 	subs.w	r9, r9, #1
 8005eba:	d505      	bpl.n	8005ec8 <_fwalk_reent+0x24>
 8005ebc:	6824      	ldr	r4, [r4, #0]
 8005ebe:	2c00      	cmp	r4, #0
 8005ec0:	d1f7      	bne.n	8005eb2 <_fwalk_reent+0xe>
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ec8:	89ab      	ldrh	r3, [r5, #12]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d907      	bls.n	8005ede <_fwalk_reent+0x3a>
 8005ece:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	d003      	beq.n	8005ede <_fwalk_reent+0x3a>
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	4630      	mov	r0, r6
 8005eda:	47c0      	blx	r8
 8005edc:	4307      	orrs	r7, r0
 8005ede:	3568      	adds	r5, #104	; 0x68
 8005ee0:	e7e9      	b.n	8005eb6 <_fwalk_reent+0x12>
	...

08005ee4 <__libc_init_array>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	4d0d      	ldr	r5, [pc, #52]	; (8005f1c <__libc_init_array+0x38>)
 8005ee8:	4c0d      	ldr	r4, [pc, #52]	; (8005f20 <__libc_init_array+0x3c>)
 8005eea:	1b64      	subs	r4, r4, r5
 8005eec:	10a4      	asrs	r4, r4, #2
 8005eee:	2600      	movs	r6, #0
 8005ef0:	42a6      	cmp	r6, r4
 8005ef2:	d109      	bne.n	8005f08 <__libc_init_array+0x24>
 8005ef4:	4d0b      	ldr	r5, [pc, #44]	; (8005f24 <__libc_init_array+0x40>)
 8005ef6:	4c0c      	ldr	r4, [pc, #48]	; (8005f28 <__libc_init_array+0x44>)
 8005ef8:	f000 ff32 	bl	8006d60 <_init>
 8005efc:	1b64      	subs	r4, r4, r5
 8005efe:	10a4      	asrs	r4, r4, #2
 8005f00:	2600      	movs	r6, #0
 8005f02:	42a6      	cmp	r6, r4
 8005f04:	d105      	bne.n	8005f12 <__libc_init_array+0x2e>
 8005f06:	bd70      	pop	{r4, r5, r6, pc}
 8005f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f0c:	4798      	blx	r3
 8005f0e:	3601      	adds	r6, #1
 8005f10:	e7ee      	b.n	8005ef0 <__libc_init_array+0xc>
 8005f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f16:	4798      	blx	r3
 8005f18:	3601      	adds	r6, #1
 8005f1a:	e7f2      	b.n	8005f02 <__libc_init_array+0x1e>
 8005f1c:	08006eac 	.word	0x08006eac
 8005f20:	08006eac 	.word	0x08006eac
 8005f24:	08006eac 	.word	0x08006eac
 8005f28:	08006eb0 	.word	0x08006eb0

08005f2c <__retarget_lock_init_recursive>:
 8005f2c:	4770      	bx	lr

08005f2e <__retarget_lock_acquire_recursive>:
 8005f2e:	4770      	bx	lr

08005f30 <__retarget_lock_release_recursive>:
 8005f30:	4770      	bx	lr

08005f32 <memcpy>:
 8005f32:	440a      	add	r2, r1
 8005f34:	4291      	cmp	r1, r2
 8005f36:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f3a:	d100      	bne.n	8005f3e <memcpy+0xc>
 8005f3c:	4770      	bx	lr
 8005f3e:	b510      	push	{r4, lr}
 8005f40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f48:	4291      	cmp	r1, r2
 8005f4a:	d1f9      	bne.n	8005f40 <memcpy+0xe>
 8005f4c:	bd10      	pop	{r4, pc}

08005f4e <memset>:
 8005f4e:	4402      	add	r2, r0
 8005f50:	4603      	mov	r3, r0
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d100      	bne.n	8005f58 <memset+0xa>
 8005f56:	4770      	bx	lr
 8005f58:	f803 1b01 	strb.w	r1, [r3], #1
 8005f5c:	e7f9      	b.n	8005f52 <memset+0x4>
	...

08005f60 <sbrk_aligned>:
 8005f60:	b570      	push	{r4, r5, r6, lr}
 8005f62:	4e0e      	ldr	r6, [pc, #56]	; (8005f9c <sbrk_aligned+0x3c>)
 8005f64:	460c      	mov	r4, r1
 8005f66:	6831      	ldr	r1, [r6, #0]
 8005f68:	4605      	mov	r5, r0
 8005f6a:	b911      	cbnz	r1, 8005f72 <sbrk_aligned+0x12>
 8005f6c:	f000 f90e 	bl	800618c <_sbrk_r>
 8005f70:	6030      	str	r0, [r6, #0]
 8005f72:	4621      	mov	r1, r4
 8005f74:	4628      	mov	r0, r5
 8005f76:	f000 f909 	bl	800618c <_sbrk_r>
 8005f7a:	1c43      	adds	r3, r0, #1
 8005f7c:	d00a      	beq.n	8005f94 <sbrk_aligned+0x34>
 8005f7e:	1cc4      	adds	r4, r0, #3
 8005f80:	f024 0403 	bic.w	r4, r4, #3
 8005f84:	42a0      	cmp	r0, r4
 8005f86:	d007      	beq.n	8005f98 <sbrk_aligned+0x38>
 8005f88:	1a21      	subs	r1, r4, r0
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f000 f8fe 	bl	800618c <_sbrk_r>
 8005f90:	3001      	adds	r0, #1
 8005f92:	d101      	bne.n	8005f98 <sbrk_aligned+0x38>
 8005f94:	f04f 34ff 	mov.w	r4, #4294967295
 8005f98:	4620      	mov	r0, r4
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
 8005f9c:	20004f8c 	.word	0x20004f8c

08005fa0 <_malloc_r>:
 8005fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa4:	1ccd      	adds	r5, r1, #3
 8005fa6:	f025 0503 	bic.w	r5, r5, #3
 8005faa:	3508      	adds	r5, #8
 8005fac:	2d0c      	cmp	r5, #12
 8005fae:	bf38      	it	cc
 8005fb0:	250c      	movcc	r5, #12
 8005fb2:	2d00      	cmp	r5, #0
 8005fb4:	4607      	mov	r7, r0
 8005fb6:	db01      	blt.n	8005fbc <_malloc_r+0x1c>
 8005fb8:	42a9      	cmp	r1, r5
 8005fba:	d905      	bls.n	8005fc8 <_malloc_r+0x28>
 8005fbc:	230c      	movs	r3, #12
 8005fbe:	603b      	str	r3, [r7, #0]
 8005fc0:	2600      	movs	r6, #0
 8005fc2:	4630      	mov	r0, r6
 8005fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fc8:	4e2e      	ldr	r6, [pc, #184]	; (8006084 <_malloc_r+0xe4>)
 8005fca:	f000 fa29 	bl	8006420 <__malloc_lock>
 8005fce:	6833      	ldr	r3, [r6, #0]
 8005fd0:	461c      	mov	r4, r3
 8005fd2:	bb34      	cbnz	r4, 8006022 <_malloc_r+0x82>
 8005fd4:	4629      	mov	r1, r5
 8005fd6:	4638      	mov	r0, r7
 8005fd8:	f7ff ffc2 	bl	8005f60 <sbrk_aligned>
 8005fdc:	1c43      	adds	r3, r0, #1
 8005fde:	4604      	mov	r4, r0
 8005fe0:	d14d      	bne.n	800607e <_malloc_r+0xde>
 8005fe2:	6834      	ldr	r4, [r6, #0]
 8005fe4:	4626      	mov	r6, r4
 8005fe6:	2e00      	cmp	r6, #0
 8005fe8:	d140      	bne.n	800606c <_malloc_r+0xcc>
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	4631      	mov	r1, r6
 8005fee:	4638      	mov	r0, r7
 8005ff0:	eb04 0803 	add.w	r8, r4, r3
 8005ff4:	f000 f8ca 	bl	800618c <_sbrk_r>
 8005ff8:	4580      	cmp	r8, r0
 8005ffa:	d13a      	bne.n	8006072 <_malloc_r+0xd2>
 8005ffc:	6821      	ldr	r1, [r4, #0]
 8005ffe:	3503      	adds	r5, #3
 8006000:	1a6d      	subs	r5, r5, r1
 8006002:	f025 0503 	bic.w	r5, r5, #3
 8006006:	3508      	adds	r5, #8
 8006008:	2d0c      	cmp	r5, #12
 800600a:	bf38      	it	cc
 800600c:	250c      	movcc	r5, #12
 800600e:	4629      	mov	r1, r5
 8006010:	4638      	mov	r0, r7
 8006012:	f7ff ffa5 	bl	8005f60 <sbrk_aligned>
 8006016:	3001      	adds	r0, #1
 8006018:	d02b      	beq.n	8006072 <_malloc_r+0xd2>
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	442b      	add	r3, r5
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	e00e      	b.n	8006040 <_malloc_r+0xa0>
 8006022:	6822      	ldr	r2, [r4, #0]
 8006024:	1b52      	subs	r2, r2, r5
 8006026:	d41e      	bmi.n	8006066 <_malloc_r+0xc6>
 8006028:	2a0b      	cmp	r2, #11
 800602a:	d916      	bls.n	800605a <_malloc_r+0xba>
 800602c:	1961      	adds	r1, r4, r5
 800602e:	42a3      	cmp	r3, r4
 8006030:	6025      	str	r5, [r4, #0]
 8006032:	bf18      	it	ne
 8006034:	6059      	strne	r1, [r3, #4]
 8006036:	6863      	ldr	r3, [r4, #4]
 8006038:	bf08      	it	eq
 800603a:	6031      	streq	r1, [r6, #0]
 800603c:	5162      	str	r2, [r4, r5]
 800603e:	604b      	str	r3, [r1, #4]
 8006040:	4638      	mov	r0, r7
 8006042:	f104 060b 	add.w	r6, r4, #11
 8006046:	f000 f9f1 	bl	800642c <__malloc_unlock>
 800604a:	f026 0607 	bic.w	r6, r6, #7
 800604e:	1d23      	adds	r3, r4, #4
 8006050:	1af2      	subs	r2, r6, r3
 8006052:	d0b6      	beq.n	8005fc2 <_malloc_r+0x22>
 8006054:	1b9b      	subs	r3, r3, r6
 8006056:	50a3      	str	r3, [r4, r2]
 8006058:	e7b3      	b.n	8005fc2 <_malloc_r+0x22>
 800605a:	6862      	ldr	r2, [r4, #4]
 800605c:	42a3      	cmp	r3, r4
 800605e:	bf0c      	ite	eq
 8006060:	6032      	streq	r2, [r6, #0]
 8006062:	605a      	strne	r2, [r3, #4]
 8006064:	e7ec      	b.n	8006040 <_malloc_r+0xa0>
 8006066:	4623      	mov	r3, r4
 8006068:	6864      	ldr	r4, [r4, #4]
 800606a:	e7b2      	b.n	8005fd2 <_malloc_r+0x32>
 800606c:	4634      	mov	r4, r6
 800606e:	6876      	ldr	r6, [r6, #4]
 8006070:	e7b9      	b.n	8005fe6 <_malloc_r+0x46>
 8006072:	230c      	movs	r3, #12
 8006074:	603b      	str	r3, [r7, #0]
 8006076:	4638      	mov	r0, r7
 8006078:	f000 f9d8 	bl	800642c <__malloc_unlock>
 800607c:	e7a1      	b.n	8005fc2 <_malloc_r+0x22>
 800607e:	6025      	str	r5, [r4, #0]
 8006080:	e7de      	b.n	8006040 <_malloc_r+0xa0>
 8006082:	bf00      	nop
 8006084:	20004f88 	.word	0x20004f88

08006088 <iprintf>:
 8006088:	b40f      	push	{r0, r1, r2, r3}
 800608a:	4b0a      	ldr	r3, [pc, #40]	; (80060b4 <iprintf+0x2c>)
 800608c:	b513      	push	{r0, r1, r4, lr}
 800608e:	681c      	ldr	r4, [r3, #0]
 8006090:	b124      	cbz	r4, 800609c <iprintf+0x14>
 8006092:	69a3      	ldr	r3, [r4, #24]
 8006094:	b913      	cbnz	r3, 800609c <iprintf+0x14>
 8006096:	4620      	mov	r0, r4
 8006098:	f7ff fe86 	bl	8005da8 <__sinit>
 800609c:	ab05      	add	r3, sp, #20
 800609e:	9a04      	ldr	r2, [sp, #16]
 80060a0:	68a1      	ldr	r1, [r4, #8]
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	4620      	mov	r0, r4
 80060a6:	f000 fa3d 	bl	8006524 <_vfiprintf_r>
 80060aa:	b002      	add	sp, #8
 80060ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b0:	b004      	add	sp, #16
 80060b2:	4770      	bx	lr
 80060b4:	20000010 	.word	0x20000010

080060b8 <cleanup_glue>:
 80060b8:	b538      	push	{r3, r4, r5, lr}
 80060ba:	460c      	mov	r4, r1
 80060bc:	6809      	ldr	r1, [r1, #0]
 80060be:	4605      	mov	r5, r0
 80060c0:	b109      	cbz	r1, 80060c6 <cleanup_glue+0xe>
 80060c2:	f7ff fff9 	bl	80060b8 <cleanup_glue>
 80060c6:	4621      	mov	r1, r4
 80060c8:	4628      	mov	r0, r5
 80060ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060ce:	f000 b9b3 	b.w	8006438 <_free_r>
	...

080060d4 <_reclaim_reent>:
 80060d4:	4b2c      	ldr	r3, [pc, #176]	; (8006188 <_reclaim_reent+0xb4>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4283      	cmp	r3, r0
 80060da:	b570      	push	{r4, r5, r6, lr}
 80060dc:	4604      	mov	r4, r0
 80060de:	d051      	beq.n	8006184 <_reclaim_reent+0xb0>
 80060e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80060e2:	b143      	cbz	r3, 80060f6 <_reclaim_reent+0x22>
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d14a      	bne.n	8006180 <_reclaim_reent+0xac>
 80060ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060ec:	6819      	ldr	r1, [r3, #0]
 80060ee:	b111      	cbz	r1, 80060f6 <_reclaim_reent+0x22>
 80060f0:	4620      	mov	r0, r4
 80060f2:	f000 f9a1 	bl	8006438 <_free_r>
 80060f6:	6961      	ldr	r1, [r4, #20]
 80060f8:	b111      	cbz	r1, 8006100 <_reclaim_reent+0x2c>
 80060fa:	4620      	mov	r0, r4
 80060fc:	f000 f99c 	bl	8006438 <_free_r>
 8006100:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006102:	b111      	cbz	r1, 800610a <_reclaim_reent+0x36>
 8006104:	4620      	mov	r0, r4
 8006106:	f000 f997 	bl	8006438 <_free_r>
 800610a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800610c:	b111      	cbz	r1, 8006114 <_reclaim_reent+0x40>
 800610e:	4620      	mov	r0, r4
 8006110:	f000 f992 	bl	8006438 <_free_r>
 8006114:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006116:	b111      	cbz	r1, 800611e <_reclaim_reent+0x4a>
 8006118:	4620      	mov	r0, r4
 800611a:	f000 f98d 	bl	8006438 <_free_r>
 800611e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006120:	b111      	cbz	r1, 8006128 <_reclaim_reent+0x54>
 8006122:	4620      	mov	r0, r4
 8006124:	f000 f988 	bl	8006438 <_free_r>
 8006128:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800612a:	b111      	cbz	r1, 8006132 <_reclaim_reent+0x5e>
 800612c:	4620      	mov	r0, r4
 800612e:	f000 f983 	bl	8006438 <_free_r>
 8006132:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006134:	b111      	cbz	r1, 800613c <_reclaim_reent+0x68>
 8006136:	4620      	mov	r0, r4
 8006138:	f000 f97e 	bl	8006438 <_free_r>
 800613c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800613e:	b111      	cbz	r1, 8006146 <_reclaim_reent+0x72>
 8006140:	4620      	mov	r0, r4
 8006142:	f000 f979 	bl	8006438 <_free_r>
 8006146:	69a3      	ldr	r3, [r4, #24]
 8006148:	b1e3      	cbz	r3, 8006184 <_reclaim_reent+0xb0>
 800614a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800614c:	4620      	mov	r0, r4
 800614e:	4798      	blx	r3
 8006150:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006152:	b1b9      	cbz	r1, 8006184 <_reclaim_reent+0xb0>
 8006154:	4620      	mov	r0, r4
 8006156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800615a:	f7ff bfad 	b.w	80060b8 <cleanup_glue>
 800615e:	5949      	ldr	r1, [r1, r5]
 8006160:	b941      	cbnz	r1, 8006174 <_reclaim_reent+0xa0>
 8006162:	3504      	adds	r5, #4
 8006164:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006166:	2d80      	cmp	r5, #128	; 0x80
 8006168:	68d9      	ldr	r1, [r3, #12]
 800616a:	d1f8      	bne.n	800615e <_reclaim_reent+0x8a>
 800616c:	4620      	mov	r0, r4
 800616e:	f000 f963 	bl	8006438 <_free_r>
 8006172:	e7ba      	b.n	80060ea <_reclaim_reent+0x16>
 8006174:	680e      	ldr	r6, [r1, #0]
 8006176:	4620      	mov	r0, r4
 8006178:	f000 f95e 	bl	8006438 <_free_r>
 800617c:	4631      	mov	r1, r6
 800617e:	e7ef      	b.n	8006160 <_reclaim_reent+0x8c>
 8006180:	2500      	movs	r5, #0
 8006182:	e7ef      	b.n	8006164 <_reclaim_reent+0x90>
 8006184:	bd70      	pop	{r4, r5, r6, pc}
 8006186:	bf00      	nop
 8006188:	20000010 	.word	0x20000010

0800618c <_sbrk_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	4d06      	ldr	r5, [pc, #24]	; (80061a8 <_sbrk_r+0x1c>)
 8006190:	2300      	movs	r3, #0
 8006192:	4604      	mov	r4, r0
 8006194:	4608      	mov	r0, r1
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	f7fa fcdc 	bl	8000b54 <_sbrk>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d102      	bne.n	80061a6 <_sbrk_r+0x1a>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	b103      	cbz	r3, 80061a6 <_sbrk_r+0x1a>
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	bd38      	pop	{r3, r4, r5, pc}
 80061a8:	20004f90 	.word	0x20004f90

080061ac <__sread>:
 80061ac:	b510      	push	{r4, lr}
 80061ae:	460c      	mov	r4, r1
 80061b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b4:	f000 fc7a 	bl	8006aac <_read_r>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	bfab      	itete	ge
 80061bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80061be:	89a3      	ldrhlt	r3, [r4, #12]
 80061c0:	181b      	addge	r3, r3, r0
 80061c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80061c6:	bfac      	ite	ge
 80061c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80061ca:	81a3      	strhlt	r3, [r4, #12]
 80061cc:	bd10      	pop	{r4, pc}

080061ce <__swrite>:
 80061ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061d2:	461f      	mov	r7, r3
 80061d4:	898b      	ldrh	r3, [r1, #12]
 80061d6:	05db      	lsls	r3, r3, #23
 80061d8:	4605      	mov	r5, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	4616      	mov	r6, r2
 80061de:	d505      	bpl.n	80061ec <__swrite+0x1e>
 80061e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e4:	2302      	movs	r3, #2
 80061e6:	2200      	movs	r2, #0
 80061e8:	f000 f908 	bl	80063fc <_lseek_r>
 80061ec:	89a3      	ldrh	r3, [r4, #12]
 80061ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061f6:	81a3      	strh	r3, [r4, #12]
 80061f8:	4632      	mov	r2, r6
 80061fa:	463b      	mov	r3, r7
 80061fc:	4628      	mov	r0, r5
 80061fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006202:	f000 b817 	b.w	8006234 <_write_r>

08006206 <__sseek>:
 8006206:	b510      	push	{r4, lr}
 8006208:	460c      	mov	r4, r1
 800620a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800620e:	f000 f8f5 	bl	80063fc <_lseek_r>
 8006212:	1c43      	adds	r3, r0, #1
 8006214:	89a3      	ldrh	r3, [r4, #12]
 8006216:	bf15      	itete	ne
 8006218:	6560      	strne	r0, [r4, #84]	; 0x54
 800621a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800621e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006222:	81a3      	strheq	r3, [r4, #12]
 8006224:	bf18      	it	ne
 8006226:	81a3      	strhne	r3, [r4, #12]
 8006228:	bd10      	pop	{r4, pc}

0800622a <__sclose>:
 800622a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800622e:	f000 b813 	b.w	8006258 <_close_r>
	...

08006234 <_write_r>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	4d07      	ldr	r5, [pc, #28]	; (8006254 <_write_r+0x20>)
 8006238:	4604      	mov	r4, r0
 800623a:	4608      	mov	r0, r1
 800623c:	4611      	mov	r1, r2
 800623e:	2200      	movs	r2, #0
 8006240:	602a      	str	r2, [r5, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	f7fa fcce 	bl	8000be4 <_write>
 8006248:	1c43      	adds	r3, r0, #1
 800624a:	d102      	bne.n	8006252 <_write_r+0x1e>
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	b103      	cbz	r3, 8006252 <_write_r+0x1e>
 8006250:	6023      	str	r3, [r4, #0]
 8006252:	bd38      	pop	{r3, r4, r5, pc}
 8006254:	20004f90 	.word	0x20004f90

08006258 <_close_r>:
 8006258:	b538      	push	{r3, r4, r5, lr}
 800625a:	4d06      	ldr	r5, [pc, #24]	; (8006274 <_close_r+0x1c>)
 800625c:	2300      	movs	r3, #0
 800625e:	4604      	mov	r4, r0
 8006260:	4608      	mov	r0, r1
 8006262:	602b      	str	r3, [r5, #0]
 8006264:	f7fa fc41 	bl	8000aea <_close>
 8006268:	1c43      	adds	r3, r0, #1
 800626a:	d102      	bne.n	8006272 <_close_r+0x1a>
 800626c:	682b      	ldr	r3, [r5, #0]
 800626e:	b103      	cbz	r3, 8006272 <_close_r+0x1a>
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	bd38      	pop	{r3, r4, r5, pc}
 8006274:	20004f90 	.word	0x20004f90

08006278 <__sflush_r>:
 8006278:	898a      	ldrh	r2, [r1, #12]
 800627a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800627e:	4605      	mov	r5, r0
 8006280:	0710      	lsls	r0, r2, #28
 8006282:	460c      	mov	r4, r1
 8006284:	d458      	bmi.n	8006338 <__sflush_r+0xc0>
 8006286:	684b      	ldr	r3, [r1, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	dc05      	bgt.n	8006298 <__sflush_r+0x20>
 800628c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800628e:	2b00      	cmp	r3, #0
 8006290:	dc02      	bgt.n	8006298 <__sflush_r+0x20>
 8006292:	2000      	movs	r0, #0
 8006294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006298:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800629a:	2e00      	cmp	r6, #0
 800629c:	d0f9      	beq.n	8006292 <__sflush_r+0x1a>
 800629e:	2300      	movs	r3, #0
 80062a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80062a4:	682f      	ldr	r7, [r5, #0]
 80062a6:	602b      	str	r3, [r5, #0]
 80062a8:	d032      	beq.n	8006310 <__sflush_r+0x98>
 80062aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80062ac:	89a3      	ldrh	r3, [r4, #12]
 80062ae:	075a      	lsls	r2, r3, #29
 80062b0:	d505      	bpl.n	80062be <__sflush_r+0x46>
 80062b2:	6863      	ldr	r3, [r4, #4]
 80062b4:	1ac0      	subs	r0, r0, r3
 80062b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80062b8:	b10b      	cbz	r3, 80062be <__sflush_r+0x46>
 80062ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80062bc:	1ac0      	subs	r0, r0, r3
 80062be:	2300      	movs	r3, #0
 80062c0:	4602      	mov	r2, r0
 80062c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80062c4:	6a21      	ldr	r1, [r4, #32]
 80062c6:	4628      	mov	r0, r5
 80062c8:	47b0      	blx	r6
 80062ca:	1c43      	adds	r3, r0, #1
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	d106      	bne.n	80062de <__sflush_r+0x66>
 80062d0:	6829      	ldr	r1, [r5, #0]
 80062d2:	291d      	cmp	r1, #29
 80062d4:	d82c      	bhi.n	8006330 <__sflush_r+0xb8>
 80062d6:	4a2a      	ldr	r2, [pc, #168]	; (8006380 <__sflush_r+0x108>)
 80062d8:	40ca      	lsrs	r2, r1
 80062da:	07d6      	lsls	r6, r2, #31
 80062dc:	d528      	bpl.n	8006330 <__sflush_r+0xb8>
 80062de:	2200      	movs	r2, #0
 80062e0:	6062      	str	r2, [r4, #4]
 80062e2:	04d9      	lsls	r1, r3, #19
 80062e4:	6922      	ldr	r2, [r4, #16]
 80062e6:	6022      	str	r2, [r4, #0]
 80062e8:	d504      	bpl.n	80062f4 <__sflush_r+0x7c>
 80062ea:	1c42      	adds	r2, r0, #1
 80062ec:	d101      	bne.n	80062f2 <__sflush_r+0x7a>
 80062ee:	682b      	ldr	r3, [r5, #0]
 80062f0:	b903      	cbnz	r3, 80062f4 <__sflush_r+0x7c>
 80062f2:	6560      	str	r0, [r4, #84]	; 0x54
 80062f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062f6:	602f      	str	r7, [r5, #0]
 80062f8:	2900      	cmp	r1, #0
 80062fa:	d0ca      	beq.n	8006292 <__sflush_r+0x1a>
 80062fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006300:	4299      	cmp	r1, r3
 8006302:	d002      	beq.n	800630a <__sflush_r+0x92>
 8006304:	4628      	mov	r0, r5
 8006306:	f000 f897 	bl	8006438 <_free_r>
 800630a:	2000      	movs	r0, #0
 800630c:	6360      	str	r0, [r4, #52]	; 0x34
 800630e:	e7c1      	b.n	8006294 <__sflush_r+0x1c>
 8006310:	6a21      	ldr	r1, [r4, #32]
 8006312:	2301      	movs	r3, #1
 8006314:	4628      	mov	r0, r5
 8006316:	47b0      	blx	r6
 8006318:	1c41      	adds	r1, r0, #1
 800631a:	d1c7      	bne.n	80062ac <__sflush_r+0x34>
 800631c:	682b      	ldr	r3, [r5, #0]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d0c4      	beq.n	80062ac <__sflush_r+0x34>
 8006322:	2b1d      	cmp	r3, #29
 8006324:	d001      	beq.n	800632a <__sflush_r+0xb2>
 8006326:	2b16      	cmp	r3, #22
 8006328:	d101      	bne.n	800632e <__sflush_r+0xb6>
 800632a:	602f      	str	r7, [r5, #0]
 800632c:	e7b1      	b.n	8006292 <__sflush_r+0x1a>
 800632e:	89a3      	ldrh	r3, [r4, #12]
 8006330:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006334:	81a3      	strh	r3, [r4, #12]
 8006336:	e7ad      	b.n	8006294 <__sflush_r+0x1c>
 8006338:	690f      	ldr	r7, [r1, #16]
 800633a:	2f00      	cmp	r7, #0
 800633c:	d0a9      	beq.n	8006292 <__sflush_r+0x1a>
 800633e:	0793      	lsls	r3, r2, #30
 8006340:	680e      	ldr	r6, [r1, #0]
 8006342:	bf08      	it	eq
 8006344:	694b      	ldreq	r3, [r1, #20]
 8006346:	600f      	str	r7, [r1, #0]
 8006348:	bf18      	it	ne
 800634a:	2300      	movne	r3, #0
 800634c:	eba6 0807 	sub.w	r8, r6, r7
 8006350:	608b      	str	r3, [r1, #8]
 8006352:	f1b8 0f00 	cmp.w	r8, #0
 8006356:	dd9c      	ble.n	8006292 <__sflush_r+0x1a>
 8006358:	6a21      	ldr	r1, [r4, #32]
 800635a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800635c:	4643      	mov	r3, r8
 800635e:	463a      	mov	r2, r7
 8006360:	4628      	mov	r0, r5
 8006362:	47b0      	blx	r6
 8006364:	2800      	cmp	r0, #0
 8006366:	dc06      	bgt.n	8006376 <__sflush_r+0xfe>
 8006368:	89a3      	ldrh	r3, [r4, #12]
 800636a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800636e:	81a3      	strh	r3, [r4, #12]
 8006370:	f04f 30ff 	mov.w	r0, #4294967295
 8006374:	e78e      	b.n	8006294 <__sflush_r+0x1c>
 8006376:	4407      	add	r7, r0
 8006378:	eba8 0800 	sub.w	r8, r8, r0
 800637c:	e7e9      	b.n	8006352 <__sflush_r+0xda>
 800637e:	bf00      	nop
 8006380:	20400001 	.word	0x20400001

08006384 <_fflush_r>:
 8006384:	b538      	push	{r3, r4, r5, lr}
 8006386:	690b      	ldr	r3, [r1, #16]
 8006388:	4605      	mov	r5, r0
 800638a:	460c      	mov	r4, r1
 800638c:	b913      	cbnz	r3, 8006394 <_fflush_r+0x10>
 800638e:	2500      	movs	r5, #0
 8006390:	4628      	mov	r0, r5
 8006392:	bd38      	pop	{r3, r4, r5, pc}
 8006394:	b118      	cbz	r0, 800639e <_fflush_r+0x1a>
 8006396:	6983      	ldr	r3, [r0, #24]
 8006398:	b90b      	cbnz	r3, 800639e <_fflush_r+0x1a>
 800639a:	f7ff fd05 	bl	8005da8 <__sinit>
 800639e:	4b14      	ldr	r3, [pc, #80]	; (80063f0 <_fflush_r+0x6c>)
 80063a0:	429c      	cmp	r4, r3
 80063a2:	d11b      	bne.n	80063dc <_fflush_r+0x58>
 80063a4:	686c      	ldr	r4, [r5, #4]
 80063a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d0ef      	beq.n	800638e <_fflush_r+0xa>
 80063ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80063b0:	07d0      	lsls	r0, r2, #31
 80063b2:	d404      	bmi.n	80063be <_fflush_r+0x3a>
 80063b4:	0599      	lsls	r1, r3, #22
 80063b6:	d402      	bmi.n	80063be <_fflush_r+0x3a>
 80063b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063ba:	f7ff fdb8 	bl	8005f2e <__retarget_lock_acquire_recursive>
 80063be:	4628      	mov	r0, r5
 80063c0:	4621      	mov	r1, r4
 80063c2:	f7ff ff59 	bl	8006278 <__sflush_r>
 80063c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80063c8:	07da      	lsls	r2, r3, #31
 80063ca:	4605      	mov	r5, r0
 80063cc:	d4e0      	bmi.n	8006390 <_fflush_r+0xc>
 80063ce:	89a3      	ldrh	r3, [r4, #12]
 80063d0:	059b      	lsls	r3, r3, #22
 80063d2:	d4dd      	bmi.n	8006390 <_fflush_r+0xc>
 80063d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063d6:	f7ff fdab 	bl	8005f30 <__retarget_lock_release_recursive>
 80063da:	e7d9      	b.n	8006390 <_fflush_r+0xc>
 80063dc:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <_fflush_r+0x70>)
 80063de:	429c      	cmp	r4, r3
 80063e0:	d101      	bne.n	80063e6 <_fflush_r+0x62>
 80063e2:	68ac      	ldr	r4, [r5, #8]
 80063e4:	e7df      	b.n	80063a6 <_fflush_r+0x22>
 80063e6:	4b04      	ldr	r3, [pc, #16]	; (80063f8 <_fflush_r+0x74>)
 80063e8:	429c      	cmp	r4, r3
 80063ea:	bf08      	it	eq
 80063ec:	68ec      	ldreq	r4, [r5, #12]
 80063ee:	e7da      	b.n	80063a6 <_fflush_r+0x22>
 80063f0:	08006e2c 	.word	0x08006e2c
 80063f4:	08006e4c 	.word	0x08006e4c
 80063f8:	08006e0c 	.word	0x08006e0c

080063fc <_lseek_r>:
 80063fc:	b538      	push	{r3, r4, r5, lr}
 80063fe:	4d07      	ldr	r5, [pc, #28]	; (800641c <_lseek_r+0x20>)
 8006400:	4604      	mov	r4, r0
 8006402:	4608      	mov	r0, r1
 8006404:	4611      	mov	r1, r2
 8006406:	2200      	movs	r2, #0
 8006408:	602a      	str	r2, [r5, #0]
 800640a:	461a      	mov	r2, r3
 800640c:	f7fa fb94 	bl	8000b38 <_lseek>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d102      	bne.n	800641a <_lseek_r+0x1e>
 8006414:	682b      	ldr	r3, [r5, #0]
 8006416:	b103      	cbz	r3, 800641a <_lseek_r+0x1e>
 8006418:	6023      	str	r3, [r4, #0]
 800641a:	bd38      	pop	{r3, r4, r5, pc}
 800641c:	20004f90 	.word	0x20004f90

08006420 <__malloc_lock>:
 8006420:	4801      	ldr	r0, [pc, #4]	; (8006428 <__malloc_lock+0x8>)
 8006422:	f7ff bd84 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8006426:	bf00      	nop
 8006428:	20004f84 	.word	0x20004f84

0800642c <__malloc_unlock>:
 800642c:	4801      	ldr	r0, [pc, #4]	; (8006434 <__malloc_unlock+0x8>)
 800642e:	f7ff bd7f 	b.w	8005f30 <__retarget_lock_release_recursive>
 8006432:	bf00      	nop
 8006434:	20004f84 	.word	0x20004f84

08006438 <_free_r>:
 8006438:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800643a:	2900      	cmp	r1, #0
 800643c:	d044      	beq.n	80064c8 <_free_r+0x90>
 800643e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006442:	9001      	str	r0, [sp, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	f1a1 0404 	sub.w	r4, r1, #4
 800644a:	bfb8      	it	lt
 800644c:	18e4      	addlt	r4, r4, r3
 800644e:	f7ff ffe7 	bl	8006420 <__malloc_lock>
 8006452:	4a1e      	ldr	r2, [pc, #120]	; (80064cc <_free_r+0x94>)
 8006454:	9801      	ldr	r0, [sp, #4]
 8006456:	6813      	ldr	r3, [r2, #0]
 8006458:	b933      	cbnz	r3, 8006468 <_free_r+0x30>
 800645a:	6063      	str	r3, [r4, #4]
 800645c:	6014      	str	r4, [r2, #0]
 800645e:	b003      	add	sp, #12
 8006460:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006464:	f7ff bfe2 	b.w	800642c <__malloc_unlock>
 8006468:	42a3      	cmp	r3, r4
 800646a:	d908      	bls.n	800647e <_free_r+0x46>
 800646c:	6825      	ldr	r5, [r4, #0]
 800646e:	1961      	adds	r1, r4, r5
 8006470:	428b      	cmp	r3, r1
 8006472:	bf01      	itttt	eq
 8006474:	6819      	ldreq	r1, [r3, #0]
 8006476:	685b      	ldreq	r3, [r3, #4]
 8006478:	1949      	addeq	r1, r1, r5
 800647a:	6021      	streq	r1, [r4, #0]
 800647c:	e7ed      	b.n	800645a <_free_r+0x22>
 800647e:	461a      	mov	r2, r3
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	b10b      	cbz	r3, 8006488 <_free_r+0x50>
 8006484:	42a3      	cmp	r3, r4
 8006486:	d9fa      	bls.n	800647e <_free_r+0x46>
 8006488:	6811      	ldr	r1, [r2, #0]
 800648a:	1855      	adds	r5, r2, r1
 800648c:	42a5      	cmp	r5, r4
 800648e:	d10b      	bne.n	80064a8 <_free_r+0x70>
 8006490:	6824      	ldr	r4, [r4, #0]
 8006492:	4421      	add	r1, r4
 8006494:	1854      	adds	r4, r2, r1
 8006496:	42a3      	cmp	r3, r4
 8006498:	6011      	str	r1, [r2, #0]
 800649a:	d1e0      	bne.n	800645e <_free_r+0x26>
 800649c:	681c      	ldr	r4, [r3, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	6053      	str	r3, [r2, #4]
 80064a2:	4421      	add	r1, r4
 80064a4:	6011      	str	r1, [r2, #0]
 80064a6:	e7da      	b.n	800645e <_free_r+0x26>
 80064a8:	d902      	bls.n	80064b0 <_free_r+0x78>
 80064aa:	230c      	movs	r3, #12
 80064ac:	6003      	str	r3, [r0, #0]
 80064ae:	e7d6      	b.n	800645e <_free_r+0x26>
 80064b0:	6825      	ldr	r5, [r4, #0]
 80064b2:	1961      	adds	r1, r4, r5
 80064b4:	428b      	cmp	r3, r1
 80064b6:	bf04      	itt	eq
 80064b8:	6819      	ldreq	r1, [r3, #0]
 80064ba:	685b      	ldreq	r3, [r3, #4]
 80064bc:	6063      	str	r3, [r4, #4]
 80064be:	bf04      	itt	eq
 80064c0:	1949      	addeq	r1, r1, r5
 80064c2:	6021      	streq	r1, [r4, #0]
 80064c4:	6054      	str	r4, [r2, #4]
 80064c6:	e7ca      	b.n	800645e <_free_r+0x26>
 80064c8:	b003      	add	sp, #12
 80064ca:	bd30      	pop	{r4, r5, pc}
 80064cc:	20004f88 	.word	0x20004f88

080064d0 <__sfputc_r>:
 80064d0:	6893      	ldr	r3, [r2, #8]
 80064d2:	3b01      	subs	r3, #1
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	b410      	push	{r4}
 80064d8:	6093      	str	r3, [r2, #8]
 80064da:	da08      	bge.n	80064ee <__sfputc_r+0x1e>
 80064dc:	6994      	ldr	r4, [r2, #24]
 80064de:	42a3      	cmp	r3, r4
 80064e0:	db01      	blt.n	80064e6 <__sfputc_r+0x16>
 80064e2:	290a      	cmp	r1, #10
 80064e4:	d103      	bne.n	80064ee <__sfputc_r+0x1e>
 80064e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064ea:	f000 baf1 	b.w	8006ad0 <__swbuf_r>
 80064ee:	6813      	ldr	r3, [r2, #0]
 80064f0:	1c58      	adds	r0, r3, #1
 80064f2:	6010      	str	r0, [r2, #0]
 80064f4:	7019      	strb	r1, [r3, #0]
 80064f6:	4608      	mov	r0, r1
 80064f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <__sfputs_r>:
 80064fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006500:	4606      	mov	r6, r0
 8006502:	460f      	mov	r7, r1
 8006504:	4614      	mov	r4, r2
 8006506:	18d5      	adds	r5, r2, r3
 8006508:	42ac      	cmp	r4, r5
 800650a:	d101      	bne.n	8006510 <__sfputs_r+0x12>
 800650c:	2000      	movs	r0, #0
 800650e:	e007      	b.n	8006520 <__sfputs_r+0x22>
 8006510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006514:	463a      	mov	r2, r7
 8006516:	4630      	mov	r0, r6
 8006518:	f7ff ffda 	bl	80064d0 <__sfputc_r>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d1f3      	bne.n	8006508 <__sfputs_r+0xa>
 8006520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006524 <_vfiprintf_r>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	460d      	mov	r5, r1
 800652a:	b09d      	sub	sp, #116	; 0x74
 800652c:	4614      	mov	r4, r2
 800652e:	4698      	mov	r8, r3
 8006530:	4606      	mov	r6, r0
 8006532:	b118      	cbz	r0, 800653c <_vfiprintf_r+0x18>
 8006534:	6983      	ldr	r3, [r0, #24]
 8006536:	b90b      	cbnz	r3, 800653c <_vfiprintf_r+0x18>
 8006538:	f7ff fc36 	bl	8005da8 <__sinit>
 800653c:	4b89      	ldr	r3, [pc, #548]	; (8006764 <_vfiprintf_r+0x240>)
 800653e:	429d      	cmp	r5, r3
 8006540:	d11b      	bne.n	800657a <_vfiprintf_r+0x56>
 8006542:	6875      	ldr	r5, [r6, #4]
 8006544:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006546:	07d9      	lsls	r1, r3, #31
 8006548:	d405      	bmi.n	8006556 <_vfiprintf_r+0x32>
 800654a:	89ab      	ldrh	r3, [r5, #12]
 800654c:	059a      	lsls	r2, r3, #22
 800654e:	d402      	bmi.n	8006556 <_vfiprintf_r+0x32>
 8006550:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006552:	f7ff fcec 	bl	8005f2e <__retarget_lock_acquire_recursive>
 8006556:	89ab      	ldrh	r3, [r5, #12]
 8006558:	071b      	lsls	r3, r3, #28
 800655a:	d501      	bpl.n	8006560 <_vfiprintf_r+0x3c>
 800655c:	692b      	ldr	r3, [r5, #16]
 800655e:	b9eb      	cbnz	r3, 800659c <_vfiprintf_r+0x78>
 8006560:	4629      	mov	r1, r5
 8006562:	4630      	mov	r0, r6
 8006564:	f000 fb06 	bl	8006b74 <__swsetup_r>
 8006568:	b1c0      	cbz	r0, 800659c <_vfiprintf_r+0x78>
 800656a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800656c:	07dc      	lsls	r4, r3, #31
 800656e:	d50e      	bpl.n	800658e <_vfiprintf_r+0x6a>
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	b01d      	add	sp, #116	; 0x74
 8006576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800657a:	4b7b      	ldr	r3, [pc, #492]	; (8006768 <_vfiprintf_r+0x244>)
 800657c:	429d      	cmp	r5, r3
 800657e:	d101      	bne.n	8006584 <_vfiprintf_r+0x60>
 8006580:	68b5      	ldr	r5, [r6, #8]
 8006582:	e7df      	b.n	8006544 <_vfiprintf_r+0x20>
 8006584:	4b79      	ldr	r3, [pc, #484]	; (800676c <_vfiprintf_r+0x248>)
 8006586:	429d      	cmp	r5, r3
 8006588:	bf08      	it	eq
 800658a:	68f5      	ldreq	r5, [r6, #12]
 800658c:	e7da      	b.n	8006544 <_vfiprintf_r+0x20>
 800658e:	89ab      	ldrh	r3, [r5, #12]
 8006590:	0598      	lsls	r0, r3, #22
 8006592:	d4ed      	bmi.n	8006570 <_vfiprintf_r+0x4c>
 8006594:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006596:	f7ff fccb 	bl	8005f30 <__retarget_lock_release_recursive>
 800659a:	e7e9      	b.n	8006570 <_vfiprintf_r+0x4c>
 800659c:	2300      	movs	r3, #0
 800659e:	9309      	str	r3, [sp, #36]	; 0x24
 80065a0:	2320      	movs	r3, #32
 80065a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80065aa:	2330      	movs	r3, #48	; 0x30
 80065ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006770 <_vfiprintf_r+0x24c>
 80065b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065b4:	f04f 0901 	mov.w	r9, #1
 80065b8:	4623      	mov	r3, r4
 80065ba:	469a      	mov	sl, r3
 80065bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065c0:	b10a      	cbz	r2, 80065c6 <_vfiprintf_r+0xa2>
 80065c2:	2a25      	cmp	r2, #37	; 0x25
 80065c4:	d1f9      	bne.n	80065ba <_vfiprintf_r+0x96>
 80065c6:	ebba 0b04 	subs.w	fp, sl, r4
 80065ca:	d00b      	beq.n	80065e4 <_vfiprintf_r+0xc0>
 80065cc:	465b      	mov	r3, fp
 80065ce:	4622      	mov	r2, r4
 80065d0:	4629      	mov	r1, r5
 80065d2:	4630      	mov	r0, r6
 80065d4:	f7ff ff93 	bl	80064fe <__sfputs_r>
 80065d8:	3001      	adds	r0, #1
 80065da:	f000 80aa 	beq.w	8006732 <_vfiprintf_r+0x20e>
 80065de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065e0:	445a      	add	r2, fp
 80065e2:	9209      	str	r2, [sp, #36]	; 0x24
 80065e4:	f89a 3000 	ldrb.w	r3, [sl]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 80a2 	beq.w	8006732 <_vfiprintf_r+0x20e>
 80065ee:	2300      	movs	r3, #0
 80065f0:	f04f 32ff 	mov.w	r2, #4294967295
 80065f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065f8:	f10a 0a01 	add.w	sl, sl, #1
 80065fc:	9304      	str	r3, [sp, #16]
 80065fe:	9307      	str	r3, [sp, #28]
 8006600:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006604:	931a      	str	r3, [sp, #104]	; 0x68
 8006606:	4654      	mov	r4, sl
 8006608:	2205      	movs	r2, #5
 800660a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800660e:	4858      	ldr	r0, [pc, #352]	; (8006770 <_vfiprintf_r+0x24c>)
 8006610:	f7f9 fde6 	bl	80001e0 <memchr>
 8006614:	9a04      	ldr	r2, [sp, #16]
 8006616:	b9d8      	cbnz	r0, 8006650 <_vfiprintf_r+0x12c>
 8006618:	06d1      	lsls	r1, r2, #27
 800661a:	bf44      	itt	mi
 800661c:	2320      	movmi	r3, #32
 800661e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006622:	0713      	lsls	r3, r2, #28
 8006624:	bf44      	itt	mi
 8006626:	232b      	movmi	r3, #43	; 0x2b
 8006628:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800662c:	f89a 3000 	ldrb.w	r3, [sl]
 8006630:	2b2a      	cmp	r3, #42	; 0x2a
 8006632:	d015      	beq.n	8006660 <_vfiprintf_r+0x13c>
 8006634:	9a07      	ldr	r2, [sp, #28]
 8006636:	4654      	mov	r4, sl
 8006638:	2000      	movs	r0, #0
 800663a:	f04f 0c0a 	mov.w	ip, #10
 800663e:	4621      	mov	r1, r4
 8006640:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006644:	3b30      	subs	r3, #48	; 0x30
 8006646:	2b09      	cmp	r3, #9
 8006648:	d94e      	bls.n	80066e8 <_vfiprintf_r+0x1c4>
 800664a:	b1b0      	cbz	r0, 800667a <_vfiprintf_r+0x156>
 800664c:	9207      	str	r2, [sp, #28]
 800664e:	e014      	b.n	800667a <_vfiprintf_r+0x156>
 8006650:	eba0 0308 	sub.w	r3, r0, r8
 8006654:	fa09 f303 	lsl.w	r3, r9, r3
 8006658:	4313      	orrs	r3, r2
 800665a:	9304      	str	r3, [sp, #16]
 800665c:	46a2      	mov	sl, r4
 800665e:	e7d2      	b.n	8006606 <_vfiprintf_r+0xe2>
 8006660:	9b03      	ldr	r3, [sp, #12]
 8006662:	1d19      	adds	r1, r3, #4
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	9103      	str	r1, [sp, #12]
 8006668:	2b00      	cmp	r3, #0
 800666a:	bfbb      	ittet	lt
 800666c:	425b      	neglt	r3, r3
 800666e:	f042 0202 	orrlt.w	r2, r2, #2
 8006672:	9307      	strge	r3, [sp, #28]
 8006674:	9307      	strlt	r3, [sp, #28]
 8006676:	bfb8      	it	lt
 8006678:	9204      	strlt	r2, [sp, #16]
 800667a:	7823      	ldrb	r3, [r4, #0]
 800667c:	2b2e      	cmp	r3, #46	; 0x2e
 800667e:	d10c      	bne.n	800669a <_vfiprintf_r+0x176>
 8006680:	7863      	ldrb	r3, [r4, #1]
 8006682:	2b2a      	cmp	r3, #42	; 0x2a
 8006684:	d135      	bne.n	80066f2 <_vfiprintf_r+0x1ce>
 8006686:	9b03      	ldr	r3, [sp, #12]
 8006688:	1d1a      	adds	r2, r3, #4
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	9203      	str	r2, [sp, #12]
 800668e:	2b00      	cmp	r3, #0
 8006690:	bfb8      	it	lt
 8006692:	f04f 33ff 	movlt.w	r3, #4294967295
 8006696:	3402      	adds	r4, #2
 8006698:	9305      	str	r3, [sp, #20]
 800669a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006780 <_vfiprintf_r+0x25c>
 800669e:	7821      	ldrb	r1, [r4, #0]
 80066a0:	2203      	movs	r2, #3
 80066a2:	4650      	mov	r0, sl
 80066a4:	f7f9 fd9c 	bl	80001e0 <memchr>
 80066a8:	b140      	cbz	r0, 80066bc <_vfiprintf_r+0x198>
 80066aa:	2340      	movs	r3, #64	; 0x40
 80066ac:	eba0 000a 	sub.w	r0, r0, sl
 80066b0:	fa03 f000 	lsl.w	r0, r3, r0
 80066b4:	9b04      	ldr	r3, [sp, #16]
 80066b6:	4303      	orrs	r3, r0
 80066b8:	3401      	adds	r4, #1
 80066ba:	9304      	str	r3, [sp, #16]
 80066bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066c0:	482c      	ldr	r0, [pc, #176]	; (8006774 <_vfiprintf_r+0x250>)
 80066c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066c6:	2206      	movs	r2, #6
 80066c8:	f7f9 fd8a 	bl	80001e0 <memchr>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	d03f      	beq.n	8006750 <_vfiprintf_r+0x22c>
 80066d0:	4b29      	ldr	r3, [pc, #164]	; (8006778 <_vfiprintf_r+0x254>)
 80066d2:	bb1b      	cbnz	r3, 800671c <_vfiprintf_r+0x1f8>
 80066d4:	9b03      	ldr	r3, [sp, #12]
 80066d6:	3307      	adds	r3, #7
 80066d8:	f023 0307 	bic.w	r3, r3, #7
 80066dc:	3308      	adds	r3, #8
 80066de:	9303      	str	r3, [sp, #12]
 80066e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e2:	443b      	add	r3, r7
 80066e4:	9309      	str	r3, [sp, #36]	; 0x24
 80066e6:	e767      	b.n	80065b8 <_vfiprintf_r+0x94>
 80066e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80066ec:	460c      	mov	r4, r1
 80066ee:	2001      	movs	r0, #1
 80066f0:	e7a5      	b.n	800663e <_vfiprintf_r+0x11a>
 80066f2:	2300      	movs	r3, #0
 80066f4:	3401      	adds	r4, #1
 80066f6:	9305      	str	r3, [sp, #20]
 80066f8:	4619      	mov	r1, r3
 80066fa:	f04f 0c0a 	mov.w	ip, #10
 80066fe:	4620      	mov	r0, r4
 8006700:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006704:	3a30      	subs	r2, #48	; 0x30
 8006706:	2a09      	cmp	r2, #9
 8006708:	d903      	bls.n	8006712 <_vfiprintf_r+0x1ee>
 800670a:	2b00      	cmp	r3, #0
 800670c:	d0c5      	beq.n	800669a <_vfiprintf_r+0x176>
 800670e:	9105      	str	r1, [sp, #20]
 8006710:	e7c3      	b.n	800669a <_vfiprintf_r+0x176>
 8006712:	fb0c 2101 	mla	r1, ip, r1, r2
 8006716:	4604      	mov	r4, r0
 8006718:	2301      	movs	r3, #1
 800671a:	e7f0      	b.n	80066fe <_vfiprintf_r+0x1da>
 800671c:	ab03      	add	r3, sp, #12
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	462a      	mov	r2, r5
 8006722:	4b16      	ldr	r3, [pc, #88]	; (800677c <_vfiprintf_r+0x258>)
 8006724:	a904      	add	r1, sp, #16
 8006726:	4630      	mov	r0, r6
 8006728:	f3af 8000 	nop.w
 800672c:	4607      	mov	r7, r0
 800672e:	1c78      	adds	r0, r7, #1
 8006730:	d1d6      	bne.n	80066e0 <_vfiprintf_r+0x1bc>
 8006732:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006734:	07d9      	lsls	r1, r3, #31
 8006736:	d405      	bmi.n	8006744 <_vfiprintf_r+0x220>
 8006738:	89ab      	ldrh	r3, [r5, #12]
 800673a:	059a      	lsls	r2, r3, #22
 800673c:	d402      	bmi.n	8006744 <_vfiprintf_r+0x220>
 800673e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006740:	f7ff fbf6 	bl	8005f30 <__retarget_lock_release_recursive>
 8006744:	89ab      	ldrh	r3, [r5, #12]
 8006746:	065b      	lsls	r3, r3, #25
 8006748:	f53f af12 	bmi.w	8006570 <_vfiprintf_r+0x4c>
 800674c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800674e:	e711      	b.n	8006574 <_vfiprintf_r+0x50>
 8006750:	ab03      	add	r3, sp, #12
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	462a      	mov	r2, r5
 8006756:	4b09      	ldr	r3, [pc, #36]	; (800677c <_vfiprintf_r+0x258>)
 8006758:	a904      	add	r1, sp, #16
 800675a:	4630      	mov	r0, r6
 800675c:	f000 f880 	bl	8006860 <_printf_i>
 8006760:	e7e4      	b.n	800672c <_vfiprintf_r+0x208>
 8006762:	bf00      	nop
 8006764:	08006e2c 	.word	0x08006e2c
 8006768:	08006e4c 	.word	0x08006e4c
 800676c:	08006e0c 	.word	0x08006e0c
 8006770:	08006e70 	.word	0x08006e70
 8006774:	08006e7a 	.word	0x08006e7a
 8006778:	00000000 	.word	0x00000000
 800677c:	080064ff 	.word	0x080064ff
 8006780:	08006e76 	.word	0x08006e76

08006784 <_printf_common>:
 8006784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006788:	4616      	mov	r6, r2
 800678a:	4699      	mov	r9, r3
 800678c:	688a      	ldr	r2, [r1, #8]
 800678e:	690b      	ldr	r3, [r1, #16]
 8006790:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006794:	4293      	cmp	r3, r2
 8006796:	bfb8      	it	lt
 8006798:	4613      	movlt	r3, r2
 800679a:	6033      	str	r3, [r6, #0]
 800679c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067a0:	4607      	mov	r7, r0
 80067a2:	460c      	mov	r4, r1
 80067a4:	b10a      	cbz	r2, 80067aa <_printf_common+0x26>
 80067a6:	3301      	adds	r3, #1
 80067a8:	6033      	str	r3, [r6, #0]
 80067aa:	6823      	ldr	r3, [r4, #0]
 80067ac:	0699      	lsls	r1, r3, #26
 80067ae:	bf42      	ittt	mi
 80067b0:	6833      	ldrmi	r3, [r6, #0]
 80067b2:	3302      	addmi	r3, #2
 80067b4:	6033      	strmi	r3, [r6, #0]
 80067b6:	6825      	ldr	r5, [r4, #0]
 80067b8:	f015 0506 	ands.w	r5, r5, #6
 80067bc:	d106      	bne.n	80067cc <_printf_common+0x48>
 80067be:	f104 0a19 	add.w	sl, r4, #25
 80067c2:	68e3      	ldr	r3, [r4, #12]
 80067c4:	6832      	ldr	r2, [r6, #0]
 80067c6:	1a9b      	subs	r3, r3, r2
 80067c8:	42ab      	cmp	r3, r5
 80067ca:	dc26      	bgt.n	800681a <_printf_common+0x96>
 80067cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067d0:	1e13      	subs	r3, r2, #0
 80067d2:	6822      	ldr	r2, [r4, #0]
 80067d4:	bf18      	it	ne
 80067d6:	2301      	movne	r3, #1
 80067d8:	0692      	lsls	r2, r2, #26
 80067da:	d42b      	bmi.n	8006834 <_printf_common+0xb0>
 80067dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067e0:	4649      	mov	r1, r9
 80067e2:	4638      	mov	r0, r7
 80067e4:	47c0      	blx	r8
 80067e6:	3001      	adds	r0, #1
 80067e8:	d01e      	beq.n	8006828 <_printf_common+0xa4>
 80067ea:	6823      	ldr	r3, [r4, #0]
 80067ec:	68e5      	ldr	r5, [r4, #12]
 80067ee:	6832      	ldr	r2, [r6, #0]
 80067f0:	f003 0306 	and.w	r3, r3, #6
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	bf08      	it	eq
 80067f8:	1aad      	subeq	r5, r5, r2
 80067fa:	68a3      	ldr	r3, [r4, #8]
 80067fc:	6922      	ldr	r2, [r4, #16]
 80067fe:	bf0c      	ite	eq
 8006800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006804:	2500      	movne	r5, #0
 8006806:	4293      	cmp	r3, r2
 8006808:	bfc4      	itt	gt
 800680a:	1a9b      	subgt	r3, r3, r2
 800680c:	18ed      	addgt	r5, r5, r3
 800680e:	2600      	movs	r6, #0
 8006810:	341a      	adds	r4, #26
 8006812:	42b5      	cmp	r5, r6
 8006814:	d11a      	bne.n	800684c <_printf_common+0xc8>
 8006816:	2000      	movs	r0, #0
 8006818:	e008      	b.n	800682c <_printf_common+0xa8>
 800681a:	2301      	movs	r3, #1
 800681c:	4652      	mov	r2, sl
 800681e:	4649      	mov	r1, r9
 8006820:	4638      	mov	r0, r7
 8006822:	47c0      	blx	r8
 8006824:	3001      	adds	r0, #1
 8006826:	d103      	bne.n	8006830 <_printf_common+0xac>
 8006828:	f04f 30ff 	mov.w	r0, #4294967295
 800682c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006830:	3501      	adds	r5, #1
 8006832:	e7c6      	b.n	80067c2 <_printf_common+0x3e>
 8006834:	18e1      	adds	r1, r4, r3
 8006836:	1c5a      	adds	r2, r3, #1
 8006838:	2030      	movs	r0, #48	; 0x30
 800683a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800683e:	4422      	add	r2, r4
 8006840:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006844:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006848:	3302      	adds	r3, #2
 800684a:	e7c7      	b.n	80067dc <_printf_common+0x58>
 800684c:	2301      	movs	r3, #1
 800684e:	4622      	mov	r2, r4
 8006850:	4649      	mov	r1, r9
 8006852:	4638      	mov	r0, r7
 8006854:	47c0      	blx	r8
 8006856:	3001      	adds	r0, #1
 8006858:	d0e6      	beq.n	8006828 <_printf_common+0xa4>
 800685a:	3601      	adds	r6, #1
 800685c:	e7d9      	b.n	8006812 <_printf_common+0x8e>
	...

08006860 <_printf_i>:
 8006860:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006864:	7e0f      	ldrb	r7, [r1, #24]
 8006866:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006868:	2f78      	cmp	r7, #120	; 0x78
 800686a:	4691      	mov	r9, r2
 800686c:	4680      	mov	r8, r0
 800686e:	460c      	mov	r4, r1
 8006870:	469a      	mov	sl, r3
 8006872:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006876:	d807      	bhi.n	8006888 <_printf_i+0x28>
 8006878:	2f62      	cmp	r7, #98	; 0x62
 800687a:	d80a      	bhi.n	8006892 <_printf_i+0x32>
 800687c:	2f00      	cmp	r7, #0
 800687e:	f000 80d8 	beq.w	8006a32 <_printf_i+0x1d2>
 8006882:	2f58      	cmp	r7, #88	; 0x58
 8006884:	f000 80a3 	beq.w	80069ce <_printf_i+0x16e>
 8006888:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800688c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006890:	e03a      	b.n	8006908 <_printf_i+0xa8>
 8006892:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006896:	2b15      	cmp	r3, #21
 8006898:	d8f6      	bhi.n	8006888 <_printf_i+0x28>
 800689a:	a101      	add	r1, pc, #4	; (adr r1, 80068a0 <_printf_i+0x40>)
 800689c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068a0:	080068f9 	.word	0x080068f9
 80068a4:	0800690d 	.word	0x0800690d
 80068a8:	08006889 	.word	0x08006889
 80068ac:	08006889 	.word	0x08006889
 80068b0:	08006889 	.word	0x08006889
 80068b4:	08006889 	.word	0x08006889
 80068b8:	0800690d 	.word	0x0800690d
 80068bc:	08006889 	.word	0x08006889
 80068c0:	08006889 	.word	0x08006889
 80068c4:	08006889 	.word	0x08006889
 80068c8:	08006889 	.word	0x08006889
 80068cc:	08006a19 	.word	0x08006a19
 80068d0:	0800693d 	.word	0x0800693d
 80068d4:	080069fb 	.word	0x080069fb
 80068d8:	08006889 	.word	0x08006889
 80068dc:	08006889 	.word	0x08006889
 80068e0:	08006a3b 	.word	0x08006a3b
 80068e4:	08006889 	.word	0x08006889
 80068e8:	0800693d 	.word	0x0800693d
 80068ec:	08006889 	.word	0x08006889
 80068f0:	08006889 	.word	0x08006889
 80068f4:	08006a03 	.word	0x08006a03
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	1d1a      	adds	r2, r3, #4
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	602a      	str	r2, [r5, #0]
 8006900:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006904:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006908:	2301      	movs	r3, #1
 800690a:	e0a3      	b.n	8006a54 <_printf_i+0x1f4>
 800690c:	6820      	ldr	r0, [r4, #0]
 800690e:	6829      	ldr	r1, [r5, #0]
 8006910:	0606      	lsls	r6, r0, #24
 8006912:	f101 0304 	add.w	r3, r1, #4
 8006916:	d50a      	bpl.n	800692e <_printf_i+0xce>
 8006918:	680e      	ldr	r6, [r1, #0]
 800691a:	602b      	str	r3, [r5, #0]
 800691c:	2e00      	cmp	r6, #0
 800691e:	da03      	bge.n	8006928 <_printf_i+0xc8>
 8006920:	232d      	movs	r3, #45	; 0x2d
 8006922:	4276      	negs	r6, r6
 8006924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006928:	485e      	ldr	r0, [pc, #376]	; (8006aa4 <_printf_i+0x244>)
 800692a:	230a      	movs	r3, #10
 800692c:	e019      	b.n	8006962 <_printf_i+0x102>
 800692e:	680e      	ldr	r6, [r1, #0]
 8006930:	602b      	str	r3, [r5, #0]
 8006932:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006936:	bf18      	it	ne
 8006938:	b236      	sxthne	r6, r6
 800693a:	e7ef      	b.n	800691c <_printf_i+0xbc>
 800693c:	682b      	ldr	r3, [r5, #0]
 800693e:	6820      	ldr	r0, [r4, #0]
 8006940:	1d19      	adds	r1, r3, #4
 8006942:	6029      	str	r1, [r5, #0]
 8006944:	0601      	lsls	r1, r0, #24
 8006946:	d501      	bpl.n	800694c <_printf_i+0xec>
 8006948:	681e      	ldr	r6, [r3, #0]
 800694a:	e002      	b.n	8006952 <_printf_i+0xf2>
 800694c:	0646      	lsls	r6, r0, #25
 800694e:	d5fb      	bpl.n	8006948 <_printf_i+0xe8>
 8006950:	881e      	ldrh	r6, [r3, #0]
 8006952:	4854      	ldr	r0, [pc, #336]	; (8006aa4 <_printf_i+0x244>)
 8006954:	2f6f      	cmp	r7, #111	; 0x6f
 8006956:	bf0c      	ite	eq
 8006958:	2308      	moveq	r3, #8
 800695a:	230a      	movne	r3, #10
 800695c:	2100      	movs	r1, #0
 800695e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006962:	6865      	ldr	r5, [r4, #4]
 8006964:	60a5      	str	r5, [r4, #8]
 8006966:	2d00      	cmp	r5, #0
 8006968:	bfa2      	ittt	ge
 800696a:	6821      	ldrge	r1, [r4, #0]
 800696c:	f021 0104 	bicge.w	r1, r1, #4
 8006970:	6021      	strge	r1, [r4, #0]
 8006972:	b90e      	cbnz	r6, 8006978 <_printf_i+0x118>
 8006974:	2d00      	cmp	r5, #0
 8006976:	d04d      	beq.n	8006a14 <_printf_i+0x1b4>
 8006978:	4615      	mov	r5, r2
 800697a:	fbb6 f1f3 	udiv	r1, r6, r3
 800697e:	fb03 6711 	mls	r7, r3, r1, r6
 8006982:	5dc7      	ldrb	r7, [r0, r7]
 8006984:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006988:	4637      	mov	r7, r6
 800698a:	42bb      	cmp	r3, r7
 800698c:	460e      	mov	r6, r1
 800698e:	d9f4      	bls.n	800697a <_printf_i+0x11a>
 8006990:	2b08      	cmp	r3, #8
 8006992:	d10b      	bne.n	80069ac <_printf_i+0x14c>
 8006994:	6823      	ldr	r3, [r4, #0]
 8006996:	07de      	lsls	r6, r3, #31
 8006998:	d508      	bpl.n	80069ac <_printf_i+0x14c>
 800699a:	6923      	ldr	r3, [r4, #16]
 800699c:	6861      	ldr	r1, [r4, #4]
 800699e:	4299      	cmp	r1, r3
 80069a0:	bfde      	ittt	le
 80069a2:	2330      	movle	r3, #48	; 0x30
 80069a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069ac:	1b52      	subs	r2, r2, r5
 80069ae:	6122      	str	r2, [r4, #16]
 80069b0:	f8cd a000 	str.w	sl, [sp]
 80069b4:	464b      	mov	r3, r9
 80069b6:	aa03      	add	r2, sp, #12
 80069b8:	4621      	mov	r1, r4
 80069ba:	4640      	mov	r0, r8
 80069bc:	f7ff fee2 	bl	8006784 <_printf_common>
 80069c0:	3001      	adds	r0, #1
 80069c2:	d14c      	bne.n	8006a5e <_printf_i+0x1fe>
 80069c4:	f04f 30ff 	mov.w	r0, #4294967295
 80069c8:	b004      	add	sp, #16
 80069ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ce:	4835      	ldr	r0, [pc, #212]	; (8006aa4 <_printf_i+0x244>)
 80069d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069d4:	6829      	ldr	r1, [r5, #0]
 80069d6:	6823      	ldr	r3, [r4, #0]
 80069d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80069dc:	6029      	str	r1, [r5, #0]
 80069de:	061d      	lsls	r5, r3, #24
 80069e0:	d514      	bpl.n	8006a0c <_printf_i+0x1ac>
 80069e2:	07df      	lsls	r7, r3, #31
 80069e4:	bf44      	itt	mi
 80069e6:	f043 0320 	orrmi.w	r3, r3, #32
 80069ea:	6023      	strmi	r3, [r4, #0]
 80069ec:	b91e      	cbnz	r6, 80069f6 <_printf_i+0x196>
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	f023 0320 	bic.w	r3, r3, #32
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	2310      	movs	r3, #16
 80069f8:	e7b0      	b.n	800695c <_printf_i+0xfc>
 80069fa:	6823      	ldr	r3, [r4, #0]
 80069fc:	f043 0320 	orr.w	r3, r3, #32
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	2378      	movs	r3, #120	; 0x78
 8006a04:	4828      	ldr	r0, [pc, #160]	; (8006aa8 <_printf_i+0x248>)
 8006a06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a0a:	e7e3      	b.n	80069d4 <_printf_i+0x174>
 8006a0c:	0659      	lsls	r1, r3, #25
 8006a0e:	bf48      	it	mi
 8006a10:	b2b6      	uxthmi	r6, r6
 8006a12:	e7e6      	b.n	80069e2 <_printf_i+0x182>
 8006a14:	4615      	mov	r5, r2
 8006a16:	e7bb      	b.n	8006990 <_printf_i+0x130>
 8006a18:	682b      	ldr	r3, [r5, #0]
 8006a1a:	6826      	ldr	r6, [r4, #0]
 8006a1c:	6961      	ldr	r1, [r4, #20]
 8006a1e:	1d18      	adds	r0, r3, #4
 8006a20:	6028      	str	r0, [r5, #0]
 8006a22:	0635      	lsls	r5, r6, #24
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	d501      	bpl.n	8006a2c <_printf_i+0x1cc>
 8006a28:	6019      	str	r1, [r3, #0]
 8006a2a:	e002      	b.n	8006a32 <_printf_i+0x1d2>
 8006a2c:	0670      	lsls	r0, r6, #25
 8006a2e:	d5fb      	bpl.n	8006a28 <_printf_i+0x1c8>
 8006a30:	8019      	strh	r1, [r3, #0]
 8006a32:	2300      	movs	r3, #0
 8006a34:	6123      	str	r3, [r4, #16]
 8006a36:	4615      	mov	r5, r2
 8006a38:	e7ba      	b.n	80069b0 <_printf_i+0x150>
 8006a3a:	682b      	ldr	r3, [r5, #0]
 8006a3c:	1d1a      	adds	r2, r3, #4
 8006a3e:	602a      	str	r2, [r5, #0]
 8006a40:	681d      	ldr	r5, [r3, #0]
 8006a42:	6862      	ldr	r2, [r4, #4]
 8006a44:	2100      	movs	r1, #0
 8006a46:	4628      	mov	r0, r5
 8006a48:	f7f9 fbca 	bl	80001e0 <memchr>
 8006a4c:	b108      	cbz	r0, 8006a52 <_printf_i+0x1f2>
 8006a4e:	1b40      	subs	r0, r0, r5
 8006a50:	6060      	str	r0, [r4, #4]
 8006a52:	6863      	ldr	r3, [r4, #4]
 8006a54:	6123      	str	r3, [r4, #16]
 8006a56:	2300      	movs	r3, #0
 8006a58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a5c:	e7a8      	b.n	80069b0 <_printf_i+0x150>
 8006a5e:	6923      	ldr	r3, [r4, #16]
 8006a60:	462a      	mov	r2, r5
 8006a62:	4649      	mov	r1, r9
 8006a64:	4640      	mov	r0, r8
 8006a66:	47d0      	blx	sl
 8006a68:	3001      	adds	r0, #1
 8006a6a:	d0ab      	beq.n	80069c4 <_printf_i+0x164>
 8006a6c:	6823      	ldr	r3, [r4, #0]
 8006a6e:	079b      	lsls	r3, r3, #30
 8006a70:	d413      	bmi.n	8006a9a <_printf_i+0x23a>
 8006a72:	68e0      	ldr	r0, [r4, #12]
 8006a74:	9b03      	ldr	r3, [sp, #12]
 8006a76:	4298      	cmp	r0, r3
 8006a78:	bfb8      	it	lt
 8006a7a:	4618      	movlt	r0, r3
 8006a7c:	e7a4      	b.n	80069c8 <_printf_i+0x168>
 8006a7e:	2301      	movs	r3, #1
 8006a80:	4632      	mov	r2, r6
 8006a82:	4649      	mov	r1, r9
 8006a84:	4640      	mov	r0, r8
 8006a86:	47d0      	blx	sl
 8006a88:	3001      	adds	r0, #1
 8006a8a:	d09b      	beq.n	80069c4 <_printf_i+0x164>
 8006a8c:	3501      	adds	r5, #1
 8006a8e:	68e3      	ldr	r3, [r4, #12]
 8006a90:	9903      	ldr	r1, [sp, #12]
 8006a92:	1a5b      	subs	r3, r3, r1
 8006a94:	42ab      	cmp	r3, r5
 8006a96:	dcf2      	bgt.n	8006a7e <_printf_i+0x21e>
 8006a98:	e7eb      	b.n	8006a72 <_printf_i+0x212>
 8006a9a:	2500      	movs	r5, #0
 8006a9c:	f104 0619 	add.w	r6, r4, #25
 8006aa0:	e7f5      	b.n	8006a8e <_printf_i+0x22e>
 8006aa2:	bf00      	nop
 8006aa4:	08006e81 	.word	0x08006e81
 8006aa8:	08006e92 	.word	0x08006e92

08006aac <_read_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	4d07      	ldr	r5, [pc, #28]	; (8006acc <_read_r+0x20>)
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	4608      	mov	r0, r1
 8006ab4:	4611      	mov	r1, r2
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	602a      	str	r2, [r5, #0]
 8006aba:	461a      	mov	r2, r3
 8006abc:	f7f9 fff8 	bl	8000ab0 <_read>
 8006ac0:	1c43      	adds	r3, r0, #1
 8006ac2:	d102      	bne.n	8006aca <_read_r+0x1e>
 8006ac4:	682b      	ldr	r3, [r5, #0]
 8006ac6:	b103      	cbz	r3, 8006aca <_read_r+0x1e>
 8006ac8:	6023      	str	r3, [r4, #0]
 8006aca:	bd38      	pop	{r3, r4, r5, pc}
 8006acc:	20004f90 	.word	0x20004f90

08006ad0 <__swbuf_r>:
 8006ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad2:	460e      	mov	r6, r1
 8006ad4:	4614      	mov	r4, r2
 8006ad6:	4605      	mov	r5, r0
 8006ad8:	b118      	cbz	r0, 8006ae2 <__swbuf_r+0x12>
 8006ada:	6983      	ldr	r3, [r0, #24]
 8006adc:	b90b      	cbnz	r3, 8006ae2 <__swbuf_r+0x12>
 8006ade:	f7ff f963 	bl	8005da8 <__sinit>
 8006ae2:	4b21      	ldr	r3, [pc, #132]	; (8006b68 <__swbuf_r+0x98>)
 8006ae4:	429c      	cmp	r4, r3
 8006ae6:	d12b      	bne.n	8006b40 <__swbuf_r+0x70>
 8006ae8:	686c      	ldr	r4, [r5, #4]
 8006aea:	69a3      	ldr	r3, [r4, #24]
 8006aec:	60a3      	str	r3, [r4, #8]
 8006aee:	89a3      	ldrh	r3, [r4, #12]
 8006af0:	071a      	lsls	r2, r3, #28
 8006af2:	d52f      	bpl.n	8006b54 <__swbuf_r+0x84>
 8006af4:	6923      	ldr	r3, [r4, #16]
 8006af6:	b36b      	cbz	r3, 8006b54 <__swbuf_r+0x84>
 8006af8:	6923      	ldr	r3, [r4, #16]
 8006afa:	6820      	ldr	r0, [r4, #0]
 8006afc:	1ac0      	subs	r0, r0, r3
 8006afe:	6963      	ldr	r3, [r4, #20]
 8006b00:	b2f6      	uxtb	r6, r6
 8006b02:	4283      	cmp	r3, r0
 8006b04:	4637      	mov	r7, r6
 8006b06:	dc04      	bgt.n	8006b12 <__swbuf_r+0x42>
 8006b08:	4621      	mov	r1, r4
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	f7ff fc3a 	bl	8006384 <_fflush_r>
 8006b10:	bb30      	cbnz	r0, 8006b60 <__swbuf_r+0x90>
 8006b12:	68a3      	ldr	r3, [r4, #8]
 8006b14:	3b01      	subs	r3, #1
 8006b16:	60a3      	str	r3, [r4, #8]
 8006b18:	6823      	ldr	r3, [r4, #0]
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	6022      	str	r2, [r4, #0]
 8006b1e:	701e      	strb	r6, [r3, #0]
 8006b20:	6963      	ldr	r3, [r4, #20]
 8006b22:	3001      	adds	r0, #1
 8006b24:	4283      	cmp	r3, r0
 8006b26:	d004      	beq.n	8006b32 <__swbuf_r+0x62>
 8006b28:	89a3      	ldrh	r3, [r4, #12]
 8006b2a:	07db      	lsls	r3, r3, #31
 8006b2c:	d506      	bpl.n	8006b3c <__swbuf_r+0x6c>
 8006b2e:	2e0a      	cmp	r6, #10
 8006b30:	d104      	bne.n	8006b3c <__swbuf_r+0x6c>
 8006b32:	4621      	mov	r1, r4
 8006b34:	4628      	mov	r0, r5
 8006b36:	f7ff fc25 	bl	8006384 <_fflush_r>
 8006b3a:	b988      	cbnz	r0, 8006b60 <__swbuf_r+0x90>
 8006b3c:	4638      	mov	r0, r7
 8006b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b40:	4b0a      	ldr	r3, [pc, #40]	; (8006b6c <__swbuf_r+0x9c>)
 8006b42:	429c      	cmp	r4, r3
 8006b44:	d101      	bne.n	8006b4a <__swbuf_r+0x7a>
 8006b46:	68ac      	ldr	r4, [r5, #8]
 8006b48:	e7cf      	b.n	8006aea <__swbuf_r+0x1a>
 8006b4a:	4b09      	ldr	r3, [pc, #36]	; (8006b70 <__swbuf_r+0xa0>)
 8006b4c:	429c      	cmp	r4, r3
 8006b4e:	bf08      	it	eq
 8006b50:	68ec      	ldreq	r4, [r5, #12]
 8006b52:	e7ca      	b.n	8006aea <__swbuf_r+0x1a>
 8006b54:	4621      	mov	r1, r4
 8006b56:	4628      	mov	r0, r5
 8006b58:	f000 f80c 	bl	8006b74 <__swsetup_r>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d0cb      	beq.n	8006af8 <__swbuf_r+0x28>
 8006b60:	f04f 37ff 	mov.w	r7, #4294967295
 8006b64:	e7ea      	b.n	8006b3c <__swbuf_r+0x6c>
 8006b66:	bf00      	nop
 8006b68:	08006e2c 	.word	0x08006e2c
 8006b6c:	08006e4c 	.word	0x08006e4c
 8006b70:	08006e0c 	.word	0x08006e0c

08006b74 <__swsetup_r>:
 8006b74:	4b32      	ldr	r3, [pc, #200]	; (8006c40 <__swsetup_r+0xcc>)
 8006b76:	b570      	push	{r4, r5, r6, lr}
 8006b78:	681d      	ldr	r5, [r3, #0]
 8006b7a:	4606      	mov	r6, r0
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	b125      	cbz	r5, 8006b8a <__swsetup_r+0x16>
 8006b80:	69ab      	ldr	r3, [r5, #24]
 8006b82:	b913      	cbnz	r3, 8006b8a <__swsetup_r+0x16>
 8006b84:	4628      	mov	r0, r5
 8006b86:	f7ff f90f 	bl	8005da8 <__sinit>
 8006b8a:	4b2e      	ldr	r3, [pc, #184]	; (8006c44 <__swsetup_r+0xd0>)
 8006b8c:	429c      	cmp	r4, r3
 8006b8e:	d10f      	bne.n	8006bb0 <__swsetup_r+0x3c>
 8006b90:	686c      	ldr	r4, [r5, #4]
 8006b92:	89a3      	ldrh	r3, [r4, #12]
 8006b94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b98:	0719      	lsls	r1, r3, #28
 8006b9a:	d42c      	bmi.n	8006bf6 <__swsetup_r+0x82>
 8006b9c:	06dd      	lsls	r5, r3, #27
 8006b9e:	d411      	bmi.n	8006bc4 <__swsetup_r+0x50>
 8006ba0:	2309      	movs	r3, #9
 8006ba2:	6033      	str	r3, [r6, #0]
 8006ba4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ba8:	81a3      	strh	r3, [r4, #12]
 8006baa:	f04f 30ff 	mov.w	r0, #4294967295
 8006bae:	e03e      	b.n	8006c2e <__swsetup_r+0xba>
 8006bb0:	4b25      	ldr	r3, [pc, #148]	; (8006c48 <__swsetup_r+0xd4>)
 8006bb2:	429c      	cmp	r4, r3
 8006bb4:	d101      	bne.n	8006bba <__swsetup_r+0x46>
 8006bb6:	68ac      	ldr	r4, [r5, #8]
 8006bb8:	e7eb      	b.n	8006b92 <__swsetup_r+0x1e>
 8006bba:	4b24      	ldr	r3, [pc, #144]	; (8006c4c <__swsetup_r+0xd8>)
 8006bbc:	429c      	cmp	r4, r3
 8006bbe:	bf08      	it	eq
 8006bc0:	68ec      	ldreq	r4, [r5, #12]
 8006bc2:	e7e6      	b.n	8006b92 <__swsetup_r+0x1e>
 8006bc4:	0758      	lsls	r0, r3, #29
 8006bc6:	d512      	bpl.n	8006bee <__swsetup_r+0x7a>
 8006bc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bca:	b141      	cbz	r1, 8006bde <__swsetup_r+0x6a>
 8006bcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bd0:	4299      	cmp	r1, r3
 8006bd2:	d002      	beq.n	8006bda <__swsetup_r+0x66>
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	f7ff fc2f 	bl	8006438 <_free_r>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	6363      	str	r3, [r4, #52]	; 0x34
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006be4:	81a3      	strh	r3, [r4, #12]
 8006be6:	2300      	movs	r3, #0
 8006be8:	6063      	str	r3, [r4, #4]
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	89a3      	ldrh	r3, [r4, #12]
 8006bf0:	f043 0308 	orr.w	r3, r3, #8
 8006bf4:	81a3      	strh	r3, [r4, #12]
 8006bf6:	6923      	ldr	r3, [r4, #16]
 8006bf8:	b94b      	cbnz	r3, 8006c0e <__swsetup_r+0x9a>
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c04:	d003      	beq.n	8006c0e <__swsetup_r+0x9a>
 8006c06:	4621      	mov	r1, r4
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f000 f847 	bl	8006c9c <__smakebuf_r>
 8006c0e:	89a0      	ldrh	r0, [r4, #12]
 8006c10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c14:	f010 0301 	ands.w	r3, r0, #1
 8006c18:	d00a      	beq.n	8006c30 <__swsetup_r+0xbc>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60a3      	str	r3, [r4, #8]
 8006c1e:	6963      	ldr	r3, [r4, #20]
 8006c20:	425b      	negs	r3, r3
 8006c22:	61a3      	str	r3, [r4, #24]
 8006c24:	6923      	ldr	r3, [r4, #16]
 8006c26:	b943      	cbnz	r3, 8006c3a <__swsetup_r+0xc6>
 8006c28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c2c:	d1ba      	bne.n	8006ba4 <__swsetup_r+0x30>
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}
 8006c30:	0781      	lsls	r1, r0, #30
 8006c32:	bf58      	it	pl
 8006c34:	6963      	ldrpl	r3, [r4, #20]
 8006c36:	60a3      	str	r3, [r4, #8]
 8006c38:	e7f4      	b.n	8006c24 <__swsetup_r+0xb0>
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	e7f7      	b.n	8006c2e <__swsetup_r+0xba>
 8006c3e:	bf00      	nop
 8006c40:	20000010 	.word	0x20000010
 8006c44:	08006e2c 	.word	0x08006e2c
 8006c48:	08006e4c 	.word	0x08006e4c
 8006c4c:	08006e0c 	.word	0x08006e0c

08006c50 <__swhatbuf_r>:
 8006c50:	b570      	push	{r4, r5, r6, lr}
 8006c52:	460e      	mov	r6, r1
 8006c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c58:	2900      	cmp	r1, #0
 8006c5a:	b096      	sub	sp, #88	; 0x58
 8006c5c:	4614      	mov	r4, r2
 8006c5e:	461d      	mov	r5, r3
 8006c60:	da08      	bge.n	8006c74 <__swhatbuf_r+0x24>
 8006c62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	602a      	str	r2, [r5, #0]
 8006c6a:	061a      	lsls	r2, r3, #24
 8006c6c:	d410      	bmi.n	8006c90 <__swhatbuf_r+0x40>
 8006c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c72:	e00e      	b.n	8006c92 <__swhatbuf_r+0x42>
 8006c74:	466a      	mov	r2, sp
 8006c76:	f000 f851 	bl	8006d1c <_fstat_r>
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	dbf1      	blt.n	8006c62 <__swhatbuf_r+0x12>
 8006c7e:	9a01      	ldr	r2, [sp, #4]
 8006c80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006c84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c88:	425a      	negs	r2, r3
 8006c8a:	415a      	adcs	r2, r3
 8006c8c:	602a      	str	r2, [r5, #0]
 8006c8e:	e7ee      	b.n	8006c6e <__swhatbuf_r+0x1e>
 8006c90:	2340      	movs	r3, #64	; 0x40
 8006c92:	2000      	movs	r0, #0
 8006c94:	6023      	str	r3, [r4, #0]
 8006c96:	b016      	add	sp, #88	; 0x58
 8006c98:	bd70      	pop	{r4, r5, r6, pc}
	...

08006c9c <__smakebuf_r>:
 8006c9c:	898b      	ldrh	r3, [r1, #12]
 8006c9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ca0:	079d      	lsls	r5, r3, #30
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	460c      	mov	r4, r1
 8006ca6:	d507      	bpl.n	8006cb8 <__smakebuf_r+0x1c>
 8006ca8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006cac:	6023      	str	r3, [r4, #0]
 8006cae:	6123      	str	r3, [r4, #16]
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	6163      	str	r3, [r4, #20]
 8006cb4:	b002      	add	sp, #8
 8006cb6:	bd70      	pop	{r4, r5, r6, pc}
 8006cb8:	ab01      	add	r3, sp, #4
 8006cba:	466a      	mov	r2, sp
 8006cbc:	f7ff ffc8 	bl	8006c50 <__swhatbuf_r>
 8006cc0:	9900      	ldr	r1, [sp, #0]
 8006cc2:	4605      	mov	r5, r0
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f7ff f96b 	bl	8005fa0 <_malloc_r>
 8006cca:	b948      	cbnz	r0, 8006ce0 <__smakebuf_r+0x44>
 8006ccc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cd0:	059a      	lsls	r2, r3, #22
 8006cd2:	d4ef      	bmi.n	8006cb4 <__smakebuf_r+0x18>
 8006cd4:	f023 0303 	bic.w	r3, r3, #3
 8006cd8:	f043 0302 	orr.w	r3, r3, #2
 8006cdc:	81a3      	strh	r3, [r4, #12]
 8006cde:	e7e3      	b.n	8006ca8 <__smakebuf_r+0xc>
 8006ce0:	4b0d      	ldr	r3, [pc, #52]	; (8006d18 <__smakebuf_r+0x7c>)
 8006ce2:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	6020      	str	r0, [r4, #0]
 8006ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cec:	81a3      	strh	r3, [r4, #12]
 8006cee:	9b00      	ldr	r3, [sp, #0]
 8006cf0:	6163      	str	r3, [r4, #20]
 8006cf2:	9b01      	ldr	r3, [sp, #4]
 8006cf4:	6120      	str	r0, [r4, #16]
 8006cf6:	b15b      	cbz	r3, 8006d10 <__smakebuf_r+0x74>
 8006cf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	f000 f81f 	bl	8006d40 <_isatty_r>
 8006d02:	b128      	cbz	r0, 8006d10 <__smakebuf_r+0x74>
 8006d04:	89a3      	ldrh	r3, [r4, #12]
 8006d06:	f023 0303 	bic.w	r3, r3, #3
 8006d0a:	f043 0301 	orr.w	r3, r3, #1
 8006d0e:	81a3      	strh	r3, [r4, #12]
 8006d10:	89a0      	ldrh	r0, [r4, #12]
 8006d12:	4305      	orrs	r5, r0
 8006d14:	81a5      	strh	r5, [r4, #12]
 8006d16:	e7cd      	b.n	8006cb4 <__smakebuf_r+0x18>
 8006d18:	08005d41 	.word	0x08005d41

08006d1c <_fstat_r>:
 8006d1c:	b538      	push	{r3, r4, r5, lr}
 8006d1e:	4d07      	ldr	r5, [pc, #28]	; (8006d3c <_fstat_r+0x20>)
 8006d20:	2300      	movs	r3, #0
 8006d22:	4604      	mov	r4, r0
 8006d24:	4608      	mov	r0, r1
 8006d26:	4611      	mov	r1, r2
 8006d28:	602b      	str	r3, [r5, #0]
 8006d2a:	f7f9 feea 	bl	8000b02 <_fstat>
 8006d2e:	1c43      	adds	r3, r0, #1
 8006d30:	d102      	bne.n	8006d38 <_fstat_r+0x1c>
 8006d32:	682b      	ldr	r3, [r5, #0]
 8006d34:	b103      	cbz	r3, 8006d38 <_fstat_r+0x1c>
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	bd38      	pop	{r3, r4, r5, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20004f90 	.word	0x20004f90

08006d40 <_isatty_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4d06      	ldr	r5, [pc, #24]	; (8006d5c <_isatty_r+0x1c>)
 8006d44:	2300      	movs	r3, #0
 8006d46:	4604      	mov	r4, r0
 8006d48:	4608      	mov	r0, r1
 8006d4a:	602b      	str	r3, [r5, #0]
 8006d4c:	f7f9 fee9 	bl	8000b22 <_isatty>
 8006d50:	1c43      	adds	r3, r0, #1
 8006d52:	d102      	bne.n	8006d5a <_isatty_r+0x1a>
 8006d54:	682b      	ldr	r3, [r5, #0]
 8006d56:	b103      	cbz	r3, 8006d5a <_isatty_r+0x1a>
 8006d58:	6023      	str	r3, [r4, #0]
 8006d5a:	bd38      	pop	{r3, r4, r5, pc}
 8006d5c:	20004f90 	.word	0x20004f90

08006d60 <_init>:
 8006d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d62:	bf00      	nop
 8006d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d66:	bc08      	pop	{r3}
 8006d68:	469e      	mov	lr, r3
 8006d6a:	4770      	bx	lr

08006d6c <_fini>:
 8006d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6e:	bf00      	nop
 8006d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d72:	bc08      	pop	{r3}
 8006d74:	469e      	mov	lr, r3
 8006d76:	4770      	bx	lr
