// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_hw_AES (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        state,
        key,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [127:0] state;
input  [127:0] key;
output  [127:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] sboxhw_address0;
reg    sboxhw_ce0;
wire   [7:0] sboxhw_q0;
wire   [7:0] sboxhw_address1;
reg    sboxhw_ce1;
wire   [7:0] sboxhw_q1;
wire   [7:0] sboxhw_address2;
reg    sboxhw_ce2;
wire   [7:0] sboxhw_q2;
wire   [7:0] sboxhw_address3;
reg    sboxhw_ce3;
wire   [7:0] sboxhw_q3;
wire   [7:0] sboxhw_address4;
reg    sboxhw_ce4;
wire   [7:0] sboxhw_q4;
wire   [7:0] sboxhw_address5;
reg    sboxhw_ce5;
wire   [7:0] sboxhw_q5;
wire   [7:0] sboxhw_address6;
reg    sboxhw_ce6;
wire   [7:0] sboxhw_q6;
wire   [7:0] sboxhw_address7;
reg    sboxhw_ce7;
wire   [7:0] sboxhw_q7;
wire   [7:0] sboxhw_address8;
reg    sboxhw_ce8;
wire   [7:0] sboxhw_q8;
wire   [7:0] sboxhw_address9;
reg    sboxhw_ce9;
wire   [7:0] sboxhw_q9;
wire   [7:0] sboxhw_address10;
reg    sboxhw_ce10;
wire   [7:0] sboxhw_q10;
wire   [7:0] sboxhw_address11;
reg    sboxhw_ce11;
wire   [7:0] sboxhw_q11;
wire   [7:0] sboxhw_address12;
reg    sboxhw_ce12;
wire   [7:0] sboxhw_q12;
wire   [7:0] sboxhw_address13;
reg    sboxhw_ce13;
wire   [7:0] sboxhw_q13;
wire   [7:0] sboxhw_address14;
reg    sboxhw_ce14;
wire   [7:0] sboxhw_q14;
wire   [7:0] sboxhw_address15;
reg    sboxhw_ce15;
wire   [7:0] sboxhw_q15;
reg   [127:0] key_read_reg_897;
wire    ap_block_pp0_stage0_11001;
wire    call_ret1_i_hw_mixhw_Column_fu_281_ap_ready;
wire   [7:0] call_ret1_i_hw_mixhw_Column_fu_281_ap_return_0;
wire   [7:0] call_ret1_i_hw_mixhw_Column_fu_281_ap_return_1;
wire   [7:0] call_ret1_i_hw_mixhw_Column_fu_281_ap_return_2;
wire   [7:0] call_ret1_i_hw_mixhw_Column_fu_281_ap_return_3;
wire    call_ret2_i_hw_mixhw_Column_fu_293_ap_ready;
wire   [7:0] call_ret2_i_hw_mixhw_Column_fu_293_ap_return_0;
wire   [7:0] call_ret2_i_hw_mixhw_Column_fu_293_ap_return_1;
wire   [7:0] call_ret2_i_hw_mixhw_Column_fu_293_ap_return_2;
wire   [7:0] call_ret2_i_hw_mixhw_Column_fu_293_ap_return_3;
wire    call_ret3_i_hw_mixhw_Column_fu_305_ap_ready;
wire   [7:0] call_ret3_i_hw_mixhw_Column_fu_305_ap_return_0;
wire   [7:0] call_ret3_i_hw_mixhw_Column_fu_305_ap_return_1;
wire   [7:0] call_ret3_i_hw_mixhw_Column_fu_305_ap_return_2;
wire   [7:0] call_ret3_i_hw_mixhw_Column_fu_305_ap_return_3;
wire    call_ret4_i_hw_mixhw_Column_fu_317_ap_ready;
wire   [7:0] call_ret4_i_hw_mixhw_Column_fu_317_ap_return_0;
wire   [7:0] call_ret4_i_hw_mixhw_Column_fu_317_ap_return_1;
wire   [7:0] call_ret4_i_hw_mixhw_Column_fu_317_ap_return_2;
wire   [7:0] call_ret4_i_hw_mixhw_Column_fu_317_ap_return_3;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln67_fu_418_p1;
wire   [63:0] zext_ln67_8_fu_433_p1;
wire   [63:0] zext_ln67_9_fu_448_p1;
wire   [63:0] zext_ln67_10_fu_463_p1;
wire   [63:0] zext_ln67_11_fu_478_p1;
wire   [63:0] zext_ln67_12_fu_493_p1;
wire   [63:0] zext_ln67_13_fu_508_p1;
wire   [63:0] zext_ln67_14_fu_523_p1;
wire   [63:0] zext_ln23_fu_403_p1;
wire   [63:0] zext_ln67_1_fu_528_p1;
wire   [63:0] zext_ln67_2_fu_533_p1;
wire   [63:0] zext_ln67_3_fu_538_p1;
wire   [63:0] zext_ln67_4_fu_543_p1;
wire   [63:0] zext_ln67_5_fu_548_p1;
wire   [63:0] zext_ln67_6_fu_553_p1;
wire   [63:0] zext_ln67_7_fu_558_p1;
wire   [7:0] newState_fu_393_p4;
wire   [7:0] trunc_ln_fu_408_p4;
wire   [7:0] tmp_fu_423_p4;
wire   [7:0] tmp_1_fu_438_p4;
wire   [7:0] tmp_2_fu_453_p4;
wire   [7:0] tmp_3_fu_468_p4;
wire   [7:0] tmp_4_fu_483_p4;
wire   [7:0] tmp_5_fu_498_p4;
wire   [7:0] tmp_6_fu_513_p4;
wire   [7:0] value_assign_5_fu_383_p4;
wire   [7:0] value_assign_4_fu_373_p4;
wire   [7:0] value_assign_3_fu_363_p4;
wire   [7:0] value_assign_2_fu_353_p4;
wire   [7:0] value_assign_1_fu_343_p4;
wire   [7:0] value_assign_s_fu_333_p4;
wire   [7:0] newState_1_fu_329_p1;
wire   [7:0] roundhw_Key_fu_692_p4;
wire   [7:0] roundhw_Key_1_fu_683_p4;
wire   [7:0] roundhw_Key_2_fu_674_p4;
wire   [7:0] roundhw_Key_3_fu_665_p4;
wire   [7:0] roundhw_Key_4_fu_656_p4;
wire   [7:0] roundhw_Key_5_fu_647_p4;
wire   [7:0] roundhw_Key_6_fu_638_p4;
wire   [7:0] roundhw_Key_7_fu_629_p4;
wire   [7:0] roundhw_Key_8_fu_620_p4;
wire   [7:0] roundhw_Key_9_fu_611_p4;
wire   [7:0] roundhw_Key_10_fu_602_p4;
wire   [7:0] roundhw_Key_11_fu_593_p4;
wire   [7:0] roundhw_Key_12_fu_584_p4;
wire   [7:0] roundhw_Key_13_fu_575_p4;
wire   [7:0] roundhw_Key_14_fu_566_p4;
wire   [7:0] roundhw_Key_15_fu_563_p1;
wire   [7:0] newState_14_fu_765_p2;
wire   [7:0] newState_2_fu_771_p2;
wire   [7:0] newState_3_fu_777_p2;
wire   [7:0] newState_4_fu_783_p2;
wire   [7:0] newState_15_fu_789_p2;
wire   [7:0] newState_5_fu_795_p2;
wire   [7:0] newState_6_fu_801_p2;
wire   [7:0] newState_7_fu_807_p2;
wire   [7:0] newState_16_fu_813_p2;
wire   [7:0] newState_8_fu_819_p2;
wire   [7:0] newState_9_fu_825_p2;
wire   [7:0] newState_10_fu_831_p2;
wire   [7:0] newState_17_fu_837_p2;
wire   [7:0] newState_11_fu_843_p2;
wire   [7:0] newState_12_fu_849_p2;
wire   [7:0] newState_13_fu_855_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_reset_start_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

Rocca_S_hw_v2_hw_AES_sboxhw_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sboxhw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sboxhw_address0),
    .ce0(sboxhw_ce0),
    .q0(sboxhw_q0),
    .address1(sboxhw_address1),
    .ce1(sboxhw_ce1),
    .q1(sboxhw_q1),
    .address2(sboxhw_address2),
    .ce2(sboxhw_ce2),
    .q2(sboxhw_q2),
    .address3(sboxhw_address3),
    .ce3(sboxhw_ce3),
    .q3(sboxhw_q3),
    .address4(sboxhw_address4),
    .ce4(sboxhw_ce4),
    .q4(sboxhw_q4),
    .address5(sboxhw_address5),
    .ce5(sboxhw_ce5),
    .q5(sboxhw_q5),
    .address6(sboxhw_address6),
    .ce6(sboxhw_ce6),
    .q6(sboxhw_q6),
    .address7(sboxhw_address7),
    .ce7(sboxhw_ce7),
    .q7(sboxhw_q7),
    .address8(sboxhw_address8),
    .ce8(sboxhw_ce8),
    .q8(sboxhw_q8),
    .address9(sboxhw_address9),
    .ce9(sboxhw_ce9),
    .q9(sboxhw_q9),
    .address10(sboxhw_address10),
    .ce10(sboxhw_ce10),
    .q10(sboxhw_q10),
    .address11(sboxhw_address11),
    .ce11(sboxhw_ce11),
    .q11(sboxhw_q11),
    .address12(sboxhw_address12),
    .ce12(sboxhw_ce12),
    .q12(sboxhw_q12),
    .address13(sboxhw_address13),
    .ce13(sboxhw_ce13),
    .q13(sboxhw_q13),
    .address14(sboxhw_address14),
    .ce14(sboxhw_ce14),
    .q14(sboxhw_q14),
    .address15(sboxhw_address15),
    .ce15(sboxhw_ce15),
    .q15(sboxhw_q15)
);

Rocca_S_hw_v2_hw_mixhw_Column call_ret1_i_hw_mixhw_Column_fu_281(
    .ap_ready(call_ret1_i_hw_mixhw_Column_fu_281_ap_ready),
    .column_0_read(sboxhw_q15),
    .column_1_read(sboxhw_q10),
    .column_2_read(sboxhw_q5),
    .column_3_read(sboxhw_q0),
    .ap_return_0(call_ret1_i_hw_mixhw_Column_fu_281_ap_return_0),
    .ap_return_1(call_ret1_i_hw_mixhw_Column_fu_281_ap_return_1),
    .ap_return_2(call_ret1_i_hw_mixhw_Column_fu_281_ap_return_2),
    .ap_return_3(call_ret1_i_hw_mixhw_Column_fu_281_ap_return_3)
);

Rocca_S_hw_v2_hw_mixhw_Column call_ret2_i_hw_mixhw_Column_fu_293(
    .ap_ready(call_ret2_i_hw_mixhw_Column_fu_293_ap_ready),
    .column_0_read(sboxhw_q11),
    .column_1_read(sboxhw_q6),
    .column_2_read(sboxhw_q1),
    .column_3_read(sboxhw_q12),
    .ap_return_0(call_ret2_i_hw_mixhw_Column_fu_293_ap_return_0),
    .ap_return_1(call_ret2_i_hw_mixhw_Column_fu_293_ap_return_1),
    .ap_return_2(call_ret2_i_hw_mixhw_Column_fu_293_ap_return_2),
    .ap_return_3(call_ret2_i_hw_mixhw_Column_fu_293_ap_return_3)
);

Rocca_S_hw_v2_hw_mixhw_Column call_ret3_i_hw_mixhw_Column_fu_305(
    .ap_ready(call_ret3_i_hw_mixhw_Column_fu_305_ap_ready),
    .column_0_read(sboxhw_q7),
    .column_1_read(sboxhw_q2),
    .column_2_read(sboxhw_q13),
    .column_3_read(sboxhw_q8),
    .ap_return_0(call_ret3_i_hw_mixhw_Column_fu_305_ap_return_0),
    .ap_return_1(call_ret3_i_hw_mixhw_Column_fu_305_ap_return_1),
    .ap_return_2(call_ret3_i_hw_mixhw_Column_fu_305_ap_return_2),
    .ap_return_3(call_ret3_i_hw_mixhw_Column_fu_305_ap_return_3)
);

Rocca_S_hw_v2_hw_mixhw_Column call_ret4_i_hw_mixhw_Column_fu_317(
    .ap_ready(call_ret4_i_hw_mixhw_Column_fu_317_ap_ready),
    .column_0_read(sboxhw_q3),
    .column_1_read(sboxhw_q14),
    .column_2_read(sboxhw_q9),
    .column_3_read(sboxhw_q4),
    .ap_return_0(call_ret4_i_hw_mixhw_Column_fu_317_ap_return_0),
    .ap_return_1(call_ret4_i_hw_mixhw_Column_fu_317_ap_return_1),
    .ap_return_2(call_ret4_i_hw_mixhw_Column_fu_317_ap_return_2),
    .ap_return_3(call_ret4_i_hw_mixhw_Column_fu_317_ap_return_3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        key_read_reg_897 <= key;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_start_pp0 = 1'b1;
    end else begin
        ap_reset_start_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce0 = 1'b1;
    end else begin
        sboxhw_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce1 = 1'b1;
    end else begin
        sboxhw_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce10 = 1'b1;
    end else begin
        sboxhw_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce11 = 1'b1;
    end else begin
        sboxhw_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce12 = 1'b1;
    end else begin
        sboxhw_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce13 = 1'b1;
    end else begin
        sboxhw_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce14 = 1'b1;
    end else begin
        sboxhw_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce15 = 1'b1;
    end else begin
        sboxhw_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce2 = 1'b1;
    end else begin
        sboxhw_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce3 = 1'b1;
    end else begin
        sboxhw_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce4 = 1'b1;
    end else begin
        sboxhw_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce5 = 1'b1;
    end else begin
        sboxhw_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce6 = 1'b1;
    end else begin
        sboxhw_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce7 = 1'b1;
    end else begin
        sboxhw_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce8 = 1'b1;
    end else begin
        sboxhw_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sboxhw_ce9 = 1'b1;
    end else begin
        sboxhw_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{{{{{{{{{newState_14_fu_765_p2}, {newState_2_fu_771_p2}}, {newState_3_fu_777_p2}}, {newState_4_fu_783_p2}}, {newState_15_fu_789_p2}}, {newState_5_fu_795_p2}}, {newState_6_fu_801_p2}}, {newState_7_fu_807_p2}}, {newState_16_fu_813_p2}}, {newState_8_fu_819_p2}}, {newState_9_fu_825_p2}}, {newState_10_fu_831_p2}}, {newState_17_fu_837_p2}}, {newState_11_fu_843_p2}}, {newState_12_fu_849_p2}}, {newState_13_fu_855_p2}};

assign newState_10_fu_831_p2 = (roundhw_Key_11_fu_593_p4 ^ call_ret3_i_hw_mixhw_Column_fu_305_ap_return_3);

assign newState_11_fu_843_p2 = (roundhw_Key_13_fu_575_p4 ^ call_ret4_i_hw_mixhw_Column_fu_317_ap_return_1);

assign newState_12_fu_849_p2 = (roundhw_Key_14_fu_566_p4 ^ call_ret4_i_hw_mixhw_Column_fu_317_ap_return_2);

assign newState_13_fu_855_p2 = (roundhw_Key_15_fu_563_p1 ^ call_ret4_i_hw_mixhw_Column_fu_317_ap_return_3);

assign newState_14_fu_765_p2 = (roundhw_Key_fu_692_p4 ^ call_ret1_i_hw_mixhw_Column_fu_281_ap_return_0);

assign newState_15_fu_789_p2 = (roundhw_Key_4_fu_656_p4 ^ call_ret2_i_hw_mixhw_Column_fu_293_ap_return_0);

assign newState_16_fu_813_p2 = (roundhw_Key_8_fu_620_p4 ^ call_ret3_i_hw_mixhw_Column_fu_305_ap_return_0);

assign newState_17_fu_837_p2 = (roundhw_Key_12_fu_584_p4 ^ call_ret4_i_hw_mixhw_Column_fu_317_ap_return_0);

assign newState_1_fu_329_p1 = state[7:0];

assign newState_2_fu_771_p2 = (roundhw_Key_1_fu_683_p4 ^ call_ret1_i_hw_mixhw_Column_fu_281_ap_return_1);

assign newState_3_fu_777_p2 = (roundhw_Key_2_fu_674_p4 ^ call_ret1_i_hw_mixhw_Column_fu_281_ap_return_2);

assign newState_4_fu_783_p2 = (roundhw_Key_3_fu_665_p4 ^ call_ret1_i_hw_mixhw_Column_fu_281_ap_return_3);

assign newState_5_fu_795_p2 = (roundhw_Key_5_fu_647_p4 ^ call_ret2_i_hw_mixhw_Column_fu_293_ap_return_1);

assign newState_6_fu_801_p2 = (roundhw_Key_6_fu_638_p4 ^ call_ret2_i_hw_mixhw_Column_fu_293_ap_return_2);

assign newState_7_fu_807_p2 = (roundhw_Key_7_fu_629_p4 ^ call_ret2_i_hw_mixhw_Column_fu_293_ap_return_3);

assign newState_8_fu_819_p2 = (roundhw_Key_9_fu_611_p4 ^ call_ret3_i_hw_mixhw_Column_fu_305_ap_return_1);

assign newState_9_fu_825_p2 = (roundhw_Key_10_fu_602_p4 ^ call_ret3_i_hw_mixhw_Column_fu_305_ap_return_2);

assign newState_fu_393_p4 = {{state[63:56]}};

assign roundhw_Key_10_fu_602_p4 = {{key_read_reg_897[47:40]}};

assign roundhw_Key_11_fu_593_p4 = {{key_read_reg_897[39:32]}};

assign roundhw_Key_12_fu_584_p4 = {{key_read_reg_897[31:24]}};

assign roundhw_Key_13_fu_575_p4 = {{key_read_reg_897[23:16]}};

assign roundhw_Key_14_fu_566_p4 = {{key_read_reg_897[15:8]}};

assign roundhw_Key_15_fu_563_p1 = key_read_reg_897[7:0];

assign roundhw_Key_1_fu_683_p4 = {{key_read_reg_897[119:112]}};

assign roundhw_Key_2_fu_674_p4 = {{key_read_reg_897[111:104]}};

assign roundhw_Key_3_fu_665_p4 = {{key_read_reg_897[103:96]}};

assign roundhw_Key_4_fu_656_p4 = {{key_read_reg_897[95:88]}};

assign roundhw_Key_5_fu_647_p4 = {{key_read_reg_897[87:80]}};

assign roundhw_Key_6_fu_638_p4 = {{key_read_reg_897[79:72]}};

assign roundhw_Key_7_fu_629_p4 = {{key_read_reg_897[71:64]}};

assign roundhw_Key_8_fu_620_p4 = {{key_read_reg_897[63:56]}};

assign roundhw_Key_9_fu_611_p4 = {{key_read_reg_897[55:48]}};

assign roundhw_Key_fu_692_p4 = {{key_read_reg_897[127:120]}};

assign sboxhw_address0 = zext_ln67_7_fu_558_p1;

assign sboxhw_address1 = zext_ln67_6_fu_553_p1;

assign sboxhw_address10 = zext_ln67_12_fu_493_p1;

assign sboxhw_address11 = zext_ln67_11_fu_478_p1;

assign sboxhw_address12 = zext_ln67_10_fu_463_p1;

assign sboxhw_address13 = zext_ln67_9_fu_448_p1;

assign sboxhw_address14 = zext_ln67_8_fu_433_p1;

assign sboxhw_address15 = zext_ln67_fu_418_p1;

assign sboxhw_address2 = zext_ln67_5_fu_548_p1;

assign sboxhw_address3 = zext_ln67_4_fu_543_p1;

assign sboxhw_address4 = zext_ln67_3_fu_538_p1;

assign sboxhw_address5 = zext_ln67_2_fu_533_p1;

assign sboxhw_address6 = zext_ln67_1_fu_528_p1;

assign sboxhw_address7 = zext_ln23_fu_403_p1;

assign sboxhw_address8 = zext_ln67_14_fu_523_p1;

assign sboxhw_address9 = zext_ln67_13_fu_508_p1;

assign tmp_1_fu_438_p4 = {{state[111:104]}};

assign tmp_2_fu_453_p4 = {{state[103:96]}};

assign tmp_3_fu_468_p4 = {{state[95:88]}};

assign tmp_4_fu_483_p4 = {{state[87:80]}};

assign tmp_5_fu_498_p4 = {{state[79:72]}};

assign tmp_6_fu_513_p4 = {{state[71:64]}};

assign tmp_fu_423_p4 = {{state[119:112]}};

assign trunc_ln_fu_408_p4 = {{state[127:120]}};

assign value_assign_1_fu_343_p4 = {{state[23:16]}};

assign value_assign_2_fu_353_p4 = {{state[31:24]}};

assign value_assign_3_fu_363_p4 = {{state[39:32]}};

assign value_assign_4_fu_373_p4 = {{state[47:40]}};

assign value_assign_5_fu_383_p4 = {{state[55:48]}};

assign value_assign_s_fu_333_p4 = {{state[15:8]}};

assign zext_ln23_fu_403_p1 = newState_fu_393_p4;

assign zext_ln67_10_fu_463_p1 = tmp_2_fu_453_p4;

assign zext_ln67_11_fu_478_p1 = tmp_3_fu_468_p4;

assign zext_ln67_12_fu_493_p1 = tmp_4_fu_483_p4;

assign zext_ln67_13_fu_508_p1 = tmp_5_fu_498_p4;

assign zext_ln67_14_fu_523_p1 = tmp_6_fu_513_p4;

assign zext_ln67_1_fu_528_p1 = value_assign_5_fu_383_p4;

assign zext_ln67_2_fu_533_p1 = value_assign_4_fu_373_p4;

assign zext_ln67_3_fu_538_p1 = value_assign_3_fu_363_p4;

assign zext_ln67_4_fu_543_p1 = value_assign_2_fu_353_p4;

assign zext_ln67_5_fu_548_p1 = value_assign_1_fu_343_p4;

assign zext_ln67_6_fu_553_p1 = value_assign_s_fu_333_p4;

assign zext_ln67_7_fu_558_p1 = newState_1_fu_329_p1;

assign zext_ln67_8_fu_433_p1 = tmp_fu_423_p4;

assign zext_ln67_9_fu_448_p1 = tmp_1_fu_438_p4;

assign zext_ln67_fu_418_p1 = trunc_ln_fu_408_p4;

endmodule //Rocca_S_hw_v2_hw_AES
