`default_nettype none

module plotter(
	       input wire 	 clk,
	       input wire [10:0] hcount,
	       input wire [9:0]  vcount,
	       input wire 	 blank,
	       input wire [1:0]  range,
	       output wire [9:0] vaddr,
	       input wire [15:0] vdata,
	       output reg [2:0]  pixel
	       );
   
   // 1 bin per pixel, with the selected range
   assign vaddr = hcount[9:0] >> range;
   
   reg [9:0] 			 hheight; // Bar height
   reg [9:0] 			 vheight; // Pixel height
   reg 				 blank1; // blank pipelined 1
   
   always @(posedge clk) begin
      // Pipeline stage 1
      hheight <= vdata >> 7;
      vheight <= 10'd767 - vcount;
      blank1 <= blank;
      
      // Pipeline stage 2
      pixel <= blank1 ? 3'b0 : (vheight < hheight) ? 3'b111 : 3'b0;
   end
   
endmodule
