Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a8ff7b103cad4306aa5dc076e9ff245d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rca_nbit_tb_behav xil_defaultlib.rca_nbit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.rca_nbit_default
Compiling module xil_defaultlib.rca_nbit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rca_nbit_tb_behav
