<html>
<body><samp><pre>
<!@TC:1162049698>
#Build: Synplify Pro 8.5.1, Build 001R, Mar  7 2006
#install: C:\EDA\Synplicity\fpga_85
#OS: Windows XP 5.1
#Hostname: GEORGEDOYAMIS

#Sat Oct 28 18:34:58 2006

<a name=compilerReport16>$ Start of Compile
#Sat Oct 28 18:34:58 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\ga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_v5.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_calc.vhd"
@I:: "D:\Designs\GA_eval\vhd\fit_eval_elite3.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_v2.vhd"
@I:: "D:\Designs\GA_eval\vhd\obs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram1.vhd"
@I:: "D:\Designs\GA_eval\vhd\top.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval.vhd"
@N: : <!@TM:1162049698> | Setting default value for generic genom_lngt to 8; 
@N: : <!@TM:1162049698> | Setting default value for generic score_sz to 16; 
@N: : <!@TM:1162049698> | Setting default value for generic scaling_factor_res to 4; 
@N: : <!@TM:1162049698> | Setting default value for generic pop_sz to 8; 
@N: : <!@TM:1162049698> | Setting default value for generic elite to 2; 
@N: : <!@TM:1162049698> | Setting default value for generic mr to 150; 
@N: : <!@TM:1162049698> | Setting default value for generic mut_res to 8; 
@N: : <!@TM:1162049698> | Setting default value for generic fit_limit to 510; 
@N: : <!@TM:1162049698> | Setting default value for generic max_gen to 10; 
VHDL syntax check successful!
File D:\Designs\GA_eval\syn\GA\rev_1\syntmp\hdlparams.dat changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\top.vhd:35:7:35:9:@N:CD630:@XP_MSG">top.vhd(35)</a><!@TM:1162049704> | Synthesizing work.ga.str 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\delay_regs.vhd:33:7:33:17:@N:CD630:@XP_MSG">delay_regs.vhd(33)</a><!@TM:1162049704> | Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\delay_regs.vhd:33:7:33:17:@N:CD630:@XP_MSG">delay_regs.vhd(33)</a><!@TM:1162049704> | Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\delay_regs.vhd:33:7:33:17:@N:CD630:@XP_MSG">delay_regs.vhd(33)</a><!@TM:1162049704> | Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\delay_regs.vhd:33:7:33:17:@N:CD630:@XP_MSG">delay_regs.vhd(33)</a><!@TM:1162049704> | Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\delay_regs.vhd:33:7:33:17:@N:CD630:@XP_MSG">delay_regs.vhd(33)</a><!@TM:1162049704> | Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:20:7:20:17:@N:CD630:@XP_MSG">control_v5.vhd(20)</a><!@TM:1162049704> | Synthesizing work.control_v5.rtl 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:74:16:74:18:@N:CD231:@XP_MSG">control_v5.vhd(74)</a><!@TM:1162049704> | Using onehot encoding for type type_sreg (clear_ram_s="100000000")
Post processing for work.control_v5.rtl
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL117:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Latch generated from process for signal decode, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL117:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Latch generated from process for signal index(31 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL117:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Latch generated from process for signal data_out_cross2_p1(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL117:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Latch generated from process for signal data_out_cross1_p1(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(5) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(6) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(7) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(8) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(9) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(10) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(11) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(12) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(13) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(14) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(15) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(16) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(17) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(18) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(19) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(20) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(21) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(22) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(23) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(24) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(25) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(26) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(27) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(28) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(29) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(30) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL111:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to cnt_parents(31) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 5 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 6 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 7 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 8 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 9 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 10 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 11 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 12 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 13 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 14 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 15 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 16 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 17 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 18 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 19 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 20 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 21 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 22 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 23 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 24 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 25 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 26 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 27 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 28 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 29 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 30 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL208:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | All reachable assignments to bit 31 of cnt_parents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <31> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <30> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <29> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <28> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <27> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <26> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <25> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <24> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <23> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <22> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <21> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <20> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <19> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <18> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <17> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <16> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <15> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <14> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <13> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <12> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <11> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <10> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <9> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <8> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <7> of index(31 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <6> of index(31 downto 4)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@N:CL201:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Trying to extract state machine for register notify_cnt_p
Extracted state machine for register notify_cnt_p
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0101
   0110
   0111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:106:2:106:4:@N:CL201:@XP_MSG">control_v5.vhd(106)</a><!@TM:1162049704> | Trying to extract state machine for register sreg
Extracted state machine for register sreg
State machine has 8 reachable states with original encodings of:
   000000001
   000000010
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:140:2:140:4:@W:CL190:@XP_MSG">control_v5.vhd(140)</a><!@TM:1162049704> | Optimizing register bit ga_fin to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:CL190:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Optimizing register bit count_gen_p1(0) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:CL190:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Optimizing register bit count_gen_p1(1) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:CL190:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Optimizing register bit count_gen_p1(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:CL190:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Optimizing register bit count_gen_p1(3) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:158:2:158:4:@W:CL190:@XP_MSG">control_v5.vhd(158)</a><!@TM:1162049704> | Optimizing register bit loop1.incr(0) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:158:2:158:4:@W:CL190:@XP_MSG">control_v5.vhd(158)</a><!@TM:1162049704> | Optimizing register bit loop1.incr(1) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:158:2:158:4:@W:CL190:@XP_MSG">control_v5.vhd(158)</a><!@TM:1162049704> | Optimizing register bit loop1.incr(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:158:2:158:4:@W:CL190:@XP_MSG">control_v5.vhd(158)</a><!@TM:1162049704> | Optimizing register bit loop1.incr(3) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:CL190:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Optimizing register bit count_offs_p1(3) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:CL171:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049704> | Pruning Register bit <3> of count_offs_p1(3 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:CL171:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049704> | Pruning Register bit <5> of index(5 downto 4)  </font>
<font color=#A52A2A>@W:<a href="@W:CL209:@XP_HELP">CL209</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:39:8:39:18:@W:CL209:@XP_MSG">control_v5.vhd(39)</a><!@TM:1162049704> | Input port bit <32> of elite_offs(0 to 63) is unused </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:33:7:33:13:@N:CD630:@XP_MSG">spram1.vhd(33)</a><!@TM:1162049704> | Synthesizing work.spram1.rtl 
Post processing for work.spram1.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:33:7:33:13:@N:CD630:@XP_MSG">spram1.vhd(33)</a><!@TM:1162049704> | Synthesizing work.spram1.rtl 
Post processing for work.spram1.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\obs.vhd:37:7:37:10:@N:CD630:@XP_MSG">obs.vhd(37)</a><!@TM:1162049704> | Synthesizing work.obs.rtl 
Post processing for work.obs.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\mutation_v2.vhd:37:7:37:18:@N:CD630:@XP_MSG">mutation_v2.vhd(37)</a><!@TM:1162049704> | Synthesizing work.mutation_v2.rtl 
Post processing for work.mutation_v2.rtl
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL117:@XP_MSG">std.vhd</a><!@TM:1162049704> | Latch generated from process for signal mutout(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\mutation_v2.vhd:110:0:110:4:@W:CL117:@XP_MSG">mutation_v2.vhd(110)</a><!@TM:1162049704> | Latch generated from process for signal done, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL117:@XP_MSG">std.vhd</a><!@TM:1162049704> | Latch generated from process for signal inGene_mut(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL117:@XP_MSG">std.vhd</a><!@TM:1162049704> | Latch generated from process for signal maskUnif(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(1) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(2) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(3) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(4) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(5) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(6) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL111:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to mask(7) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL117:@XP_MSG">std.vhd</a><!@TM:1162049704> | Latch generated from process for signal mask(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 1 of mask(7 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 2 of mask(7 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 3 of mask(7 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 4 of mask(7 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 5 of mask(7 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 6 of mask(7 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@W:CL208:@XP_MSG">std.vhd</a><!@TM:1162049704> | All reachable assignments to bit 7 of mask(7 downto 0) assign 0, register removed by optimization</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@N:CL177:@XP_MSG">std.vhd</a><!@TM:1162049704> | Sharing sequential element mutOffspr.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="c:\eda\synplicity\fpga_85\lib\vhd\std.vhd:@N:CL177:@XP_MSG">std.vhd</a><!@TM:1162049704> | Sharing sequential element rd.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\crossover_v2.vhd:37:7:37:19:@N:CD630:@XP_MSG">crossover_v2.vhd(37)</a><!@TM:1162049704> | Synthesizing work.crossover_v2.rtl 
Post processing for work.crossover_v2.rtl
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\crossover_v2.vhd:104:0:104:2:@W:CL117:@XP_MSG">crossover_v2.vhd(104)</a><!@TM:1162049704> | Latch generated from process for signal crossout1(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:36:7:36:16:@N:CD630:@XP_MSG">selection.vhd(36)</a><!@TM:1162049704> | Synthesizing work.selection.rtl 
Post processing for work.selection.rtl
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:108:0:108:2:@W:CL117:@XP_MSG">selection.vhd(108)</a><!@TM:1162049704> | Latch generated from process for signal done, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:108:0:108:2:@W:CL117:@XP_MSG">selection.vhd(108)</a><!@TM:1162049704> | Latch generated from process for signal selParent(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:108:0:108:2:@W:CL117:@XP_MSG">selection.vhd(108)</a><!@TM:1162049704> | Latch generated from process for signal rd, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:108:0:108:2:@W:CL117:@XP_MSG">selection.vhd(108)</a><!@TM:1162049704> | Latch generated from process for signal scalFitSum(22 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <31> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <30> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <29> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <28> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <27> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <26> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <25> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <24> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <23> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <22> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <21> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <20> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <19> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <18> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <17> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <16> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <15> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <14> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <13> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <12> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <11> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <10> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <9> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <8> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <7> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <6> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <5> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <4> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <3> of count(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:CL171:@XP_MSG">selection.vhd(75)</a><!@TM:1162049704> | Pruning Register bit <2> of count(31 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\top_fit_eval.vhd:35:7:35:18:@N:CD630:@XP_MSG">top_fit_eval.vhd(35)</a><!@TM:1162049704> | Synthesizing work.fit_eval_ga.str 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:37:7:37:16:@N:CD630:@XP_MSG">fix_elite.vhd(37)</a><!@TM:1162049704> | Synthesizing work.fix_elite.rtl 
Post processing for work.fix_elite.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL169:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register temp_indexs_1_0(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL169:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register done  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL169:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register equal  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL169:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register temp1_0(15 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:91:1:91:3:@W:CL169:@XP_MSG">fix_elite.vhd(91)</a><!@TM:1162049704> | Pruning Register done_p  </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(0) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(1) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(2) assign '1', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(3) assign '1', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(4) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(5) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(6) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(7) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(8) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(9) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(10) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(11) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(12) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(13) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(14) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(15) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(16) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(17) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(18) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(19) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(20) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(21) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(22) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(23) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(24) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(25) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(26) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(27) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(28) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(29) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(30) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL111:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to nParents(31) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 0 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 1 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 2 of nParents(31 downto 0) assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 3 of nParents(31 downto 0) assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 4 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 5 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 6 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 7 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 8 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 9 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 10 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 11 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 12 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 13 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 14 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 15 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 16 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 17 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 18 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 19 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 20 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 21 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 22 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 23 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 24 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 25 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 26 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 27 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 28 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 29 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 30 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL208:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | All reachable assignments to bit 31 of nParents(31 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(31) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <31> of counter(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(1) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(3) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(4) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(5) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(6) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(7) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(8) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(9) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(10) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(12) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(13) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(14) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(15) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(16) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(17) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(18) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(19) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(20) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(21) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(22) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(23) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(24) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(25) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(26) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(27) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(28) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(29) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL190:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Optimizing register bit counter(30) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <30> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <29> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <28> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <27> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <26> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <25> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <24> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <23> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <22> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <21> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <20> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <19> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <18> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <17> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <16> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <15> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <14> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <13> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <12> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <11> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <10> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <9> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <8> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <7> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <6> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <5> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <4> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <3> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <2> of counter(30 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:CL171:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049704> | Pruning Register bit <1> of counter(30 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:37:7:37:15:@N:CD630:@XP_MSG">fit_calc.vhd(37)</a><!@TM:1162049704> | Synthesizing work.fit_calc.rtl 
Post processing for work.fit_calc.rtl
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(0) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(9) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(10) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(11) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(12) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(13) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(14) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to gene_scr(15) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 0 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL117:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | Latch generated from process for signal gene_scr(23 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 9 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 10 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 11 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 12 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 13 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 14 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 15 of gene_scr(23 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(0) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(9) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(10) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(11) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(12) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(13) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(14) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL111:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to fit(15) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 0 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL117:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | Latch generated from process for signal fit(15 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 9 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 10 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 11 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 12 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 13 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 14 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL208:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | All reachable assignments to bit 15 of fit(15 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL117:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | Latch generated from process for signal gene(7 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:CL117:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049704> | Latch generated from process for signal done, probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(0) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(9) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(10) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(12) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(13) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(14) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL190:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Optimizing register bit gene_score(15) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <15> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <14> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <13> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <12> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <11> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <10> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <9> of gene_score(23 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL171:@XP_HELP">CL171</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:CL171:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049704> | Pruning Register bit <0> of gene_score(23 downto 0)  </font>
Post processing for work.fit_eval_ga.str
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:40:7:40:10:@N:CD630:@XP_MSG">rng.vhd(40)</a><!@TM:1162049704> | Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <31> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <30> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <29> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <28> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <27> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <26> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <25> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <24> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <23> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <22> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <21> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <20> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <19> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <18> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <17> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <16> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <15> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <14> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <13> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <12> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <11> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <10> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <9> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <8> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <7> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <6> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <5> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <4> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <3> of LFSR.taps_array_4_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL113:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Feedback mux created for signal lfsr_reg[3:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_4(1) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_4(2) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 1 of taps_array_4(2 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 2 of taps_array_4(2 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL212:@XP_HELP">CL212</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL212:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Register taps_array_4(0) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:40:7:40:10:@N:CD630:@XP_MSG">rng.vhd(40)</a><!@TM:1162049704> | Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <31> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <30> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <29> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <28> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <27> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <26> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <25> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <24> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <23> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <22> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <21> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <20> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <19> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <18> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <17> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <16> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <15> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <14> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <13> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <12> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <11> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <10> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <9> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <8> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <7> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <6> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <5> of LFSR.taps_array_6_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL113:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Feedback mux created for signal lfsr_reg[5:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_6(1) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_6(2) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_6(3) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_6(4) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 1 of taps_array_6(4 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 2 of taps_array_6(4 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 3 of taps_array_6(4 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 4 of taps_array_6(4 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL212:@XP_HELP">CL212</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL212:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Register taps_array_6(0) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:40:7:40:10:@N:CD630:@XP_MSG">rng.vhd(40)</a><!@TM:1162049704> | Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <31> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <30> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <29> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <28> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <27> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <26> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <25> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <24> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <23> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <22> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <21> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <20> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <19> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <18> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <17> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <16> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <15> of LFSR.taps_array_16_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL113:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Feedback mux created for signal lfsr_reg[15:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(0) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(3) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(5) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(6) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(7) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(8) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(9) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(10) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(11) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(12) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(13) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_16(14) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 0 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 3 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 5 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 6 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 7 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 8 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 9 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 10 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 11 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 12 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 13 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 14 of taps_array_16(14 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL212:@XP_HELP">CL212</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL212:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Register taps_array_16(4) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... </font>
<font color=#A52A2A>@W:<a href="@W:CL212:@XP_HELP">CL212</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL212:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Register taps_array_16(2 downto 1) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:40:7:40:10:@N:CD630:@XP_MSG">rng.vhd(40)</a><!@TM:1162049704> | Synthesizing work.rng.rtl 
Post processing for work.rng.rtl
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <31> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <30> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <29> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <28> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <27> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <26> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <25> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <24> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <23> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <22> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <21> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <20> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <19> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <18> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <17> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <16> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <15> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <14> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <13> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <12> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <11> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <10> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <9> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <8> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL170:@XP_HELP">CL170</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL170:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Pruning bit <7> of LFSR.taps_array_8_1(31 downto 0) - not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL113:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Feedback mux created for signal lfsr_reg[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_8(0) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_8(4) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_8(5) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL111:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to taps_array_8(6) assign '0', register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 0 of taps_array_8(6 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 4 of taps_array_8(6 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 5 of taps_array_8(6 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL208:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | All reachable assignments to bit 6 of taps_array_8(6 downto 0) assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL212:@XP_HELP">CL212</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@W:CL212:@XP_MSG">rng.vhd(73)</a><!@TM:1162049704> | Register taps_array_8(3 downto 1) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... </font>
Post processing for work.ga.str
@END
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Oct 28 18:35:04 2006

###########################################################[
<a name=mapperReport17>Synplicity Xilinx Technology Mapper, Version 8.5.0.p, Build 022R, Built Apr  7 2006
Copyright (C) 1994-2006, Synplicity Inc.  All Rights Reserved
Version 8.5.1
Reading constraint file: D:\Designs\GA_eval\syn\GA\ga.sdc
Adding property syn_useioff, value 1 to view:work.ga(str)
Reading constraint file: D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval_fsm.sdc
@N: : <!@TM:1162049709> | Using encoding styles selected by FSM Explorer. 
Data created on Thu Oct 26 21:20:59 2006
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1162049709> | Running in 32-bit mode. 
@N: : <!@TM:1162049709> | Gated clock conversion enabled  
Adding property syn_encoding in cell control_v5, value "gray", to instance U11.sreg[0:7]
Reading Xilinx I/O pad type table from file &ltC:\EDA\Synplicity\fpga_85\lib/xilinx/x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file &ltC:\EDA\Synplicity\fpga_85\lib/xilinx/gttype.txt> 


<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\designs\ga_eval\vhd\top.vhd:489:1:489:3:@W:MO129:@XP_MSG">top.vhd(489)</a><!@TM:1162049709> | Sequential instance ga_fin has been reduced to a combinational gate by constant propagation</font>
Automatic dissolve at startup in view:work.fit_eval_ga(str) of U0(fit_calc)
Automatic dissolve at startup in view:work.ga(str) of U19(delay_regsZ0)
Automatic dissolve at startup in view:work.ga(str) of U18(delay_regsZ0)
Automatic dissolve at startup in view:work.ga(str) of U17(delay_regsZ1)
Automatic dissolve at startup in view:work.ga(str) of U16(delay_regsZ2)
Automatic dissolve at startup in view:work.ga(str) of U15(delay_regsZ3)
Automatic dissolve at startup in view:work.ga(str) of U14(delay_regsZ4)
Automatic dissolve at startup in view:work.ga(str) of U13(delay_regsZ3)
Automatic dissolve at startup in view:work.ga(str) of U12(delay_regsZ4)
Automatic dissolve at startup in view:work.ga(str) of U8(obs)
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:BN132:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049709> | Removing sequential instance U4.U0.gene_scr[8:1],  because it is equivalent to instance U4.U0.gene_scr[23:16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:91:1:91:3:@W:BN132:@XP_MSG">fit_calc.vhd(91)</a><!@TM:1162049709> | Removing sequential instance U4.U0.fit_1[8:1],  because it is equivalent to instance U4.U0.gene_scr[23:16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W:BN132:@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049709> | Removing sequential instance U4.U0.gene_score_1[23:16],  because it is equivalent to instance U4.U0.gene_score_1[8:1]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN132:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance U4.U1.fin,  because it is equivalent to instance U4.U1.rd</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN132:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance U4.U1.temp1_1[15:0],  because it is equivalent to instance U4.U1.temp2_0[15:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN132:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance U4.U1.temp_indexs_1_1[31:0],  because it is equivalent to instance U4.U1.temp_indexs_2_0[31:0]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_22[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_21[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_20[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_19[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_18[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_17[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_16[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_15[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_14[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_13[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_12[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_11[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_10[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_9[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_8[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_7[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_6[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_5[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_4[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_3[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_2[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl_1[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U9.data_out_cl[23],  because it is equivalent to instance U9.data_out_cl_23[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl_6[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl_5[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl_4[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl_3[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl_2[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl_1[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049709> | Removing sequential instance U10.data_out_cl[7],  because it is equivalent to instance U10.data_out_cl_7[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:BN116:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049709> | Removing sequential instance count_sel_rd_p1[4:0] of view:PrimLib.dffr(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:BN116:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049709> | Removing sequential instance count_offs_p1[2:0] of view:PrimLib.dffr(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:BN116:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049709> | Removing sequential instance count_sel_wr_p1[4:0] of view:PrimLib.dffr(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@W:BN116:@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049709> | Removing sequential instance count_cross_offs_p1[2:0] of view:PrimLib.dffr(prim) because there are no references to its outputs </font>
NRtlRetiming done on count_cross_offs_p1[2:0]
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance counter[0] of view:PrimLib.dffr(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance cont2 of view:PrimLib.dffr(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance elite_indexs_1[31:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance elite_offs_1[31:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance elite_offs_0[31:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance best_fit_1[15:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance best_fit_prev_gen_1[15:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance elite_indexs_0[31:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049709> | Removing sequential instance best_fit_0[15:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
NRtlRetiming done on fit_sum[18:0]
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:BN116:@XP_MSG">selection.vhd(75)</a><!@TM:1162049709> | Removing sequential instance cumSum_p1[18:0] of view:PrimLib.dffre(prim) because there are no references to its outputs </font>
NRtlRetiming done on cumSum_p1[18:0]
RTL optimization done.

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 34MB peak: 35MB)
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:167:46:167:64:@N:MF179:@XP_MSG">fix_elite.vhd(167)</a><!@TM:1162049710> | Found 16 bit by 16 bit '==' comparator, 'loop1.un24_valid'
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:75:1:75:3:@W:MO129:@XP_MSG">selection.vhd(75)</a><!@TM:1162049715> | Sequential instance U5.count[1] has been reduced to a combinational gate by constant propagation</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\designs\ga_eval\vhd\selection.vhd:120:29:120:51:@N:MF179:@XP_MSG">selection.vhd(120)</a><!@TM:1162049715> | Found 23 bit by 23 bit '==' comparator, 'selection.un16_data_valid'
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[14],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[13],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[12],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[11],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[10],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[9],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_0[0],  because it is equivalent to instance U9.data_0[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[14],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[13],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[12],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[11],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[10],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[9],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_1[0],  because it is equivalent to instance U9.data_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[14],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[13],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[12],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[11],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[10],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[9],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_2[0],  because it is equivalent to instance U9.data_2[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[14],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[13],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[12],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[11],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[10],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[9],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_3[0],  because it is equivalent to instance U9.data_3[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[14],  because it is equivalent to instance U9.data_out_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[13],  because it is equivalent to instance U9.data_out_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[12],  because it is equivalent to instance U9.data_out_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[11],  because it is equivalent to instance U9.data_out_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[10],  because it is equivalent to instance U9.data_out_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[9],  because it is equivalent to instance U9.data_out_1[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049715> | Removing instance U9.data_out_1[0],  because it is equivalent to instance U9.data_out_1[15]</font>
Encoding state machine work.control_v5(rtl)-notify_cnt_p[0:5]
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0101 -> 001000
   0110 -> 010000
   0111 -> 100000
Encoding state machine work.control_v5(rtl)-sreg[0:7]
original code -> new code
   000000001 -> 000
   000000010 -> 001
   000001000 -> 011
   000010000 -> 010
   000100000 -> 110
   001000000 -> 111
   010000000 -> 101
   100000000 -> 100
@N: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:116:2:116:4:@N::@XP_MSG">control_v5.vhd(116)</a><!@TM:1162049715> | Found counter in view:work.control_v5(rtl) inst count_parents_p1[4:0]
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W:MO129:@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049715> | Sequential instance U11.index_1[3] has been reduced to a combinational gate by constant propagation</font>
Automatic dissolve during optimization of view:work.crossover_v2(rtl) of un3(PM_RSH__8_8_3_11111111_xc3s1500)
Automatic dissolve during optimization of view:work.mutation_v2(rtl) of mutation_v2.maskUnif_3(PM_LSH__8_8_4_u0000000_xc3s1500)
Automatic dissolve during optimization of view:work.mutation_v2(rtl) of mutation_v2.un1_ingene_mut(PM_LSH__8_8_3_u0000000_xc3s1500)
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049717> | Removing sequential instance data_0[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049717> | Removing sequential instance data_1[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049717> | Removing sequential instance data_2[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049717> | Removing sequential instance data_3[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
Automatic dissolve during optimization of view:work.ga(str) of U4(fit_eval_ga)
Auto Dissolve of U5 (inst of view:work.selection(rtl))

Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 38MB)
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[8],  because it is equivalent to instance U9.data_0[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[8],  because it is equivalent to instance U9.data_1[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[8],  because it is equivalent to instance U9.data_2[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[8],  because it is equivalent to instance U9.data_3[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[7],  because it is equivalent to instance U9.data_0[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[7],  because it is equivalent to instance U9.data_1[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[7],  because it is equivalent to instance U9.data_2[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[7],  because it is equivalent to instance U9.data_3[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[6],  because it is equivalent to instance U9.data_0[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[6],  because it is equivalent to instance U9.data_1[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[6],  because it is equivalent to instance U9.data_2[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[6],  because it is equivalent to instance U9.data_3[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[5],  because it is equivalent to instance U9.data_0[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[5],  because it is equivalent to instance U9.data_1[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[5],  because it is equivalent to instance U9.data_2[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[5],  because it is equivalent to instance U9.data_3[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[4],  because it is equivalent to instance U9.data_0[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[4],  because it is equivalent to instance U9.data_1[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[4],  because it is equivalent to instance U9.data_2[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[4],  because it is equivalent to instance U9.data_3[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[3],  because it is equivalent to instance U9.data_0[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[3],  because it is equivalent to instance U9.data_1[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[3],  because it is equivalent to instance U9.data_2[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[3],  because it is equivalent to instance U9.data_3[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[2],  because it is equivalent to instance U9.data_0[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[2],  because it is equivalent to instance U9.data_1[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[2],  because it is equivalent to instance U9.data_2[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[2],  because it is equivalent to instance U9.data_3[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_0[1],  because it is equivalent to instance U9.data_0[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_1[1],  because it is equivalent to instance U9.data_1[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_2[1],  because it is equivalent to instance U9.data_2[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_3[1],  because it is equivalent to instance U9.data_3[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[1],  because it is equivalent to instance U9.data_out_1[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[2],  because it is equivalent to instance U9.data_out_1[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[3],  because it is equivalent to instance U9.data_out_1[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[4],  because it is equivalent to instance U9.data_out_1[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[5],  because it is equivalent to instance U9.data_out_1[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[6],  because it is equivalent to instance U9.data_out_1[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[7],  because it is equivalent to instance U9.data_out_1[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN132:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing instance U9.data_out_1[8],  because it is equivalent to instance U9.data_out_1[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[31] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[30] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[29] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[28] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[27] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[26] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[25] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[24] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[23] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[22] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[21] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[31] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[30] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[29] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[28] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[27] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[26] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[25] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[24] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[23] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[22] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[21] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049718> | Removing sequential instance U4.U1.temp_indexs_2_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing sequential instance U9.data_out_1[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing sequential instance U10.data_out_cl_7[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049718> | Removing sequential instance U9.data_out_cl_23[23] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 38MB peak: 39MB)

Clock Buffers:
  Inserting Clock buffer for port clk,	TNM=clk
  Inserting Clock buffer on net data_valid_dummy, 	TNM=data_valid_dummy


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:06s; Memory used current: 38MB peak: 39MB)
@N:<a href="@N:FA196:@XP_HELP">FA196</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FA196:@XP_MSG">rng.vhd(73)</a><!@TM:1162049720> | Found addmux in view:work.ga(str) inst U4.U1.fit_sum_6_0[18:0]  
@N:<a href="@N:FA196:@XP_HELP">FA196</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FA196:@XP_MSG">rng.vhd(73)</a><!@TM:1162049720> | Found addmux in view:work.ga(str) inst U5.selection.scalFitSum_4[5:0]  

Starting Early Timing Optimization (Time elapsed 0h:00m:06s; Memory used current: 38MB peak: 39MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:13s; Memory used current: 40MB peak: 41MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:13s; Memory used current: 40MB peak: 41MB)

Finished preparing to map (Time elapsed 0h:00m:13s; Memory used current: 40MB peak: 41MB)

Finished technology mapping (Time elapsed 0h:00m:15s; Memory used current: 48MB peak: 50MB)
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -6.85ns		1044 /       643
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[21] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[22] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\spram1.vhd:73:4:73:6:@W:BN116:@XP_MSG">spram1.vhd(73)</a><!@TM:1162049731> | Removing sequential instance U9.data_out_1[23] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
   2		0h:00m:16s		    -5.67ns		1043 /       627
   3		0h:00m:16s		    -5.67ns		1043 /       627
   4		0h:00m:16s		    -5.67ns		1043 /       627
   5		0h:00m:16s		    -5.67ns		1043 /       627
------------------------------------------------------------

Timing driven replication report
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FX271:@XP_MSG">rng.vhd(73)</a><!@TM:1162049732> | Instance "U2.parallel_out_1[0]" with 16 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FX271:@XP_MSG">rng.vhd(73)</a><!@TM:1162049732> | Instance "U2.parallel_out_1[4]" with 15 loads has been replicated 2 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FX271:@XP_MSG">rng.vhd(73)</a><!@TM:1162049732> | Instance "U2.parallel_out_1[3]" with 14 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FX271:@XP_MSG">rng.vhd(73)</a><!@TM:1162049732> | Instance "U2.parallel_out_1[1]" with 14 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FX271:@XP_MSG">rng.vhd(73)</a><!@TM:1162049732> | Instance "U2.parallel_out_1[2]" with 14 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\rng.vhd:73:4:73:6:@N:FX271:@XP_MSG">rng.vhd(73)</a><!@TM:1162049732> | Instance "U2.parallel_out_1[5]" with 10 loads has been replicated 1 time(s) to improve timing 
Added 7 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Timing driven replication report
No replication required.

Timing driven replication report
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@N:FX271:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049734> | Instance "U4.U1.N_1411_i" with 2 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@N:FX271:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049734> | Instance "U4.U1.N_1409_i" with 2 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@N:FX271:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049734> | Instance "U4.U1.N_1407_i" with 2 loads has been replicated 1 time(s) to improve timing 
Added 0 Registers via timing driven replication
Added 3 LUTs via timing driven replication

<font color=#A52A2A>@W:<a href="@W:BN116:@XP_HELP">BN116</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:114:1:114:3:@W:BN116:@XP_MSG">fix_elite.vhd(114)</a><!@TM:1162049734> | Removing sequential instance U4.U1.sum_p[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs </font>
Timing driven replication report
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:139:2:139:4:@N:FX271:@XP_MSG">fix_elite.vhd(139)</a><!@TM:1162049734> | Instance "U4.U1.fit_sum_6[14]" with 2 loads has been replicated 1 time(s) to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:139:2:139:4:@N:FX271:@XP_MSG">fix_elite.vhd(139)</a><!@TM:1162049734> | Instance "U4.U1.fit_sum_6[13]" with 2 loads has been replicated 1 time(s) to improve timing 
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication

xct_reducefodelay set to FALSE
Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -3.58ns		1077 /       648
   2		0h:00m:19s		    -3.50ns		1077 /       648
   3		0h:00m:19s		    -3.50ns		1077 /       648
   4		0h:00m:20s		    -3.50ns		1077 /       648
Timing driven replication report
No replication required.

   5		0h:00m:20s		    -3.50ns		1077 /       648
   6		0h:00m:20s		    -3.50ns		1077 /       648
   7		0h:00m:20s		    -3.50ns		1077 /       648
------------------------------------------------------------

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		    -3.50ns		1077 /       648
   2		0h:00m:20s		    -3.43ns		1077 /       648
   3		0h:00m:20s		    -3.43ns		1077 /       648
Timing driven replication report
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\designs\ga_eval\vhd\fix_elite.vhd:139:2:139:4:@N:FX271:@XP_MSG">fix_elite.vhd(139)</a><!@TM:1162049734> | Instance "U4.U1.fit_sum_6[12]" with 2 loads has been replicated 1 time(s) to improve timing 
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:20s		    -3.43ns		1078 /       648
   5		0h:00m:20s		    -3.43ns		1078 /       648
   6		0h:00m:20s		    -3.43ns		1078 /       648
------------------------------------------------------------

Net buffering Report for view:work.ga(str):
No nets needed buffering.

@N:<a href="@N:MF197:@XP_HELP">MF197</a> : <!@TM:1162049734> | Retiming summary : 293 registers retimed to 213  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 293 registers retimed to 213

Original and Pipelined registers replaced by retiming :
		U4.U1.best_fit_0[0]
		U4.U1.best_fit_0[1]
		U4.U1.best_fit_0[2]
		U4.U1.best_fit_0[3]
		U4.U1.best_fit_0[4]
		U4.U1.best_fit_0[5]
		U4.U1.best_fit_0[6]
		U4.U1.best_fit_0[7]
		U4.U1.best_fit_0[8]
		U4.U1.best_fit_0[9]
		U4.U1.best_fit_0[10]
		U4.U1.best_fit_0[11]
		U4.U1.best_fit_0[12]
		U4.U1.best_fit_0[13]
		U4.U1.best_fit_0[14]
		U4.U1.best_fit_0[15]
		U4.U1.best_fit_1[0]
		U4.U1.best_fit_1[1]
		U4.U1.best_fit_1[2]
		U4.U1.best_fit_1[3]
		U4.U1.best_fit_1[4]
		U4.U1.best_fit_1[5]
		U4.U1.best_fit_1[6]
		U4.U1.best_fit_1[7]
		U4.U1.best_fit_1[8]
		U4.U1.best_fit_1[9]
		U4.U1.best_fit_1[10]
		U4.U1.best_fit_1[11]
		U4.U1.best_fit_1[12]
		U4.U1.best_fit_1[13]
		U4.U1.best_fit_1[14]
		U4.U1.best_fit_1[15]
		U4.U1.best_fit_prev_gen_1[0]
		U4.U1.best_fit_prev_gen_1[1]
		U4.U1.best_fit_prev_gen_1[2]
		U4.U1.best_fit_prev_gen_1[3]
		U4.U1.best_fit_prev_gen_1[4]
		U4.U1.best_fit_prev_gen_1[5]
		U4.U1.best_fit_prev_gen_1[6]
		U4.U1.best_fit_prev_gen_1[7]
		U4.U1.best_fit_prev_gen_1[8]
		U4.U1.best_fit_prev_gen_1[9]
		U4.U1.best_fit_prev_gen_1[10]
		U4.U1.best_fit_prev_gen_1[11]
		U4.U1.best_fit_prev_gen_1[12]
		U4.U1.best_fit_prev_gen_1[13]
		U4.U1.best_fit_prev_gen_1[14]
		U4.U1.best_fit_prev_gen_1[15]
		U4.U1.cont2
		U4.U1.counter[0]
		U4.U1.elite_indexs_0[0]
		U4.U1.elite_indexs_0[1]
		U4.U1.elite_indexs_0[2]
		U4.U1.elite_indexs_0[3]
		U4.U1.elite_indexs_0[4]
		U4.U1.elite_indexs_0[5]
		U4.U1.elite_indexs_0[6]
		U4.U1.elite_indexs_0[7]
		U4.U1.elite_indexs_0[8]
		U4.U1.elite_indexs_0[9]
		U4.U1.elite_indexs_0[10]
		U4.U1.elite_indexs_0[11]
		U4.U1.elite_indexs_0[12]
		U4.U1.elite_indexs_0[13]
		U4.U1.elite_indexs_0[14]
		U4.U1.elite_indexs_0[15]
		U4.U1.elite_indexs_0[16]
		U4.U1.elite_indexs_0[17]
		U4.U1.elite_indexs_0[18]
		U4.U1.elite_indexs_0[19]
		U4.U1.elite_indexs_0[20]
		U4.U1.elite_indexs_0[21]
		U4.U1.elite_indexs_0[22]
		U4.U1.elite_indexs_0[23]
		U4.U1.elite_indexs_0[24]
		U4.U1.elite_indexs_0[25]
		U4.U1.elite_indexs_0[26]
		U4.U1.elite_indexs_0[27]
		U4.U1.elite_indexs_0[28]
		U4.U1.elite_indexs_0[29]
		U4.U1.elite_indexs_0[30]
		U4.U1.elite_indexs_0[31]
		U4.U1.elite_indexs_1[0]
		U4.U1.elite_indexs_1[1]
		U4.U1.elite_indexs_1[2]
		U4.U1.elite_indexs_1[3]
		U4.U1.elite_indexs_1[4]
		U4.U1.elite_indexs_1[5]
		U4.U1.elite_indexs_1[6]
		U4.U1.elite_indexs_1[7]
		U4.U1.elite_indexs_1[8]
		U4.U1.elite_indexs_1[9]
		U4.U1.elite_indexs_1[10]
		U4.U1.elite_indexs_1[11]
		U4.U1.elite_indexs_1[12]
		U4.U1.elite_indexs_1[13]
		U4.U1.elite_indexs_1[14]
		U4.U1.elite_indexs_1[15]
		U4.U1.elite_indexs_1[16]
		U4.U1.elite_indexs_1[17]
		U4.U1.elite_indexs_1[18]
		U4.U1.elite_indexs_1[19]
		U4.U1.elite_indexs_1[20]
		U4.U1.elite_indexs_1[21]
		U4.U1.elite_indexs_1[22]
		U4.U1.elite_indexs_1[23]
		U4.U1.elite_indexs_1[24]
		U4.U1.elite_indexs_1[25]
		U4.U1.elite_indexs_1[26]
		U4.U1.elite_indexs_1[27]
		U4.U1.elite_indexs_1[28]
		U4.U1.elite_indexs_1[29]
		U4.U1.elite_indexs_1[30]
		U4.U1.elite_indexs_1[31]
		U4.U1.elite_offs_0[0]
		U4.U1.elite_offs_0[1]
		U4.U1.elite_offs_0[2]
		U4.U1.elite_offs_0[3]
		U4.U1.elite_offs_0[4]
		U4.U1.elite_offs_0[5]
		U4.U1.elite_offs_0[6]
		U4.U1.elite_offs_0[7]
		U4.U1.elite_offs_0[8]
		U4.U1.elite_offs_0[9]
		U4.U1.elite_offs_0[10]
		U4.U1.elite_offs_0[11]
		U4.U1.elite_offs_0[12]
		U4.U1.elite_offs_0[13]
		U4.U1.elite_offs_0[14]
		U4.U1.elite_offs_0[15]
		U4.U1.elite_offs_0[16]
		U4.U1.elite_offs_0[17]
		U4.U1.elite_offs_0[18]
		U4.U1.elite_offs_0[19]
		U4.U1.elite_offs_0[20]
		U4.U1.elite_offs_0[21]
		U4.U1.elite_offs_0[22]
		U4.U1.elite_offs_0[23]
		U4.U1.elite_offs_0[24]
		U4.U1.elite_offs_0[25]
		U4.U1.elite_offs_0[26]
		U4.U1.elite_offs_0[27]
		U4.U1.elite_offs_0[28]
		U4.U1.elite_offs_0[29]
		U4.U1.elite_offs_0[30]
		U4.U1.elite_offs_0[31]
		U4.U1.elite_offs_1[0]
		U4.U1.elite_offs_1[1]
		U4.U1.elite_offs_1[2]
		U4.U1.elite_offs_1[3]
		U4.U1.elite_offs_1[4]
		U4.U1.elite_offs_1[5]
		U4.U1.elite_offs_1[6]
		U4.U1.elite_offs_1[7]
		U4.U1.elite_offs_1[8]
		U4.U1.elite_offs_1[9]
		U4.U1.elite_offs_1[10]
		U4.U1.elite_offs_1[11]
		U4.U1.elite_offs_1[12]
		U4.U1.elite_offs_1[13]
		U4.U1.elite_offs_1[14]
		U4.U1.elite_offs_1[15]
		U4.U1.elite_offs_1[16]
		U4.U1.elite_offs_1[17]
		U4.U1.elite_offs_1[18]
		U4.U1.elite_offs_1[19]
		U4.U1.elite_offs_1[20]
		U4.U1.elite_offs_1[21]
		U4.U1.elite_offs_1[22]
		U4.U1.elite_offs_1[23]
		U4.U1.elite_offs_1[24]
		U4.U1.elite_offs_1[25]
		U4.U1.elite_offs_1[26]
		U4.U1.elite_offs_1[27]
		U4.U1.elite_offs_1[28]
		U4.U1.elite_offs_1[29]
		U4.U1.elite_offs_1[30]
		U4.U1.elite_offs_1[31]
		U4.U1.fit_sum[18]
		U4.U1.rd
		U4.U1.sum_p[17]
		U4.U1.sum_p[18]
		U4.U1.temp_indexs_2_0[2]
		U4.U1.temp_indexs_2_0[3]
		U4.U1.temp_indexs_2_0[4]
		U4.U1.temp_indexs_2_0[5]
		U4.U1.temp_indexs_2_0[6]
		U4.U1.temp_indexs_2_0[7]
		U4.U1.temp_indexs_2_0[8]
		U4.U1.temp_indexs_2_0[9]
		U4.U1.temp_indexs_2_0[10]
		U4.U1.temp_indexs_2_0[11]
		U4.U1.temp_indexs_2_0[12]
		U4.U1.temp_indexs_2_0[13]
		U4.U1.temp_indexs_2_0[14]
		U4.U1.temp_indexs_2_0[15]
		U4.U1.temp_indexs_2_0[16]
		U4.U1.temp_indexs_2_0[17]
		U4.U1.temp_indexs_2_0[18]
		U4.U1.temp_indexs_2_0[19]
		U4.U1.temp_indexs_2_0[20]
		U4.U1.temp_indexs_2_0[21]
		U4.U1.temp_indexs_2_0[22]
		U4.U1.temp_indexs_2_0[23]
		U4.U1.temp_indexs_2_0[24]
		U4.U1.temp_indexs_2_0[25]
		U4.U1.temp_indexs_2_0[26]
		U4.U1.temp_indexs_2_0[27]
		U4.U1.temp_indexs_2_0[28]
		U4.U1.temp_indexs_2_0[29]
		U4.U1.temp_indexs_2_0[30]
		U4.U1.temp_indexs_2_0[31]
		U4.U1.temp_indexs_2_1[0]
		U4.U1.temp_indexs_2_1[1]
		U4.U1.temp_indexs_2_1[2]
		U4.U1.temp_indexs_2_1[3]
		U4.U1.temp_indexs_2_1[4]
		U4.U1.temp_indexs_2_1[5]
		U4.U1.temp_indexs_2_1[6]
		U4.U1.temp_indexs_2_1[7]
		U4.U1.temp_indexs_2_1[8]
		U4.U1.temp_indexs_2_1[9]
		U4.U1.temp_indexs_2_1[10]
		U4.U1.temp_indexs_2_1[11]
		U4.U1.temp_indexs_2_1[12]
		U4.U1.temp_indexs_2_1[13]
		U4.U1.temp_indexs_2_1[14]
		U4.U1.temp_indexs_2_1[15]
		U4.U1.temp_indexs_2_1[16]
		U4.U1.temp_indexs_2_1[17]
		U4.U1.temp_indexs_2_1[18]
		U4.U1.temp_indexs_2_1[19]
		U4.U1.temp_indexs_2_1[20]
		U4.U1.temp_indexs_2_1[21]
		U4.U1.temp_indexs_2_1[22]
		U4.U1.temp_indexs_2_1[23]
		U4.U1.temp_indexs_2_1[24]
		U4.U1.temp_indexs_2_1[25]
		U4.U1.temp_indexs_2_1[26]
		U4.U1.temp_indexs_2_1[27]
		U4.U1.temp_indexs_2_1[28]
		U4.U1.temp_indexs_2_1[29]
		U4.U1.temp_indexs_2_1[30]
		U4.U1.temp_indexs_2_1[31]
		U5.count[1]
		U5.cumSum_p1[0]
		U5.cumSum_p1[1]
		U5.cumSum_p1[2]
		U5.cumSum_p1[3]
		U5.cumSum_p1[4]
		U5.cumSum_p1[5]
		U5.cumSum_p1[6]
		U5.cumSum_p1[7]
		U5.cumSum_p1[8]
		U5.cumSum_p1[9]
		U5.cumSum_p1[10]
		U5.cumSum_p1[11]
		U5.cumSum_p1[12]
		U5.cumSum_p1[13]
		U5.cumSum_p1[14]
		U5.cumSum_p1[15]
		U5.cumSum_p1[16]
		U5.cumSum_p1[17]
		U5.cumSum_p1[18]
		U9.data_0[15]
		U9.data_1[15]
		U9.data_2[15]
		U9.data_3[15]
		U9.data_out_1[15]
		U9.data_out_1[16]
		U9.data_out_1[17]
		U9.data_out_1[18]
		U9.data_out_1[19]
		U9.data_out_1[20]
		U9.data_out_1[21]
		U9.data_out_1[22]
		U9.data_out_1[23]
		U11.count_cross_offs_p1[0]
		U11.count_cross_offs_p1[1]
		U11.count_cross_offs_p1[2]
		U11.count_offs_p1[0]
		U11.count_offs_p1[1]
		U11.count_offs_p1[2]
		U11.count_sel_rd_p1[0]
		U11.count_sel_rd_p1[1]
		U11.count_sel_rd_p1[2]
		U11.count_sel_rd_p1[3]
		U11.count_sel_rd_p1[4]
		U11.count_sel_wr_p1[0]
		U11.count_sel_wr_p1[1]
		U11.count_sel_wr_p1[2]
		U11.count_sel_wr_p1[3]
		U11.count_sel_wr_p1[4]

New registers created by retiming :
		U4.U0.sum_p_ret
		U4.U1.best_fit_0_ret
		U4.U1.best_fit_0_ret_8
		U4.U1.best_fit_0_ret_24
		U4.U1.best_fit_0_ret_25
		U4.U1.best_fit_1_ret_1
		U4.U1.best_fit_1_ret_12
		U4.U1.best_fit_1_ret_13
		U4.U1.best_fit_1_ret_14
		U4.U1.best_fit_1_ret_15
		U4.U1.best_fit_1_ret_16
		U4.U1.best_fit_1_ret_18
		U4.U1.best_fit_1_ret_35
		U4.U1.best_fit_prev_gen_1_ret
		U4.U1.best_fit_prev_gen_1_ret_16
		U4.U1.cont2_ret_2
		U4.U1.cont2_ret_3
		U4.U1.count_parents_p1_ret
		U4.U1.count_parents_p1_ret_1
		U4.U1.counter_ret
		U4.U1.counter_ret_1
		U4.U1.counter_ret_2
		U4.U1.counter_ret_4
		U4.U1.elite_indexs_0_ret
		U4.U1.elite_indexs_0_ret_32
		U4.U1.elite_offs_0_ret
		U4.U1.fit_sum_0
		U4.U1.fit_sum_1
		U4.U1.fix_sum.cont2_ret_1
		U4.U1.loop1.best_fit_1_ret_1
		U4.U1.loop1.best_fit_1_ret_3
		U4.U1.notify_cnt_p_ret
		U4.U1.sum_p_0
		U4.U1.sum_p_1
		U4.U1.sum_p_ret
		U4.U1.sum_p_ret_1
		U4.sum_p_ret
		U5.cumSum_p1_ret
		U5.cumSum_p1_ret_19
		U9.data_out_1_ret
		U9.data_out_1_ret_1
		U9.data_out_1_ret_2
		U9.data_out_1_ret_3
		U9.data_out_1_ret_4
		U9.data_out_1_ret_5
		U9.data_out_1_ret_6
		U9.data_out_1_ret_7
		U9.data_out_1_ret_8
		U9.data_out_1_ret_9
		U9.data_out_1_ret_10
		U9.data_out_1_ret_11
		U9.data_out_1_ret_12
		U9.data_out_1_ret_13
		U9.data_out_1_ret_14
		U9.data_out_1_ret_15
		U9.data_out_1_ret_16
		U9.data_out_1_ret_17
		U9.data_out_1_ret_18
		U9.data_out_1_ret_19
		U9.data_out_1_ret_20
		U9.data_out_1_ret_21
		U9.data_out_1_ret_22
		U9.data_out_1_ret_23
		U9.data_out_1_ret_24
		U9.data_out_1_ret_25
		U9.data_out_1_ret_26
		U9.data_out_1_ret_27
		U9.data_out_1_ret_28
		U9.data_out_1_ret_29
		U9.data_out_1_ret_30
		U9.data_out_1_ret_31
		U11.count_cross_offs_p1_ret
		U11.count_cross_offs_p1_ret_1
		U11.count_cross_offs_p1_ret_3
		U11.count_offs_p1_ret
		U11.count_offs_p1_ret_0
		U11.count_offs_p1_ret_1
		U11.count_sel_rd_p1_ret
		U11.count_sel_rd_p1_ret_1
		U11.count_sel_rd_p1_ret_2
		U11.count_sel_wr_p1_ret
		U11.count_sel_wr_p1_ret_1
		U11.count_sel_wr_p1_ret_2
		U11.count_sel_wr_p1_ret_5
		U11.data_out_1_ret
		U11.data_out_1_ret_1
		U11.data_out_1_ret_2
		U11.data_out_1_ret_3
		U11.data_out_1_ret_4
		U11.data_out_1_ret_5
		U11.data_out_1_ret_6
		U11.data_out_1_ret_7
		U11.data_out_1_ret_8
		U11.data_out_1_ret_9
		U11.data_out_1_ret_10
		U11.data_out_1_ret_11
		U11.data_out_1_ret_12
		U11.data_out_1_ret_13
		U11.data_out_1_ret_14
		U11.data_out_1_ret_15
		U11.notify_cnt_p_ret
		U11.notify_cnt_p_ret_0
		U11.notify_cnt_p_ret_1
		U11.notify_cnt_p_ret_2
		U11.sreg_ret
		U11.sreg_ret_0
		U11.sreg_ret_1
		U11.sum_p_ret
		sum_p_ret


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:20s; Memory used current: 49MB peak: 50MB)

Finished restoring hierarchy (Time elapsed 0h:00m:20s; Memory used current: 49MB peak: 50MB)
@N:<a href="@N:BN191:@XP_HELP">BN191</a> : <!@TM:1162049736> | Writing property annotation file D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval.tap. 
Writing Analyst data base D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval.srm
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1162049736> | Writing default property annotation file D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval.map. 
Writing EDIF Netlist and constraint files
Version 8.5.1
Found clock ga|clk with period 7.69ns 
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\fit_calc.vhd:71:1:71:3:@W::@XP_MSG">fit_calc.vhd(71)</a><!@TM:1162049738> | Net done_p appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\selection.vhd:128:7:128:29:@W::@XP_MSG">selection.vhd(128)</a><!@TM:1162049738> | Net N_537_i appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\selection.vhd:128:7:128:29:@W::@XP_MSG">selection.vhd(128)</a><!@TM:1162049738> | Net un23_data_valid appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\selection.vhd:128:7:128:29:@W::@XP_MSG">selection.vhd(128)</a><!@TM:1162049738> | Net done_0_sqmuxa appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net cont_i_0 appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\top.vhd:265:0:265:2:@W::@XP_MSG">top.vhd(265)</a><!@TM:1162049738> | Net done_3_sqmuxa_i appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\top.vhd:56:3:56:14:@W::@XP_MSG">top.vhd(56)</a><!@TM:1162049738> | Net mutMethod[1] appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\top.vhd:56:3:56:14:@W::@XP_MSG">top.vhd(56)</a><!@TM:1162049738> | Net mutMethod[0] appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net cont_i_clk appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net N_489_i appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net N_488_i appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net un1_cross_out_2_sqmuxa_sn_m3_i appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net sreg_d_clk[7] appears to be a clock source which was not identified. Assuming default frequency. </font>
<font color=#A52A2A>@W: : <a href="d:\designs\ga_eval\vhd\control_v5.vhd:192:2:192:6:@W::@XP_MSG">control_v5.vhd(192)</a><!@TM:1162049738> | Net next_sreg_5_sqmuxa_i appears to be a clock source which was not identified. Assuming default frequency. </font>


<a name=timingReport18>##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 28 18:35:38 2006
#


Top view:               ga
Requested Frequency:    130.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Designs\GA_eval\syn\GA\ga.sdc
                       D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval_fsm.sdc
                       
@N:<a href="@N:MT195:@XP_HELP">MT195</a> : <!@TM:1162049738> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT197:@XP_HELP">MT197</a> : <!@TM:1162049738> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary19>Performance Summary 
*******************


Worst slack in design: -4.592

                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------
ga|clk             130.0 MHz     81.4 MHz      7.692         12.285        -4.592     inferred     Inferred_clkgroup_0
System             130.0 MHz     234.8 MHz     7.692         4.260         3.433      system       default_clkgroup   
======================================================================================================================





<a name=clockRelationships20>Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
ga|clk    ga|clk  |  7.692       -4.592  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo21>Interface Information 
*********************

		No IO constraint found 



====================================
<a name=clockReport22>Detailed Report for Clock: ga|clk
====================================



<a name=startingSlack23>Starting Points with Worst Slack
********************************

                              Starting                                                   Arrival           
Instance                      Reference     Type     Pin     Net                         Time        Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
U2.parallel_out_1_fast[2]     ga|clk        FDCP     Q       parallel_out_1_fast[2]      0.720       -4.592
U2.parallel_out_1_fast[5]     ga|clk        FDCP     Q       parallel_out_1_fast[5]      0.720       -4.585
U2.parallel_out_1_fast[0]     ga|clk        FDCP     Q       parallel_out_1_fast[0]      0.720       -4.578
U2.parallel_out_1_fast[1]     ga|clk        FDCP     Q       parallel_out_1_fast[1]      0.720       -4.578
U2.parallel_out_1_fast[3]     ga|clk        FDCP     Q       parallel_out_1_fast[3]      0.720       -4.570
U2.parallel_out_1_fast[4]     ga|clk        FDCP     Q       out_rng_2_dummy_fast[4]     0.720       -4.541
U2.parallel_out_1_4_rep1      ga|clk        FDCP     Q       out_rng_2_dummy_4_rep1      0.720       -4.482
U2.parallel_out_1[1]          ga|clk        FDCP     Q       out_rng_2_dummy[1]          0.720       -3.821
U2.parallel_out_1[4]          ga|clk        FDCP     Q       out_rng_2_dummy[4]          0.720       -3.821
U2.parallel_out_1[5]          ga|clk        FDCP     Q       out_rng_2_dummy[5]          0.720       -3.699
===========================================================================================================


<a name=endingSlack24>Ending Points with Worst Slack
******************************

                      Starting                                            Required           
Instance              Reference     Type     Pin     Net                  Time         Slack 
                      Clock                                                                  
---------------------------------------------------------------------------------------------
U6.crossout1[4]       ga|clk        LD_1     D       N_118_i              7.609        -4.592
U6.crossout1[6]       ga|clk        LD_1     D       N_122_i              7.609        -4.578
U6.crossout1[7]       ga|clk        LD_1     D       N_124_i              7.609        -4.401
U6.crossout1[3]       ga|clk        LD_1     D       N_116_i              6.423        -4.363
U6.crossout1[0]       ga|clk        LD_1     D       N_110_i              6.423        -4.316
U6.crossout1[1]       ga|clk        LD_1     D       N_112_i              6.423        -4.302
U6.crossout1[2]       ga|clk        LD_1     D       N_114_i              6.423        -4.302
U6.crossout1[5]       ga|clk        LD_1     D       N_120_i              7.489        -3.676
U5.scalFitSum[18]     ga|clk        LD       D       scalFitSum_4[18]     7.609        -3.036
U5.scalFitSum[17]     ga|clk        LD       D       scalFitSum_4[17]     7.609        -2.605
=============================================================================================



<a name=worstPaths25>Worst Path Information
<a href="D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval.srr:fp:135549:138168:@XP_NAMES">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        7.692
    - Setup time:                            0.083
    = Required time:                         7.609

    - Propagation time:                      12.202
    = Slack (critical) :                     -4.592

    Number of logic level(s):                8
    Starting point:                          U2.parallel_out_1_fast[2] / Q
    Ending point:                            U6.crossout1[4] / D
    The start point is clocked by            ga|clk [rising] on pin C
    The end   point is clocked by            ga|clk [rising] on pin G

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U2.parallel_out_1_fast[2]          FDCP       Q        Out     0.720     0.720       -         
parallel_out_1_fast[2]             Net        -        -       0.916     -           4         
U6.un1_crosspoints_3_i_a2_2[6]     LUT2       I0       In      -         1.636       -         
U6.un1_crosspoints_3_i_a2_2[6]     LUT2       O        Out     0.580     2.215       -         
N_285                              Net        -        -       0.945     -           8         
U6.N_98_i_0_o2                     LUT3       I2       In      -         3.160       -         
U6.N_98_i_0_o2                     LUT3       O        Out     0.580     3.740       -         
N_98_i                             Net        -        -       0.945     -           8         
U6.un1_crosspoints_2_ac0           LUT4_L     I0       In      -         4.685       -         
U6.un1_crosspoints_2_ac0           LUT4_L     LO       Out     0.580     5.264       -         
un1_crosspoints_2_c1               Net        -        -       0.350     -           1         
U6.un1_crosspoints_2_axbxc1        LUT4       I1       In      -         5.614       -         
U6.un1_crosspoints_2_axbxc1        LUT4       O        Out     0.580     6.194       -         
un1_crosspoints_2_axbxc1           Net        -        -       0.967     -           12        
U6.un5.G_6_i_a2_2                  LUT2       I1       In      -         7.160       -         
U6.un5.G_6_i_a2_2                  LUT2       O        Out     0.580     7.740       -         
m0_0_03                            Net        -        -       0.781     -           2         
U6.un5.G_8_0_d_d                   LUT4_L     I3       In      -         8.520       -         
U6.un5.G_8_0_d_d                   LUT4_L     LO       Out     0.580     9.100       -         
G_8_0_d_d                          Net        -        -       0.350     -           1         
U6.un5.G_8_0                       LUT3       I0       In      -         9.450       -         
U6.un5.G_8_0                       LUT3       O        Out     0.580     10.029      -         
un5[4]                             Net        -        -       0.710     -           1         
U6.crossover_v2.N_118_i            MUXF5      S        In      -         10.739      -         
U6.crossover_v2.N_118_i            MUXF5      O        Out     0.621     11.360      -         
N_118_i                            Net        -        -       0.842     -           1         
U6.crossout1[4]                    LD_1       D        In      -         12.202      -         
===============================================================================================
Total path delay (propagation time + setup) of 12.285 is 5.481(44.6%) logic and 6.804(55.4%) route.


Path information for path number 2: 
    Requested Period:                        7.692
    - Setup time:                            0.083
    = Required time:                         7.609

    - Propagation time:                      12.194
    = Slack (non-critical) :                 -4.585

    Number of logic level(s):                8
    Starting point:                          U2.parallel_out_1_fast[5] / Q
    Ending point:                            U6.crossout1[4] / D
    The start point is clocked by            ga|clk [rising] on pin C
    The end   point is clocked by            ga|clk [rising] on pin G

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U2.parallel_out_1_fast[5]          FDCP       Q        Out     0.720     0.720       -         
parallel_out_1_fast[5]             Net        -        -       0.908     -           3         
U6.un1_crosspoints_3_i_a2_2[6]     LUT2       I1       In      -         1.629       -         
U6.un1_crosspoints_3_i_a2_2[6]     LUT2       O        Out     0.580     2.208       -         
N_285                              Net        -        -       0.945     -           8         
U6.N_98_i_0_o2                     LUT3       I2       In      -         3.153       -         
U6.N_98_i_0_o2                     LUT3       O        Out     0.580     3.732       -         
N_98_i                             Net        -        -       0.945     -           8         
U6.un1_crosspoints_2_ac0           LUT4_L     I0       In      -         4.677       -         
U6.un1_crosspoints_2_ac0           LUT4_L     LO       Out     0.580     5.257       -         
un1_crosspoints_2_c1               Net        -        -       0.350     -           1         
U6.un1_crosspoints_2_axbxc1        LUT4       I1       In      -         5.607       -         
U6.un1_crosspoints_2_axbxc1        LUT4       O        Out     0.580     6.186       -         
un1_crosspoints_2_axbxc1           Net        -        -       0.967     -           12        
U6.un5.G_6_i_a2_2                  LUT2       I1       In      -         7.153       -         
U6.un5.G_6_i_a2_2                  LUT2       O        Out     0.580     7.732       -         
m0_0_03                            Net        -        -       0.781     -           2         
U6.un5.G_8_0_d_d                   LUT4_L     I3       In      -         8.513       -         
U6.un5.G_8_0_d_d                   LUT4_L     LO       Out     0.580     9.092       -         
G_8_0_d_d                          Net        -        -       0.350     -           1         
U6.un5.G_8_0                       LUT3       I0       In      -         9.442       -         
U6.un5.G_8_0                       LUT3       O        Out     0.580     10.022      -         
un5[4]                             Net        -        -       0.710     -           1         
U6.crossover_v2.N_118_i            MUXF5      S        In      -         10.732      -         
U6.crossover_v2.N_118_i            MUXF5      O        Out     0.621     11.353      -         
N_118_i                            Net        -        -       0.842     -           1         
U6.crossout1[4]                    LD_1       D        In      -         12.194      -         
===============================================================================================
Total path delay (propagation time + setup) of 12.277 is 5.481(44.6%) logic and 6.797(55.4%) route.


Path information for path number 3: 
    Requested Period:                        7.692
    - Setup time:                            0.083
    = Required time:                         7.609

    - Propagation time:                      12.187
    = Slack (non-critical) :                 -4.578

    Number of logic level(s):                8
    Starting point:                          U2.parallel_out_1_fast[0] / Q
    Ending point:                            U6.crossout1[6] / D
    The start point is clocked by            ga|clk [rising] on pin C
    The end   point is clocked by            ga|clk [rising] on pin G

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U2.parallel_out_1_fast[0]          FDCP       Q        Out     0.720     0.720       -         
parallel_out_1_fast[0]             Net        -        -       0.916     -           4         
U6.crossover_v2.un17_cont_p4       LUT4_L     I0       In      -         1.636       -         
U6.crossover_v2.un17_cont_p4       LUT4_L     LO       Out     0.580     2.215       -         
un17_cont_p4                       Net        -        -       0.350     -           1         
U6.crossover_v2.un17_cont_p4_0     LUT3       I1       In      -         2.565       -         
U6.crossover_v2.un17_cont_p4_0     LUT3       O        Out     0.580     3.145       -         
un17_cont                          Net        -        -       0.916     -           6         
U6.un11_mask1_axbxc2_m2            LUT4       I0       In      -         4.061       -         
U6.un11_mask1_axbxc2_m2            LUT4       O        Out     0.580     4.640       -         
un11_mask1_axbxc2_m2               Net        -        -       0.952     -           9         
U6.un1_crosspoints_3_i_o2_0[6]     LUT4       I1       In      -         5.592       -         
U6.un1_crosspoints_3_i_o2_0[6]     LUT4       O        Out     0.580     6.172       -         
un1_crosspoints_3_i_o2_0[6]        Net        -        -       0.974     -           13        
U6.un5.G_6_i_o2_0_d                LUT4       I3       In      -         7.145       -         
U6.un5.G_6_i_o2_0_d                LUT4       O        Out     0.580     7.725       -         
G_6_i_o2_0_d                       Net        -        -       0.781     -           2         
U6.un5.G_10_0_rn                   LUT4_L     I3       In      -         8.505       -         
U6.un5.G_10_0_rn                   LUT4_L     LO       Out     0.580     9.085       -         
G_10_0_rn_1                        Net        -        -       0.350     -           1         
U6.un5.G_10_0                      LUT3       I1       In      -         9.435       -         
U6.un5.G_10_0                      LUT3       O        Out     0.580     10.015      -         
un5[6]                             Net        -        -       0.710     -           1         
U6.crossover_v2.N_122_i            MUXF5      S        In      -         10.725      -         
U6.crossover_v2.N_122_i            MUXF5      O        Out     0.621     11.345      -         
N_122_i                            Net        -        -       0.842     -           1         
U6.crossout1[6]                    LD_1       D        In      -         12.187      -         
===============================================================================================
Total path delay (propagation time + setup) of 12.270 is 5.481(44.7%) logic and 6.789(55.3%) route.


Path information for path number 4: 
    Requested Period:                        7.692
    - Setup time:                            0.083
    = Required time:                         7.609

    - Propagation time:                      12.187
    = Slack (non-critical) :                 -4.578

    Number of logic level(s):                8
    Starting point:                          U2.parallel_out_1_fast[1] / Q
    Ending point:                            U6.crossout1[6] / D
    The start point is clocked by            ga|clk [rising] on pin C
    The end   point is clocked by            ga|clk [rising] on pin G

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U2.parallel_out_1_fast[1]          FDCP       Q        Out     0.720     0.720       -         
parallel_out_1_fast[1]             Net        -        -       0.916     -           4         
U6.crossover_v2.un17_cont_p4       LUT4_L     I1       In      -         1.636       -         
U6.crossover_v2.un17_cont_p4       LUT4_L     LO       Out     0.580     2.215       -         
un17_cont_p4                       Net        -        -       0.350     -           1         
U6.crossover_v2.un17_cont_p4_0     LUT3       I1       In      -         2.565       -         
U6.crossover_v2.un17_cont_p4_0     LUT3       O        Out     0.580     3.145       -         
un17_cont                          Net        -        -       0.916     -           6         
U6.un11_mask1_axbxc2_m2            LUT4       I0       In      -         4.061       -         
U6.un11_mask1_axbxc2_m2            LUT4       O        Out     0.580     4.640       -         
un11_mask1_axbxc2_m2               Net        -        -       0.952     -           9         
U6.un1_crosspoints_3_i_o2_0[6]     LUT4       I1       In      -         5.592       -         
U6.un1_crosspoints_3_i_o2_0[6]     LUT4       O        Out     0.580     6.172       -         
un1_crosspoints_3_i_o2_0[6]        Net        -        -       0.974     -           13        
U6.un5.G_6_i_o2_0_d                LUT4       I3       In      -         7.145       -         
U6.un5.G_6_i_o2_0_d                LUT4       O        Out     0.580     7.725       -         
G_6_i_o2_0_d                       Net        -        -       0.781     -           2         
U6.un5.G_10_0_rn                   LUT4_L     I3       In      -         8.505       -         
U6.un5.G_10_0_rn                   LUT4_L     LO       Out     0.580     9.085       -         
G_10_0_rn_1                        Net        -        -       0.350     -           1         
U6.un5.G_10_0                      LUT3       I1       In      -         9.435       -         
U6.un5.G_10_0                      LUT3       O        Out     0.580     10.015      -         
un5[6]                             Net        -        -       0.710     -           1         
U6.crossover_v2.N_122_i            MUXF5      S        In      -         10.725      -         
U6.crossover_v2.N_122_i            MUXF5      O        Out     0.621     11.345      -         
N_122_i                            Net        -        -       0.842     -           1         
U6.crossout1[6]                    LD_1       D        In      -         12.187      -         
===============================================================================================
Total path delay (propagation time + setup) of 12.270 is 5.481(44.7%) logic and 6.789(55.3%) route.


Path information for path number 5: 
    Requested Period:                        7.692
    - Setup time:                            0.083
    = Required time:                         7.609

    - Propagation time:                      12.180
    = Slack (non-critical) :                 -4.570

    Number of logic level(s):                8
    Starting point:                          U2.parallel_out_1_fast[3] / Q
    Ending point:                            U6.crossout1[6] / D
    The start point is clocked by            ga|clk [rising] on pin C
    The end   point is clocked by            ga|clk [rising] on pin G

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U2.parallel_out_1_fast[3]          FDCP       Q        Out     0.720     0.720       -         
parallel_out_1_fast[3]             Net        -        -       0.908     -           3         
U6.crossover_v2.un17_cont_p4       LUT4_L     I2       In      -         1.629       -         
U6.crossover_v2.un17_cont_p4       LUT4_L     LO       Out     0.580     2.208       -         
un17_cont_p4                       Net        -        -       0.350     -           1         
U6.crossover_v2.un17_cont_p4_0     LUT3       I1       In      -         2.558       -         
U6.crossover_v2.un17_cont_p4_0     LUT3       O        Out     0.580     3.138       -         
un17_cont                          Net        -        -       0.916     -           6         
U6.un11_mask1_axbxc2_m2            LUT4       I0       In      -         4.053       -         
U6.un11_mask1_axbxc2_m2            LUT4       O        Out     0.580     4.633       -         
un11_mask1_axbxc2_m2               Net        -        -       0.952     -           9         
U6.un1_crosspoints_3_i_o2_0[6]     LUT4       I1       In      -         5.585       -         
U6.un1_crosspoints_3_i_o2_0[6]     LUT4       O        Out     0.580     6.165       -         
un1_crosspoints_3_i_o2_0[6]        Net        -        -       0.974     -           13        
U6.un5.G_6_i_o2_0_d                LUT4       I3       In      -         7.138       -         
U6.un5.G_6_i_o2_0_d                LUT4       O        Out     0.580     7.718       -         
G_6_i_o2_0_d                       Net        -        -       0.781     -           2         
U6.un5.G_10_0_rn                   LUT4_L     I3       In      -         8.498       -         
U6.un5.G_10_0_rn                   LUT4_L     LO       Out     0.580     9.078       -         
G_10_0_rn_1                        Net        -        -       0.350     -           1         
U6.un5.G_10_0                      LUT3       I1       In      -         9.428       -         
U6.un5.G_10_0                      LUT3       O        Out     0.580     10.007      -         
un5[6]                             Net        -        -       0.710     -           1         
U6.crossover_v2.N_122_i            MUXF5      S        In      -         10.717      -         
U6.crossover_v2.N_122_i            MUXF5      O        Out     0.621     11.338      -         
N_122_i                            Net        -        -       0.842     -           1         
U6.crossout1[6]                    LD_1       D        In      -         12.180      -         
===============================================================================================
Total path delay (propagation time + setup) of 12.263 is 5.481(44.7%) logic and 6.782(55.3%) route.




====================================
<a name=clockReport26>Detailed Report for Clock: System
====================================



<a name=startingSlack27>Starting Points with Worst Slack
********************************

                       Starting                                         Arrival           
Instance               Reference     Type      Pin     Net              Time        Slack 
                       Clock                                                              
------------------------------------------------------------------------------------------
U11.decode             System        LD        Q       decode_dummy     0.720       -1.752
U4.U0.gene_scr[16]     System        LDC_1     Q       fit_dummy[1]     0.720       -1.350
U4.U0.gene_scr[17]     System        LDC_1     Q       fit_dummy[2]     0.720       -1.283
U4.U0.gene_scr[18]     System        LDC_1     Q       fit_dummy[3]     0.720       -1.223
U4.U0.gene_scr[19]     System        LDC_1     Q       fit_dummy[4]     0.720       -1.163
U4.U0.gene_scr[20]     System        LDC_1     Q       fit_dummy[5]     0.720       -1.103
U4.U0.gene_scr[21]     System        LDC_1     Q       fit_dummy[6]     0.720       -1.043
U4.U0.gene_scr[22]     System        LDC_1     Q       fit_dummy[7]     0.720       -0.983
U4.U0.gene_scr[23]     System        LDC_1     Q       fit_dummy[8]     0.720       -0.923
U11.index_1[2]         System        LDC       Q       index[2]         0.720       1.938 
==========================================================================================


<a name=endingSlack28>Ending Points with Worst Slack
******************************

                      Starting                                         Required           
Instance              Reference     Type     Pin     Net               Time         Slack 
                      Clock                                                               
------------------------------------------------------------------------------------------
U4.U1.fit_sum[11]     System        FDCE     D       fit_sum_6[11]     7.489        -1.752
U4.U1.sum_p[11]       System        FDCE     D       fit_sum_6[11]     7.489        -1.752
U4.U1.fit_sum[10]     System        FDCE     D       fit_sum_6[10]     7.489        -1.692
U4.U1.sum_p[10]       System        FDCE     D       fit_sum_6[10]     7.489        -1.692
U4.U1.fit_sum[9]      System        FDCE     D       fit_sum_6[9]      7.489        -1.632
U4.U1.sum_p[9]        System        FDCE     D       fit_sum_6[9]      7.489        -1.632
U4.U1.fit_sum[8]      System        FDCE     D       fit_sum_6[8]      7.489        -1.572
U4.U1.sum_p[8]        System        FDCE     D       fit_sum_6[8]      7.489        -1.572
U4.U1.fit_sum[7]      System        FDCE     D       fit_sum_6[7]      7.489        -1.512
U4.U1.sum_p[7]        System        FDCE     D       fit_sum_6[7]      7.489        -1.512
==========================================================================================



<a name=worstPaths29>Worst Path Information
<a href="D:\Designs\GA_eval\syn\GA\rev_1\top_fit_eval.srr:fp:157357:162151:@XP_NAMES">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
    Requested Period:                        7.692
    - Setup time:                            0.203
    = Required time:                         7.489

    - Propagation time:                      9.241
    = Slack (non-critical) :                 -1.752

    Number of logic level(s):                16
    Starting point:                          U11.decode / Q
    Ending point:                            U4.U1.fit_sum[11] / D
    The start point is clocked by            ga|clk [rising] on pin G
    The end   point is clocked by            ga|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
U11.decode                     LD          Q        Out     0.720     0.720       -         
decode_dummy                   Net         -        -       0.981     -           13        
U4.U1.r1_un2_1_a2[3]           LUT2        I1       In      -         1.701       -         
U4.U1.r1_un2_1_a2[3]           LUT2        O        Out     0.580     2.280       -         
N_1403                         Net         -        -       0.988     -           16        
U4.U1.r1_un2_1[3]              LUT4        I0       In      -         3.268       -         
U4.U1.r1_un2_1[3]              LUT4        O        Out     0.580     3.848       -         
r1_un2[3]                      Net         -        -       0.781     -           2         
U4.U1.fit_sum_6_0_axb_0        LUT3        I1       In      -         4.628       -         
U4.U1.fit_sum_6_0_axb_0        LUT3        O        Out     0.580     5.208       -         
N_242                          Net         -        -       0.000     -           1         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     S        In      -         5.208       -         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     LO       Out     0.480     5.688       -         
fit_sum_6_0_cry_0              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     CI       In      -         5.688       -         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     LO       Out     0.060     5.748       -         
fit_sum_6_0_cry_1              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     CI       In      -         5.748       -         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     LO       Out     0.060     5.808       -         
fit_sum_6_0_cry_2              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     CI       In      -         5.808       -         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     LO       Out     0.060     5.868       -         
fit_sum_6_0_cry_3              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     CI       In      -         5.868       -         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     LO       Out     0.060     5.928       -         
fit_sum_6_0_cry_4              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     CI       In      -         5.928       -         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     LO       Out     0.060     5.988       -         
fit_sum_6_0_cry_5              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     CI       In      -         5.988       -         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     LO       Out     0.060     6.048       -         
fit_sum_6_0_cry_6              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     CI       In      -         6.048       -         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     LO       Out     0.060     6.108       -         
fit_sum_6_0_cry_7              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     CI       In      -         6.108       -         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     LO       Out     0.060     6.168       -         
fit_sum_6_0_cry_8              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     CI       In      -         6.168       -         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     LO       Out     0.060     6.228       -         
fit_sum_6_0_cry_9              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     CI       In      -         6.228       -         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     LO       Out     0.060     6.288       -         
fit_sum_6_0_cry_10             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_s_11         XORCY       CI       In      -         6.288       -         
U4.U1.fit_sum_6_0_s_11         XORCY       O        Out     0.883     7.171       -         
N_253                          Net         -        -       0.710     -           1         
U4.U1.fit_sum_6[11]            LUT3        I0       In      -         7.881       -         
U4.U1.fit_sum_6[11]            LUT3        O        Out     0.580     8.461       -         
fit_sum_6[11]                  Net         -        -       0.781     -           2         
U4.U1.fit_sum[11]              FDCE        D        In      -         9.241       -         
============================================================================================
Total path delay (propagation time + setup) of 9.444 is 5.205(55.1%) logic and 4.240(44.9%) route.


Path information for path number 2: 
    Requested Period:                        7.692
    - Setup time:                            0.203
    = Required time:                         7.489

    - Propagation time:                      9.241
    = Slack (non-critical) :                 -1.752

    Number of logic level(s):                16
    Starting point:                          U11.decode / Q
    Ending point:                            U4.U1.fit_sum[11] / D
    The start point is clocked by            ga|clk [rising] on pin G
    The end   point is clocked by            ga|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
U11.decode                     LD          Q        Out     0.720     0.720       -         
decode_dummy                   Net         -        -       0.981     -           13        
U4.U1.r1_un2_1_a2_0[3]         LUT3        I2       In      -         1.701       -         
U4.U1.r1_un2_1_a2_0[3]         LUT3        O        Out     0.580     2.280       -         
N_1404                         Net         -        -       0.988     -           16        
U4.U1.r1_un2_1[3]              LUT4        I1       In      -         3.268       -         
U4.U1.r1_un2_1[3]              LUT4        O        Out     0.580     3.848       -         
r1_un2[3]                      Net         -        -       0.781     -           2         
U4.U1.fit_sum_6_0_axb_0        LUT3        I1       In      -         4.628       -         
U4.U1.fit_sum_6_0_axb_0        LUT3        O        Out     0.580     5.208       -         
N_242                          Net         -        -       0.000     -           1         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     S        In      -         5.208       -         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     LO       Out     0.480     5.688       -         
fit_sum_6_0_cry_0              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     CI       In      -         5.688       -         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     LO       Out     0.060     5.748       -         
fit_sum_6_0_cry_1              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     CI       In      -         5.748       -         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     LO       Out     0.060     5.808       -         
fit_sum_6_0_cry_2              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     CI       In      -         5.808       -         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     LO       Out     0.060     5.868       -         
fit_sum_6_0_cry_3              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     CI       In      -         5.868       -         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     LO       Out     0.060     5.928       -         
fit_sum_6_0_cry_4              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     CI       In      -         5.928       -         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     LO       Out     0.060     5.988       -         
fit_sum_6_0_cry_5              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     CI       In      -         5.988       -         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     LO       Out     0.060     6.048       -         
fit_sum_6_0_cry_6              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     CI       In      -         6.048       -         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     LO       Out     0.060     6.108       -         
fit_sum_6_0_cry_7              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     CI       In      -         6.108       -         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     LO       Out     0.060     6.168       -         
fit_sum_6_0_cry_8              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     CI       In      -         6.168       -         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     LO       Out     0.060     6.228       -         
fit_sum_6_0_cry_9              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     CI       In      -         6.228       -         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     LO       Out     0.060     6.288       -         
fit_sum_6_0_cry_10             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_s_11         XORCY       CI       In      -         6.288       -         
U4.U1.fit_sum_6_0_s_11         XORCY       O        Out     0.883     7.171       -         
N_253                          Net         -        -       0.710     -           1         
U4.U1.fit_sum_6[11]            LUT3        I0       In      -         7.881       -         
U4.U1.fit_sum_6[11]            LUT3        O        Out     0.580     8.461       -         
fit_sum_6[11]                  Net         -        -       0.781     -           2         
U4.U1.fit_sum[11]              FDCE        D        In      -         9.241       -         
============================================================================================
Total path delay (propagation time + setup) of 9.444 is 5.205(55.1%) logic and 4.240(44.9%) route.


Path information for path number 3: 
    Requested Period:                        7.692
    - Setup time:                            0.203
    = Required time:                         7.489

    - Propagation time:                      9.241
    = Slack (non-critical) :                 -1.752

    Number of logic level(s):                16
    Starting point:                          U11.decode / Q
    Ending point:                            U4.U1.sum_p[11] / D
    The start point is clocked by            ga|clk [rising] on pin G
    The end   point is clocked by            ga|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
U11.decode                     LD          Q        Out     0.720     0.720       -         
decode_dummy                   Net         -        -       0.981     -           13        
U4.U1.r1_un2_1_a2[3]           LUT2        I1       In      -         1.701       -         
U4.U1.r1_un2_1_a2[3]           LUT2        O        Out     0.580     2.280       -         
N_1403                         Net         -        -       0.988     -           16        
U4.U1.r1_un2_1[3]              LUT4        I0       In      -         3.268       -         
U4.U1.r1_un2_1[3]              LUT4        O        Out     0.580     3.848       -         
r1_un2[3]                      Net         -        -       0.781     -           2         
U4.U1.fit_sum_6_0_axb_0        LUT3        I1       In      -         4.628       -         
U4.U1.fit_sum_6_0_axb_0        LUT3        O        Out     0.580     5.208       -         
N_242                          Net         -        -       0.000     -           1         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     S        In      -         5.208       -         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     LO       Out     0.480     5.688       -         
fit_sum_6_0_cry_0              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     CI       In      -         5.688       -         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     LO       Out     0.060     5.748       -         
fit_sum_6_0_cry_1              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     CI       In      -         5.748       -         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     LO       Out     0.060     5.808       -         
fit_sum_6_0_cry_2              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     CI       In      -         5.808       -         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     LO       Out     0.060     5.868       -         
fit_sum_6_0_cry_3              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     CI       In      -         5.868       -         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     LO       Out     0.060     5.928       -         
fit_sum_6_0_cry_4              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     CI       In      -         5.928       -         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     LO       Out     0.060     5.988       -         
fit_sum_6_0_cry_5              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     CI       In      -         5.988       -         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     LO       Out     0.060     6.048       -         
fit_sum_6_0_cry_6              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     CI       In      -         6.048       -         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     LO       Out     0.060     6.108       -         
fit_sum_6_0_cry_7              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     CI       In      -         6.108       -         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     LO       Out     0.060     6.168       -         
fit_sum_6_0_cry_8              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     CI       In      -         6.168       -         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     LO       Out     0.060     6.228       -         
fit_sum_6_0_cry_9              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     CI       In      -         6.228       -         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     LO       Out     0.060     6.288       -         
fit_sum_6_0_cry_10             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_s_11         XORCY       CI       In      -         6.288       -         
U4.U1.fit_sum_6_0_s_11         XORCY       O        Out     0.883     7.171       -         
N_253                          Net         -        -       0.710     -           1         
U4.U1.fit_sum_6[11]            LUT3        I0       In      -         7.881       -         
U4.U1.fit_sum_6[11]            LUT3        O        Out     0.580     8.461       -         
fit_sum_6[11]                  Net         -        -       0.781     -           2         
U4.U1.sum_p[11]                FDCE        D        In      -         9.241       -         
============================================================================================
Total path delay (propagation time + setup) of 9.444 is 5.205(55.1%) logic and 4.240(44.9%) route.


Path information for path number 4: 
    Requested Period:                        7.692
    - Setup time:                            0.203
    = Required time:                         7.489

    - Propagation time:                      9.241
    = Slack (non-critical) :                 -1.752

    Number of logic level(s):                16
    Starting point:                          U11.decode / Q
    Ending point:                            U4.U1.sum_p[11] / D
    The start point is clocked by            ga|clk [rising] on pin G
    The end   point is clocked by            ga|clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
U11.decode                     LD          Q        Out     0.720     0.720       -         
decode_dummy                   Net         -        -       0.981     -           13        
U4.U1.r1_un2_1_a2_0[3]         LUT3        I2       In      -         1.701       -         
U4.U1.r1_un2_1_a2_0[3]         LUT3        O        Out     0.580     2.280       -         
N_1404                         Net         -        -       0.988     -           16        
U4.U1.r1_un2_1[3]              LUT4        I1       In      -         3.268       -         
U4.U1.r1_un2_1[3]              LUT4        O        Out     0.580     3.848       -         
r1_un2[3]                      Net         -        -       0.781     -           2         
U4.U1.fit_sum_6_0_axb_0        LUT3        I1       In      -         4.628       -         
U4.U1.fit_sum_6_0_axb_0        LUT3        O        Out     0.580     5.208       -         
N_242                          Net         -        -       0.000     -           1         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     S        In      -         5.208       -         
U4.U1.fit_sum_6_0_cry_0_0      MUXCY_L     LO       Out     0.480     5.688       -         
fit_sum_6_0_cry_0              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     CI       In      -         5.688       -         
U4.U1.fit_sum_6_0_cry_1_0      MUXCY_L     LO       Out     0.060     5.748       -         
fit_sum_6_0_cry_1              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     CI       In      -         5.748       -         
U4.U1.fit_sum_6_0_cry_2_0      MUXCY_L     LO       Out     0.060     5.808       -         
fit_sum_6_0_cry_2              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     CI       In      -         5.808       -         
U4.U1.fit_sum_6_0_cry_3_0      MUXCY_L     LO       Out     0.060     5.868       -         
fit_sum_6_0_cry_3              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     CI       In      -         5.868       -         
U4.U1.fit_sum_6_0_cry_4_0      MUXCY_L     LO       Out     0.060     5.928       -         
fit_sum_6_0_cry_4              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     CI       In      -         5.928       -         
U4.U1.fit_sum_6_0_cry_5_0      MUXCY_L     LO       Out     0.060     5.988       -         
fit_sum_6_0_cry_5              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     CI       In      -         5.988       -         
U4.U1.fit_sum_6_0_cry_6_0      MUXCY_L     LO       Out     0.060     6.048       -         
fit_sum_6_0_cry_6              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     CI       In      -         6.048       -         
U4.U1.fit_sum_6_0_cry_7_0      MUXCY_L     LO       Out     0.060     6.108       -         
fit_sum_6_0_cry_7              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     CI       In      -         6.108       -         
U4.U1.fit_sum_6_0_cry_8_0      MUXCY_L     LO       Out     0.060     6.168       -         
fit_sum_6_0_cry_8              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     CI       In      -         6.168       -         
U4.U1.fit_sum_6_0_cry_9_0      MUXCY_L     LO       Out     0.060     6.228       -         
fit_sum_6_0_cry_9              Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     CI       In      -         6.228       -         
U4.U1.fit_sum_6_0_cry_10_0     MUXCY_L     LO       Out     0.060     6.288       -         
fit_sum_6_0_cry_10             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_s_11         XORCY       CI       In      -         6.288       -         
U4.U1.fit_sum_6_0_s_11         XORCY       O        Out     0.883     7.171       -         
N_253                          Net         -        -       0.710     -           1         
U4.U1.fit_sum_6[11]            LUT3        I0       In      -         7.881       -         
U4.U1.fit_sum_6[11]            LUT3        O        Out     0.580     8.461       -         
fit_sum_6[11]                  Net         -        -       0.781     -           2         
U4.U1.sum_p[11]                FDCE        D        In      -         9.241       -         
============================================================================================
Total path delay (propagation time + setup) of 9.444 is 5.205(55.1%) logic and 4.240(44.9%) route.


Path information for path number 5: 
    Requested Period:                        7.692
    - Setup time:                            0.203
    = Required time:                         7.489

    - Propagation time:                      9.181
    = Slack (non-critical) :                 -1.692

    Number of logic level(s):                15
    Starting point:                          U11.decode / Q
    Ending point:                            U4.U1.fit_sum[10] / D
    The start point is clocked by            ga|clk [rising] on pin G
    The end   point is clocked by            ga|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U11.decode                    LD          Q        Out     0.720     0.720       -         
decode_dummy                  Net         -        -       0.981     -           13        
U4.U1.r1_un2_1_a2[3]          LUT2        I1       In      -         1.701       -         
U4.U1.r1_un2_1_a2[3]          LUT2        O        Out     0.580     2.280       -         
N_1403                        Net         -        -       0.988     -           16        
U4.U1.r1_un2_1[3]             LUT4        I0       In      -         3.268       -         
U4.U1.r1_un2_1[3]             LUT4        O        Out     0.580     3.848       -         
r1_un2[3]                     Net         -        -       0.781     -           2         
U4.U1.fit_sum_6_0_axb_0       LUT3        I1       In      -         4.628       -         
U4.U1.fit_sum_6_0_axb_0       LUT3        O        Out     0.580     5.208       -         
N_242                         Net         -        -       0.000     -           1         
U4.U1.fit_sum_6_0_cry_0_0     MUXCY_L     S        In      -         5.208       -         
U4.U1.fit_sum_6_0_cry_0_0     MUXCY_L     LO       Out     0.480     5.688       -         
fit_sum_6_0_cry_0             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_1_0     MUXCY_L     CI       In      -         5.688       -         
U4.U1.fit_sum_6_0_cry_1_0     MUXCY_L     LO       Out     0.060     5.748       -         
fit_sum_6_0_cry_1             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_2_0     MUXCY_L     CI       In      -         5.748       -         
U4.U1.fit_sum_6_0_cry_2_0     MUXCY_L     LO       Out     0.060     5.808       -         
fit_sum_6_0_cry_2             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_3_0     MUXCY_L     CI       In      -         5.808       -         
U4.U1.fit_sum_6_0_cry_3_0     MUXCY_L     LO       Out     0.060     5.868       -         
fit_sum_6_0_cry_3             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_4_0     MUXCY_L     CI       In      -         5.868       -         
U4.U1.fit_sum_6_0_cry_4_0     MUXCY_L     LO       Out     0.060     5.928       -         
fit_sum_6_0_cry_4             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_5_0     MUXCY_L     CI       In      -         5.928       -         
U4.U1.fit_sum_6_0_cry_5_0     MUXCY_L     LO       Out     0.060     5.988       -         
fit_sum_6_0_cry_5             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_6_0     MUXCY_L     CI       In      -         5.988       -         
U4.U1.fit_sum_6_0_cry_6_0     MUXCY_L     LO       Out     0.060     6.048       -         
fit_sum_6_0_cry_6             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_7_0     MUXCY_L     CI       In      -         6.048       -         
U4.U1.fit_sum_6_0_cry_7_0     MUXCY_L     LO       Out     0.060     6.108       -         
fit_sum_6_0_cry_7             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_8_0     MUXCY_L     CI       In      -         6.108       -         
U4.U1.fit_sum_6_0_cry_8_0     MUXCY_L     LO       Out     0.060     6.168       -         
fit_sum_6_0_cry_8             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_cry_9_0     MUXCY_L     CI       In      -         6.168       -         
U4.U1.fit_sum_6_0_cry_9_0     MUXCY_L     LO       Out     0.060     6.228       -         
fit_sum_6_0_cry_9             Net         -        -       0.000     -           2         
U4.U1.fit_sum_6_0_s_10        XORCY       CI       In      -         6.228       -         
U4.U1.fit_sum_6_0_s_10        XORCY       O        Out     0.883     7.111       -         
N_252                         Net         -        -       0.710     -           1         
U4.U1.fit_sum_6[10]           LUT3        I0       In      -         7.821       -         
U4.U1.fit_sum_6[10]           LUT3        O        Out     0.580     8.401       -         
fit_sum_6[10]                 Net         -        -       0.781     -           2         
U4.U1.fit_sum[10]             FDCE        D        In      -         9.181       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.384 is 5.145(54.8%) logic and 4.240(45.2%) route.



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage30>Resource Usage Report for ga 

Mapping to part: xc3s1500fg676-4
Cell usage:
FD              2 uses
FDC             181 uses
FDCE            387 uses
FDCP            41 uses
FDCPE           34 uses
FDP             1 use
FDPE            2 uses
GND             6 uses
LD              32 uses
LDC             29 uses
LDCP            3 uses
LDC_1           32 uses
LDP             1 use
LD_1            8 uses
MULT18X18       1 use
MULT_AND        39 uses
MUXCY           8 uses
MUXCY_L         180 uses
MUXF5           49 uses
MUXF6           8 uses
VCC             5 uses
XORCY           62 uses
LUT1            55 uses
LUT2            299 uses
LUT3            323 uses
LUT4            394 uses

I/O primitives: 66
IBUF           40 uses
OBUF           26 uses

BUFG           1 use

BUFGP          1 use

I/O Register bits:                  64
Register bits not including I/Os:   584 (2%)
Latch bits not including I/Os:      105 (0%)

Block Multipliers: 1 of 32 (3%)

Global Clock Buffers: 2 of 8 (25%)


Mapping Summary:
Total  LUTs: 1071 (4%)

Mapper successful!
Process took 0h:00m:30s realtime, 0h:00m:22s cputime
# Sat Oct 28 18:35:38 2006

###########################################################]
