============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  06:44:05 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1229 ps) Setup Check with Pin data_pins_/RC_CG_HIER_INST10/enl_reg/G->D
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) data_pins_/RC_CG_HIER_INST10/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     186                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-    2043                  
             Slack:=   -1229                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q                    -       C->Q  R     DFRRX4         2 54.5   155   332     332 
  pla_decode_/g3455/Q                    -       A->Q  F     INX8           2 66.4    65    53     385 
  pla_decode_/g3453/Q                    -       A->Q  R     INX8           2 66.4    59    46     432 
  pla_decode_/g3484/Q                    -       A->Q  F     INX8           2 27.6    33    30     461 
  pla_decode_/g3473/Q                    -       A->Q  R     NA3X4          4 67.8   215   112     574 
  pla_decode_/g4253/Q                    -       A->Q  F     INX3           2 30.5    89    71     645 
  pla_decode_/g4079/Q                    -       AN->Q F     NO2I1X4        4 54.3    96   165     810 
  execute_/g47656/Q                      -       A->Q  R     NA2X4          4 67.4   181   119     929 
  execute_/g47497/Q                      -       A->Q  F     INX8           5 51.2    62    49     978 
  execute_/g46750/Q                      -       B->Q  R     NA2I1X1        2 20.1   213   137    1115 
  execute_/g45798/Q                      -       B->Q  F     NA3X2          1  9.9    94    68    1183 
  execute_/g45155/Q                      -       A->Q  F     OR6X2          1 23.4   131   188    1372 
  execute_/g44949/Q                      -       B->Q  R     NO2X4          1 17.8   103    91    1462 
  execute_/g44871/Q                      -       B->Q  F     NA3I1X4        1 14.4    72    61    1523 
  execute_/g44733/Q                      -       AN->Q F     NA3I1X4        2 37.9   107   140    1663 
  pin_control_/g99/Q                     -       B->Q  R     NO2I1X4        1 14.2    92    71    1734 
  pin_control_/g89/Q                     -       AN->Q R     NA2I1X4        1 18.0    84    95    1829 
  pin_control_/g87/Q                     -       A->Q  F     NA2X4          2 29.7    88    54    1883 
  data_pins_/g381/Q                      -       A->Q  R     INX3           1 18.0    54    45    1928 
  data_pins_/g362/Q                      -       A->Q  F     NA2X4          1 25.9    75    46    1974 
  data_pins_/RC_CG_HIER_INST10/fopt/Q    -       A->Q  R     INX4           1 18.0    45    38    2012 
  data_pins_/RC_CG_HIER_INST10/g8/Q      -       A->Q  F     NA2X4          1  9.4    40    31    2043 
  data_pins_/RC_CG_HIER_INST10/enl_reg/D -       -     F     DLHQX1         1    -     -     0    2043 
#------------------------------------------------------------------------------------------------------

