

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3'
================================================================
* Date:           Sat Feb  1 13:07:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_input_2_copy_input_3  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln36 = store i6 0, i6 %i" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 10 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln38 = store i6 0, i6 %j" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 11 'store' 'store_ln38' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 14 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i11 %indvar_flatten_load, i11 1" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 15 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc18, void %D_OUT.preheader.exitStub" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 16 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %i_load, i6 1" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 19 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln38 = icmp_eq  i6 %j_load, i6 32" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 20 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i6 0, i6 %j_load" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 21 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%select_ln36_1 = select i1 %icmp_ln38, i6 %add_ln36, i6 %i_load" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 22 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i6 %select_ln36_1" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 23 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln40, i5 0" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %select_ln36" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 25 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln40 = add i10 %tmp_1, i10 %zext_ln40" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 26 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i10 %add_ln40" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 27 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_layer_addr = getelementptr i32 %input_layer, i64 0, i64 %zext_ln40_1" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 28 'getelementptr' 'input_layer_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%input_layer_load = load i10 %input_layer_addr" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 29 'load' 'input_layer_load' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln38 = add i6 %select_ln36, i6 1" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 30 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln36 = store i11 %add_ln36_1, i11 %indvar_flatten" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 31 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln36 = store i6 %select_ln36_1, i6 %i" [../lenet5/hw_layers/image_convolution.cpp:36]   --->   Operation 32 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln38 = store i6 %add_ln38, i6 %j" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 33 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @copy_input_2_copy_input_3_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%IBRAM_addr = getelementptr i32 %IBRAM, i64 0, i64 %zext_ln40_1" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 36 'getelementptr' 'IBRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../lenet5/hw_layers/image_convolution.cpp:39]   --->   Operation 37 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_layer_load = load i10 %input_layer_addr" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 38 'load' 'input_layer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %input_layer_load" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 39 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln40 = store i32 %bitcast_ln40, i10 %IBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:40]   --->   Operation 40 'store' 'store_ln40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc" [../lenet5/hw_layers/image_convolution.cpp:38]   --->   Operation 41 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.616ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', ../lenet5/hw_layers/image_convolution.cpp:36) of constant 0 on local variable 'i', ../lenet5/hw_layers/image_convolution.cpp:36 [8]  (0.427 ns)
	'load' operation 6 bit ('i_load', ../lenet5/hw_layers/image_convolution.cpp:36) on local variable 'i', ../lenet5/hw_layers/image_convolution.cpp:36 [18]  (0.000 ns)
	'add' operation 6 bit ('add_ln36', ../lenet5/hw_layers/image_convolution.cpp:36) [19]  (0.781 ns)
	'select' operation 6 bit ('select_ln36_1', ../lenet5/hw_layers/image_convolution.cpp:36) [24]  (0.384 ns)
	'add' operation 10 bit ('add_ln40', ../lenet5/hw_layers/image_convolution.cpp:40) [28]  (0.787 ns)
	'getelementptr' operation 10 bit ('input_layer_addr', ../lenet5/hw_layers/image_convolution.cpp:40) [32]  (0.000 ns)
	'load' operation 32 bit ('input_layer_load', ../lenet5/hw_layers/image_convolution.cpp:40) on array 'input_layer' [33]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('input_layer_load', ../lenet5/hw_layers/image_convolution.cpp:40) on array 'input_layer' [33]  (1.237 ns)
	'store' operation 0 bit ('store_ln40', ../lenet5/hw_layers/image_convolution.cpp:40) of variable 'bitcast_ln40', ../lenet5/hw_layers/image_convolution.cpp:40 on array 'IBRAM' [35]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
