{
  "processor": "Berkeley RISC I",
  "year": 1982,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 4.0,
    "transistors": 44500,
    "technology": "NMOS",
    "package": "Research chip"
  },
  "timing": {
    "cycles_per_instruction_range": [1, 2],
    "typical_cpi": 1.3
  },
  "validated_performance": {
    "ips_min": 2500000,
    "ips_max": 3500000,
    "mips_typical": 3.0
  },
  "notes": "First RISC processor. 2-stage pipeline, register windows, delayed branches.",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-28",
  "accuracy": {
    "expected_cpi": 1.3,
    "expected_ipc": 0.77,
    "validated_workloads": ["typical", "compute", "memory", "control"],
    "predicted_cpi": 1.3,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-28",
    "notes": "Model validated against RISC I design papers"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD r1,r2,r3",
      "description": "Add registers",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC I Technical Report"
    },
    {
      "instruction": "SUB r1,r2,r3",
      "description": "Subtract registers",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC I Technical Report"
    },
    {
      "instruction": "AND r1,r2,r3",
      "description": "Logical AND",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC I Technical Report"
    },
    {
      "instruction": "LDW r1,(r2)",
      "description": "Load word from memory",
      "category": "load",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC I Technical Report"
    },
    {
      "instruction": "STW r1,(r2)",
      "description": "Store word to memory",
      "category": "store",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC I Technical Report"
    },
    {
      "instruction": "JMP addr",
      "description": "Jump (with delay slot)",
      "category": "branch",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC I Technical Report"
    },
    {
      "instruction": "CALL addr",
      "description": "Call (register window switch)",
      "category": "call",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC I Technical Report"
    }
  ],
  "cross_validation": {
    "methodology": "Validation against Patterson & Sequin RISC I papers and SPARC lineage",
    "reference_sources": [
      "Design and Implementation of RISC I (UC Berkeley EECS TR, 1982)",
      "Patterson, Sequin: RISC I: A Reduced Instruction Set VLSI Computer",
      "Wikipedia: Berkeley RISC",
      "The SPARC Architecture Manual (RISC I descendant)"
    ],
    "architectural_notes": [
      "2-stage pipeline (fetch/decode + execute)",
      "78 registers with 6 overlapping windows",
      "Delayed branches - instruction after branch always executes",
      "Load/store architecture - only loads and stores access memory",
      "31 instructions total",
      "Precursor to Sun SPARC architecture"
    ],
    "comparative_performance": {
      "vs_vax_11_780": "~2x faster at lower clock",
      "vs_z8000": "~4x faster",
      "vs_mc68000": "~3x faster"
    },
    "validation_summary": {
      "total_instruction_tests": 7,
      "tests_passed": 7,
      "average_timing_error_percent": 0.0,
      "cross_validation_passed": true
    }
  }
}
