<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="121" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="336" />
   <clocksource preferredWidth="335" />
   <frequency preferredWidth="321" />
  </columns>
 </clocktable>
 <window width="1304" height="768" x="0" y="0" />
 <library
   expandedCategories="Library/Interface Protocols,Library/Interface Protocols/Serial,Library,Library/University Program,Library/University Program/Communications,Project" />
 <hdlexample language="VHDL" />
 <generation path="_PROJECT_NAME_" />
</preferences>
