
*** Running vivado
    with args -log dct8x8_2d_pipe_block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dct8x8_2d_pipe_block.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 13 18:35:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dct8x8_2d_pipe_block.tcl -notrace
Command: synth_design -top dct8x8_2d_pipe_block -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41008
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1129.059 ; gain = 470.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dct8x8_2d_pipe_block' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:30]
INFO: [Synth 8-6157] synthesizing module 'dct8_chen_ts' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:31]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter IN_W bound to: 32'sb00000000000000000000000000100000 
	Parameter FRAC bound to: 32'sb00000000000000000000000000001111 
	Parameter CONST_W bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'lut_multiplier' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:2]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter IN_W bound to: 32'sb00000000000000000000000000100000 
	Parameter CONST_W bound to: 32'sb00000000000000000000000000010000 
	Parameter FRAC bound to: 32'sb00000000000000000000000000001111 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'lut_multiplier' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:130]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'dct8_chen_ts' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:31]
WARNING: [Synth 8-7071] port 'clk' of module 'dct8_chen_ts' is unconnected for instance 'u_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
WARNING: [Synth 8-7071] port 'rst_n' of module 'dct8_chen_ts' is unconnected for instance 'u_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
WARNING: [Synth 8-7071] port 'in_valid' of module 'dct8_chen_ts' is unconnected for instance 'u_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
WARNING: [Synth 8-7071] port 'in_ready' of module 'dct8_chen_ts' is unconnected for instance 'u_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
WARNING: [Synth 8-7071] port 'out_valid' of module 'dct8_chen_ts' is unconnected for instance 'u_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
WARNING: [Synth 8-7071] port 'out_ready' of module 'dct8_chen_ts' is unconnected for instance 'u_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
WARNING: [Synth 8-7023] instance 'u_dct' of module 'dct8_chen_ts' has 22 connections declared, but only 16 given [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'dct8x8_2d_pipe_block' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:30]
WARNING: [Synth 8-6014] Unused sequential element s0_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:145]
WARNING: [Synth 8-6014] Unused sequential element s1_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:146]
WARNING: [Synth 8-6014] Unused sequential element s2_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:147]
WARNING: [Synth 8-6014] Unused sequential element s3_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts.sv:148]
WARNING: [Synth 8-7137] Register pix_mem_reg[0] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[1] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[2] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[3] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[4] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[5] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[6] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[7] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[8] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[9] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[10] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[11] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[12] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[13] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[14] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[15] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[16] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[17] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[18] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[19] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[20] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[21] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[22] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[23] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[24] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[25] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[26] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[27] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[28] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[29] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[30] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[31] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[32] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[33] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[34] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[35] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[36] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[37] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[38] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[39] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[40] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[41] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[42] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[43] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[44] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[45] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[46] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[47] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[48] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[49] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[50] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[51] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[52] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[53] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[54] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[55] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[56] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[57] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[58] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[59] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[60] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[61] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[62] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register pix_mem_reg[63] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:122]
WARNING: [Synth 8-7137] Register row_mem_reg in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register coef_mem_reg[0] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[1] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[2] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[3] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[4] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[5] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[6] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[7] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[8] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[9] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[10] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[11] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[12] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[13] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[14] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[15] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[16] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[17] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[18] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[19] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[20] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[21] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[22] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[23] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[24] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[25] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[26] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[27] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[28] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[29] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[30] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[31] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[32] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[33] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
WARNING: [Synth 8-7137] Register coef_mem_reg[34] in module dct8x8_2d_pipe_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8x8_2d_pipe_block.sv:141]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM 'row_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "row_mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.773 ; gain = 632.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.773 ; gain = 632.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.773 ; gain = 632.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dct8_chen_ts'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dct8x8_2d_pipe_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                      P0 |                              001 |                              001
                      P1 |                              010 |                              010
                      P2 |                              011 |                              011
                      P3 |                              100 |                              100
                  S_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dct8_chen_ts'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_ROW |                               01 |                               01
                   S_COL |                               10 |                               10
                   S_OUT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dct8x8_2d_pipe_block'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1321.594 ; gain = 662.648
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_dct/mult_inst[8].multiplier' (lut_multiplier) to 'u_dct/mult_inst[9].multiplier'
INFO: [Synth 8-223] decloning instance 'u_dct/mult_inst[8].multiplier' (lut_multiplier) to 'u_dct/mult_inst[10].multiplier'
INFO: [Synth 8-223] decloning instance 'u_dct/mult_inst[8].multiplier' (lut_multiplier) to 'u_dct/mult_inst[11].multiplier'
INFO: [Synth 8-223] decloning instance 'u_dct/mult_inst[8].multiplier' (lut_multiplier) to 'u_dct/mult_inst[12].multiplier'
INFO: [Synth 8-223] decloning instance 'u_dct/mult_inst[8].multiplier' (lut_multiplier) to 'u_dct/mult_inst[13].multiplier'
INFO: [Synth 8-223] decloning instance 'u_dct/mult_inst[8].multiplier' (lut_multiplier) to 'u_dct/mult_inst[14].multiplier'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 10    
	   5 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 218   
	                4 Bit    Registers := 2     
+---Multipliers : 
	              16x32  Multipliers := 9     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 52    
	   3 Input   32 Bit        Muxes := 8     
	   5 Input   16 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 89    
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1639.824 ; gain = 980.879
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1639.824 ; gain = 980.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1639.824 ; gain = 980.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |     3|
|4     |LUT4  |     2|
|5     |LUT5  |     2|
|6     |LUT6  |     5|
|7     |MUXF7 |     1|
|8     |FDCE  |    10|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1690.422 ; gain = 1031.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1743.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 37190878
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1844.664 ; gain = 1188.656
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2121.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/synthesis_tests/dct8x8_2d_pipe_block_proj/dct8x8_2d_pipe_block_proj.runs/synth_1/dct8x8_2d_pipe_block.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dct8x8_2d_pipe_block_utilization_synth.rpt -pb dct8x8_2d_pipe_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 13 18:36:31 2025...
