From 15bfc7c61cd0db58a4a8f09edc74dae0fc453603 Mon Sep 17 00:00:00 2001
From: Oleg Karfich <oleg.karfich@wago.com>
Date: Thu, 13 Jul 2017 14:41:26 +0200
Subject: [PATCH 114/261] dts: pfc200v3: mv88e6321: add switch related oftree
 propertys

---
 arch/arm/boot/dts/wago-pfc200v3-devconf-0182.dts | 140 ++++++++++++++++++++++-
 1 file changed, 138 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boot/dts/wago-pfc200v3-devconf-0182.dts b/arch/arm/boot/dts/wago-pfc200v3-devconf-0182.dts
index 3121659..5e00b1f 100644
--- a/arch/arm/boot/dts/wago-pfc200v3-devconf-0182.dts
+++ b/arch/arm/boot/dts/wago-pfc200v3-devconf-0182.dts
@@ -8,7 +8,6 @@
 /dts-v1/;
 
 #include "wago-pfc200v3.dtsi"
-#include "wago-pfc100-uart1.dtsi"
 #include "wago-devconf-desc.dtsi"
 
 /*
@@ -28,12 +27,42 @@
 		compatible = "wago,usvinit";
 		add-sysfs-entries;
 		usv_irq = <&gpio1 17 GPIO_ACTIVE_LOW>;
-/*		usv_irq =  <&gpio3 18 GPIO_ACTIVE_LOW>;*/
 		switch-reset = <&gpio3 10 GPIO_ACTIVE_LOW>;
 		kbus-reset =  <&gpio1 25 GPIO_ACTIVE_HIGH>;
 		TPS65218-LS2 = "LS2_off"; /* switch USB off */
 		led-off;
 	};
+
+        swcfg_mv88e6321 {
+                compatible = "swcfg,mv88e6321";
+                status = "okay";
+
+                swcfg,mii-bus = <&davinci_mdio>;
+
+                swcfg,alias = "mv88e6321";
+                swcfg,cpu_port = <5>;
+                swcfg,ports = <7>;
+                swcfg,vlans = <1>;
+        };
+
+};
+
+&am33xx_pinmux {
+	davinci_mdio_default_pins: pinmux_davinci_mdio_default_pins {
+		pinctrl-single,pins = <
+			/* MDIO */
+			0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0)    /* mdio.mdio_data, SLEWCTRL_FAST?? */
+			0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0)                   /* mdc.mdio_clk   */
+		>;
+	};
+
+	davinci_mdio_sleep_pins: pinmux_davinci_mdio_sleep_pins {
+		pinctrl-single,pins = <
+			/* MDIO reset value */
+			0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
+		>;
+	};
 };
 
 &usb1_phy {
@@ -43,3 +72,110 @@
 &usb1 {
 	status = "okay";
 };
+
+&ksz8863 {
+	status = "disabled";
+};
+
+&wsysinit {
+	tty,rs232-485 = "nop";
+};
+
+&dsa {
+	status = "disabled";
+};
+
+&bitbang_mdio0 {
+	status = "disabled";
+};
+
+&davinci_mdio {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&davinci_mdio_default_pins>;
+	pinctrl-1 = <&davinci_mdio_sleep_pins>;
+	status = "okay";
+
+        phy_internal_1: ethernet-phy@2 {
+                compatible = "ethernet-phy-ieee802.3-c22";
+                reg = <2>;
+        };
+
+        phy_internal_2: ethernet-phy@5 {
+                compatible = "ethernet-phy-ieee802.3-c22";
+                reg = <5>;
+        };
+
+
+        phy3: ethernet-phy@3 {
+                compatible = "ethernet-phy-ieee802.3-c22";
+                reg = <3>;
+        };
+
+        phy4: ethernet-phy@4 {
+                compatible = "ethernet-phy-ieee802.3-c22";
+                reg = <4>;
+        };
+
+        switch: switch@0 {
+                compatible = "marvell,mv88e6085";
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <6>;
+                dsa,member = <0 0>;
+                reset-gpios = <&io_expander_20 4 GPIO_ACTIVE_LOW>;
+                phy-scan;
+
+                ports {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+
+                        port@0 {
+                                reg = <0>;
+                                label = "ethX11";
+                                phy-handle = <&phy_internal_1>;
+                                phy-mode = "sgmii";
+                        };
+
+                        port@1 {
+                                reg = <1>;
+                                label = "ethX12";
+                                phy-handle = <&phy_internal_2>;
+                                phy-mode = "sgmii";
+                        };
+
+                        /*port@2 {
+                                reg = <2>;
+                                label = "cpu";
+                                ethernet = <&mac>;
+                                fixed-link {
+                                        speed = <100>;
+                                        full-duplex;
+                                };
+                        };*/
+
+                        port@3 {
+                                reg = <3>;
+                                label = "ethX1";
+                                phy-handle = <&phy3>;
+                                phy-mode = "rmii";
+                        };
+
+                        port@4 {
+                                reg = <4>;
+                                label = "ethX2";
+                                phy-handle = <&phy4>;
+                                phy-mode = "rmii";
+                        };
+
+                        port@6 {
+                                reg = <6>;
+                                label = "cpu";
+                                ethernet = <&mac>;
+                                fixed-link {
+                                        speed = <100>;
+                                        full-duplex;
+                                };
+                        };
+                };
+        };
+};
-- 
2.7.4

