/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2019 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

#ifndef RISCV_ISA_H
#define RISCV_ISA_H

#define RISCV_OPCODE_LD 0x03
#define RISCV_OPCODE_SD 0x23

#define RISCV_X0  0
#define RISCV_RA  1
#define RISCV_SP  2
#define RISCV_GP  3
#define RISCV_TP  4
#define RISCV_T0  5
#define RISCV_T1  6
#define RISCV_T2  7
#define RISCV_S0  8
#define RISCV_S1  9
#define RISCV_A0  10
#define RISCV_A1  11
#define RISCV_A2  12
#define RISCV_A3  13
#define RISCV_A4  14
#define RISCV_A5  15
#define RISCV_A6  16
#define RISCV_A7  17
#define RISCV_S2  18
#define RISCV_S3  19
#define RISCV_S4  20
#define RISCV_S5  21
#define RISCV_S6  22
#define RISCV_S7  23
#define RISCV_S8  24
#define RISCV_S9  25
#define RISCV_S10 26
#define RISCV_S11 27
#define RISCV_T3  28
#define RISCV_T4  29
#define RISCV_T5  30
#define RISCV_T6  31

#endif