
Main_Program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002fe0  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20070000  00082fe0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001d4  20070438  00083418  00010438  2**2
                  ALLOC
  3 .stack        00002004  2007060c  000835ec  00010438  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000b6e0  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002178  00000000  00000000  0001bb9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005318  00000000  00000000  0001dd14  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e88  00000000  00000000  0002302c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d18  00000000  00000000  00023eb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000196eb  00000000  00000000  00024bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011770  00000000  00000000  0003e2b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00066581  00000000  00000000  0004fa27  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f1c  00000000  00000000  000b5fa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072610 	.word	0x20072610
   80004:	000815c9 	.word	0x000815c9
   80008:	000815c1 	.word	0x000815c1
   8000c:	000815c1 	.word	0x000815c1
   80010:	000815c1 	.word	0x000815c1
   80014:	000815c1 	.word	0x000815c1
   80018:	000815c1 	.word	0x000815c1
	...
   8002c:	0008192d 	.word	0x0008192d
   80030:	000815c1 	.word	0x000815c1
   80034:	00000000 	.word	0x00000000
   80038:	000819e9 	.word	0x000819e9
   8003c:	00081a2d 	.word	0x00081a2d
   80040:	000815c1 	.word	0x000815c1
   80044:	000815c1 	.word	0x000815c1
   80048:	000815c1 	.word	0x000815c1
   8004c:	00082b4d 	.word	0x00082b4d
   80050:	00082a6d 	.word	0x00082a6d
   80054:	000815c1 	.word	0x000815c1
   80058:	000815c1 	.word	0x000815c1
   8005c:	000815c1 	.word	0x000815c1
   80060:	000815c1 	.word	0x000815c1
   80064:	000815c1 	.word	0x000815c1
   80068:	00000000 	.word	0x00000000
   8006c:	0008106d 	.word	0x0008106d
   80070:	00081085 	.word	0x00081085
   80074:	0008109d 	.word	0x0008109d
   80078:	000810b5 	.word	0x000810b5
	...
   80084:	00082bbd 	.word	0x00082bbd
   80088:	000815c1 	.word	0x000815c1
   8008c:	000815c1 	.word	0x000815c1
   80090:	000815c1 	.word	0x000815c1
   80094:	000815c1 	.word	0x000815c1
   80098:	000815c1 	.word	0x000815c1
   8009c:	000815c1 	.word	0x000815c1
   800a0:	000815c1 	.word	0x000815c1
   800a4:	00000000 	.word	0x00000000
   800a8:	000815c1 	.word	0x000815c1
   800ac:	000815c1 	.word	0x000815c1
   800b0:	000815c1 	.word	0x000815c1
   800b4:	000815c1 	.word	0x000815c1
   800b8:	000815c1 	.word	0x000815c1
   800bc:	000815c1 	.word	0x000815c1
   800c0:	000815c1 	.word	0x000815c1
   800c4:	000815c1 	.word	0x000815c1
   800c8:	000815c1 	.word	0x000815c1
   800cc:	000815c1 	.word	0x000815c1
   800d0:	000815c1 	.word	0x000815c1
   800d4:	000815c1 	.word	0x000815c1
   800d8:	000815c1 	.word	0x000815c1
   800dc:	000815c1 	.word	0x000815c1
   800e0:	000815c1 	.word	0x000815c1
   800e4:	000815c1 	.word	0x000815c1
   800e8:	000815c1 	.word	0x000815c1
   800ec:	000823b9 	.word	0x000823b9
   800f0:	00082321 	.word	0x00082321

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070438 	.word	0x20070438
   80110:	00000000 	.word	0x00000000
   80114:	00082fe0 	.word	0x00082fe0

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00082fe0 	.word	0x00082fe0
   8013c:	2007043c 	.word	0x2007043c
   80140:	00082fe0 	.word	0x00082fe0
   80144:	00000000 	.word	0x00000000

00080148 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80148:	b580      	push	{r7, lr}
   8014a:	b082      	sub	sp, #8
   8014c:	af00      	add	r7, sp, #0
   8014e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80150:	687b      	ldr	r3, [r7, #4]
   80152:	2b07      	cmp	r3, #7
   80154:	d82e      	bhi.n	801b4 <osc_enable+0x6c>
   80156:	a201      	add	r2, pc, #4	; (adr r2, 8015c <osc_enable+0x14>)
   80158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8015c:	000801b5 	.word	0x000801b5
   80160:	0008017d 	.word	0x0008017d
   80164:	00080185 	.word	0x00080185
   80168:	0008018d 	.word	0x0008018d
   8016c:	00080195 	.word	0x00080195
   80170:	0008019d 	.word	0x0008019d
   80174:	000801a5 	.word	0x000801a5
   80178:	000801ad 	.word	0x000801ad
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8017c:	2000      	movs	r0, #0
   8017e:	4b0f      	ldr	r3, [pc, #60]	; (801bc <osc_enable+0x74>)
   80180:	4798      	blx	r3
		break;
   80182:	e017      	b.n	801b4 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80184:	2001      	movs	r0, #1
   80186:	4b0d      	ldr	r3, [pc, #52]	; (801bc <osc_enable+0x74>)
   80188:	4798      	blx	r3
		break;
   8018a:	e013      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8018c:	2000      	movs	r0, #0
   8018e:	4b0c      	ldr	r3, [pc, #48]	; (801c0 <osc_enable+0x78>)
   80190:	4798      	blx	r3
		break;
   80192:	e00f      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80194:	2010      	movs	r0, #16
   80196:	4b0a      	ldr	r3, [pc, #40]	; (801c0 <osc_enable+0x78>)
   80198:	4798      	blx	r3
		break;
   8019a:	e00b      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8019c:	2020      	movs	r0, #32
   8019e:	4b08      	ldr	r3, [pc, #32]	; (801c0 <osc_enable+0x78>)
   801a0:	4798      	blx	r3
		break;
   801a2:	e007      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   801a4:	2000      	movs	r0, #0
   801a6:	4b07      	ldr	r3, [pc, #28]	; (801c4 <osc_enable+0x7c>)
   801a8:	4798      	blx	r3
		break;
   801aa:	e003      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   801ac:	2001      	movs	r0, #1
   801ae:	4b05      	ldr	r3, [pc, #20]	; (801c4 <osc_enable+0x7c>)
   801b0:	4798      	blx	r3
		break;
   801b2:	bf00      	nop
	}
}
   801b4:	3708      	adds	r7, #8
   801b6:	46bd      	mov	sp, r7
   801b8:	bd80      	pop	{r7, pc}
   801ba:	bf00      	nop
   801bc:	00081151 	.word	0x00081151
   801c0:	000811c1 	.word	0x000811c1
   801c4:	00081261 	.word	0x00081261

000801c8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   801c8:	b580      	push	{r7, lr}
   801ca:	b082      	sub	sp, #8
   801cc:	af00      	add	r7, sp, #0
   801ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	2b07      	cmp	r3, #7
   801d4:	d826      	bhi.n	80224 <osc_is_ready+0x5c>
   801d6:	a201      	add	r2, pc, #4	; (adr r2, 801dc <osc_is_ready+0x14>)
   801d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   801dc:	000801fd 	.word	0x000801fd
   801e0:	00080201 	.word	0x00080201
   801e4:	00080201 	.word	0x00080201
   801e8:	00080213 	.word	0x00080213
   801ec:	00080213 	.word	0x00080213
   801f0:	00080213 	.word	0x00080213
   801f4:	00080213 	.word	0x00080213
   801f8:	00080213 	.word	0x00080213
	case OSC_SLCK_32K_RC:
		return 1;
   801fc:	2301      	movs	r3, #1
   801fe:	e012      	b.n	80226 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   80200:	4b0b      	ldr	r3, [pc, #44]	; (80230 <osc_is_ready+0x68>)
   80202:	4798      	blx	r3
   80204:	4603      	mov	r3, r0
   80206:	2b00      	cmp	r3, #0
   80208:	bf0c      	ite	eq
   8020a:	2300      	moveq	r3, #0
   8020c:	2301      	movne	r3, #1
   8020e:	b2db      	uxtb	r3, r3
   80210:	e009      	b.n	80226 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80212:	4b08      	ldr	r3, [pc, #32]	; (80234 <osc_is_ready+0x6c>)
   80214:	4798      	blx	r3
   80216:	4603      	mov	r3, r0
   80218:	2b00      	cmp	r3, #0
   8021a:	bf0c      	ite	eq
   8021c:	2300      	moveq	r3, #0
   8021e:	2301      	movne	r3, #1
   80220:	b2db      	uxtb	r3, r3
   80222:	e000      	b.n	80226 <osc_is_ready+0x5e>
	}

	return 0;
   80224:	2300      	movs	r3, #0
}
   80226:	4618      	mov	r0, r3
   80228:	3708      	adds	r7, #8
   8022a:	46bd      	mov	sp, r7
   8022c:	bd80      	pop	{r7, pc}
   8022e:	bf00      	nop
   80230:	0008118d 	.word	0x0008118d
   80234:	000812cd 	.word	0x000812cd

00080238 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80238:	b480      	push	{r7}
   8023a:	b083      	sub	sp, #12
   8023c:	af00      	add	r7, sp, #0
   8023e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80240:	687b      	ldr	r3, [r7, #4]
   80242:	2b07      	cmp	r3, #7
   80244:	d825      	bhi.n	80292 <osc_get_rate+0x5a>
   80246:	a201      	add	r2, pc, #4	; (adr r2, 8024c <osc_get_rate+0x14>)
   80248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8024c:	0008026d 	.word	0x0008026d
   80250:	00080273 	.word	0x00080273
   80254:	00080279 	.word	0x00080279
   80258:	0008027f 	.word	0x0008027f
   8025c:	00080283 	.word	0x00080283
   80260:	00080287 	.word	0x00080287
   80264:	0008028b 	.word	0x0008028b
   80268:	0008028f 	.word	0x0008028f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   8026c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80270:	e010      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80276:	e00d      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8027c:	e00a      	b.n	80294 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8027e:	4b08      	ldr	r3, [pc, #32]	; (802a0 <osc_get_rate+0x68>)
   80280:	e008      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80282:	4b08      	ldr	r3, [pc, #32]	; (802a4 <osc_get_rate+0x6c>)
   80284:	e006      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80286:	4b08      	ldr	r3, [pc, #32]	; (802a8 <osc_get_rate+0x70>)
   80288:	e004      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8028a:	4b07      	ldr	r3, [pc, #28]	; (802a8 <osc_get_rate+0x70>)
   8028c:	e002      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8028e:	4b06      	ldr	r3, [pc, #24]	; (802a8 <osc_get_rate+0x70>)
   80290:	e000      	b.n	80294 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   80292:	2300      	movs	r3, #0
}
   80294:	4618      	mov	r0, r3
   80296:	370c      	adds	r7, #12
   80298:	46bd      	mov	sp, r7
   8029a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8029e:	4770      	bx	lr
   802a0:	003d0900 	.word	0x003d0900
   802a4:	007a1200 	.word	0x007a1200
   802a8:	00b71b00 	.word	0x00b71b00

000802ac <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   802ac:	b580      	push	{r7, lr}
   802ae:	b082      	sub	sp, #8
   802b0:	af00      	add	r7, sp, #0
   802b2:	4603      	mov	r3, r0
   802b4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   802b6:	bf00      	nop
   802b8:	79fb      	ldrb	r3, [r7, #7]
   802ba:	4618      	mov	r0, r3
   802bc:	4b05      	ldr	r3, [pc, #20]	; (802d4 <osc_wait_ready+0x28>)
   802be:	4798      	blx	r3
   802c0:	4603      	mov	r3, r0
   802c2:	f083 0301 	eor.w	r3, r3, #1
   802c6:	b2db      	uxtb	r3, r3
   802c8:	2b00      	cmp	r3, #0
   802ca:	d1f5      	bne.n	802b8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   802cc:	3708      	adds	r7, #8
   802ce:	46bd      	mov	sp, r7
   802d0:	bd80      	pop	{r7, pc}
   802d2:	bf00      	nop
   802d4:	000801c9 	.word	0x000801c9

000802d8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802d8:	b580      	push	{r7, lr}
   802da:	b086      	sub	sp, #24
   802dc:	af00      	add	r7, sp, #0
   802de:	60f8      	str	r0, [r7, #12]
   802e0:	607a      	str	r2, [r7, #4]
   802e2:	603b      	str	r3, [r7, #0]
   802e4:	460b      	mov	r3, r1
   802e6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   802e8:	687b      	ldr	r3, [r7, #4]
   802ea:	2b00      	cmp	r3, #0
   802ec:	d107      	bne.n	802fe <pll_config_init+0x26>
   802ee:	683b      	ldr	r3, [r7, #0]
   802f0:	2b00      	cmp	r3, #0
   802f2:	d104      	bne.n	802fe <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   802f4:	68fb      	ldr	r3, [r7, #12]
   802f6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   802fa:	601a      	str	r2, [r3, #0]
   802fc:	e019      	b.n	80332 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   802fe:	7afb      	ldrb	r3, [r7, #11]
   80300:	4618      	mov	r0, r3
   80302:	4b0d      	ldr	r3, [pc, #52]	; (80338 <pll_config_init+0x60>)
   80304:	4798      	blx	r3
   80306:	4602      	mov	r2, r0
   80308:	687b      	ldr	r3, [r7, #4]
   8030a:	fbb2 f3f3 	udiv	r3, r2, r3
   8030e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   80310:	697b      	ldr	r3, [r7, #20]
   80312:	683a      	ldr	r2, [r7, #0]
   80314:	fb02 f303 	mul.w	r3, r2, r3
   80318:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   8031a:	683b      	ldr	r3, [r7, #0]
   8031c:	3b01      	subs	r3, #1
   8031e:	041a      	lsls	r2, r3, #16
   80320:	4b06      	ldr	r3, [pc, #24]	; (8033c <pll_config_init+0x64>)
   80322:	4013      	ands	r3, r2
   80324:	687a      	ldr	r2, [r7, #4]
   80326:	b2d2      	uxtb	r2, r2
   80328:	4313      	orrs	r3, r2
   8032a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8032e:	68fb      	ldr	r3, [r7, #12]
   80330:	601a      	str	r2, [r3, #0]
	}
}
   80332:	3718      	adds	r7, #24
   80334:	46bd      	mov	sp, r7
   80336:	bd80      	pop	{r7, pc}
   80338:	00080239 	.word	0x00080239
   8033c:	07ff0000 	.word	0x07ff0000

00080340 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80340:	b580      	push	{r7, lr}
   80342:	b082      	sub	sp, #8
   80344:	af00      	add	r7, sp, #0
   80346:	6078      	str	r0, [r7, #4]
   80348:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   8034a:	683b      	ldr	r3, [r7, #0]
   8034c:	2b00      	cmp	r3, #0
   8034e:	d108      	bne.n	80362 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80350:	4b08      	ldr	r3, [pc, #32]	; (80374 <pll_enable+0x34>)
   80352:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <pll_enable+0x38>)
   80356:	687a      	ldr	r2, [r7, #4]
   80358:	6812      	ldr	r2, [r2, #0]
   8035a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8035e:	629a      	str	r2, [r3, #40]	; 0x28
   80360:	e005      	b.n	8036e <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80362:	4b05      	ldr	r3, [pc, #20]	; (80378 <pll_enable+0x38>)
   80364:	687a      	ldr	r2, [r7, #4]
   80366:	6812      	ldr	r2, [r2, #0]
   80368:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   8036c:	61da      	str	r2, [r3, #28]
	}
}
   8036e:	3708      	adds	r7, #8
   80370:	46bd      	mov	sp, r7
   80372:	bd80      	pop	{r7, pc}
   80374:	000812e9 	.word	0x000812e9
   80378:	400e0600 	.word	0x400e0600

0008037c <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   8037c:	b580      	push	{r7, lr}
   8037e:	b082      	sub	sp, #8
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2b00      	cmp	r3, #0
   80388:	d103      	bne.n	80392 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   8038a:	4b05      	ldr	r3, [pc, #20]	; (803a0 <pll_is_locked+0x24>)
   8038c:	4798      	blx	r3
   8038e:	4603      	mov	r3, r0
   80390:	e002      	b.n	80398 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   80392:	4b04      	ldr	r3, [pc, #16]	; (803a4 <pll_is_locked+0x28>)
   80394:	4798      	blx	r3
   80396:	4603      	mov	r3, r0
}
   80398:	4618      	mov	r0, r3
   8039a:	3708      	adds	r7, #8
   8039c:	46bd      	mov	sp, r7
   8039e:	bd80      	pop	{r7, pc}
   803a0:	00081301 	.word	0x00081301
   803a4:	0008131d 	.word	0x0008131d

000803a8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   803a8:	b580      	push	{r7, lr}
   803aa:	b082      	sub	sp, #8
   803ac:	af00      	add	r7, sp, #0
   803ae:	4603      	mov	r3, r0
   803b0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   803b2:	79fb      	ldrb	r3, [r7, #7]
   803b4:	3b03      	subs	r3, #3
   803b6:	2b04      	cmp	r3, #4
   803b8:	d808      	bhi.n	803cc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   803ba:	79fb      	ldrb	r3, [r7, #7]
   803bc:	4618      	mov	r0, r3
   803be:	4b05      	ldr	r3, [pc, #20]	; (803d4 <pll_enable_source+0x2c>)
   803c0:	4798      	blx	r3
		osc_wait_ready(e_src);
   803c2:	79fb      	ldrb	r3, [r7, #7]
   803c4:	4618      	mov	r0, r3
   803c6:	4b04      	ldr	r3, [pc, #16]	; (803d8 <pll_enable_source+0x30>)
   803c8:	4798      	blx	r3
		break;
   803ca:	e000      	b.n	803ce <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   803cc:	bf00      	nop
	}
}
   803ce:	3708      	adds	r7, #8
   803d0:	46bd      	mov	sp, r7
   803d2:	bd80      	pop	{r7, pc}
   803d4:	00080149 	.word	0x00080149
   803d8:	000802ad 	.word	0x000802ad

000803dc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   803dc:	b580      	push	{r7, lr}
   803de:	b082      	sub	sp, #8
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   803e4:	bf00      	nop
   803e6:	6878      	ldr	r0, [r7, #4]
   803e8:	4b04      	ldr	r3, [pc, #16]	; (803fc <pll_wait_for_lock+0x20>)
   803ea:	4798      	blx	r3
   803ec:	4603      	mov	r3, r0
   803ee:	2b00      	cmp	r3, #0
   803f0:	d0f9      	beq.n	803e6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   803f2:	2300      	movs	r3, #0
}
   803f4:	4618      	mov	r0, r3
   803f6:	3708      	adds	r7, #8
   803f8:	46bd      	mov	sp, r7
   803fa:	bd80      	pop	{r7, pc}
   803fc:	0008037d 	.word	0x0008037d

00080400 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80400:	b580      	push	{r7, lr}
   80402:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   80404:	2006      	movs	r0, #6
   80406:	4b04      	ldr	r3, [pc, #16]	; (80418 <sysclk_get_main_hz+0x18>)
   80408:	4798      	blx	r3
   8040a:	4602      	mov	r2, r0
   8040c:	4613      	mov	r3, r2
   8040e:	00db      	lsls	r3, r3, #3
   80410:	1a9b      	subs	r3, r3, r2
   80412:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80414:	4618      	mov	r0, r3
   80416:	bd80      	pop	{r7, pc}
   80418:	00080239 	.word	0x00080239

0008041c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   8041c:	b580      	push	{r7, lr}
   8041e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   80420:	4b02      	ldr	r3, [pc, #8]	; (8042c <sysclk_get_cpu_hz+0x10>)
   80422:	4798      	blx	r3
   80424:	4603      	mov	r3, r0
   80426:	085b      	lsrs	r3, r3, #1
}
   80428:	4618      	mov	r0, r3
   8042a:	bd80      	pop	{r7, pc}
   8042c:	00080401 	.word	0x00080401

00080430 <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80430:	b590      	push	{r4, r7, lr}
   80432:	b083      	sub	sp, #12
   80434:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80436:	4b10      	ldr	r3, [pc, #64]	; (80478 <sysclk_init+0x48>)
   80438:	4798      	blx	r3
   8043a:	4603      	mov	r3, r0
   8043c:	4618      	mov	r0, r3
   8043e:	4b0f      	ldr	r3, [pc, #60]	; (8047c <sysclk_init+0x4c>)
   80440:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80442:	2006      	movs	r0, #6
   80444:	4b0e      	ldr	r3, [pc, #56]	; (80480 <sysclk_init+0x50>)
   80446:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   80448:	1d3b      	adds	r3, r7, #4
   8044a:	4618      	mov	r0, r3
   8044c:	2106      	movs	r1, #6
   8044e:	2201      	movs	r2, #1
   80450:	230e      	movs	r3, #14
   80452:	4c0c      	ldr	r4, [pc, #48]	; (80484 <sysclk_init+0x54>)
   80454:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   80456:	1d3b      	adds	r3, r7, #4
   80458:	4618      	mov	r0, r3
   8045a:	2100      	movs	r1, #0
   8045c:	4b0a      	ldr	r3, [pc, #40]	; (80488 <sysclk_init+0x58>)
   8045e:	4798      	blx	r3
		pll_wait_for_lock(0);
   80460:	2000      	movs	r0, #0
   80462:	4b0a      	ldr	r3, [pc, #40]	; (8048c <sysclk_init+0x5c>)
   80464:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80466:	2010      	movs	r0, #16
   80468:	4b09      	ldr	r3, [pc, #36]	; (80490 <sysclk_init+0x60>)
   8046a:	4798      	blx	r3
		break;
   8046c:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8046e:	4b09      	ldr	r3, [pc, #36]	; (80494 <sysclk_init+0x64>)
   80470:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   80472:	370c      	adds	r7, #12
   80474:	46bd      	mov	sp, r7
   80476:	bd90      	pop	{r4, r7, pc}
   80478:	0008041d 	.word	0x0008041d
   8047c:	000817f1 	.word	0x000817f1
   80480:	000803a9 	.word	0x000803a9
   80484:	000802d9 	.word	0x000802d9
   80488:	00080341 	.word	0x00080341
   8048c:	000803dd 	.word	0x000803dd
   80490:	000810cd 	.word	0x000810cd
   80494:	00081671 	.word	0x00081671

00080498 <board_init>:

/**
 * \brief Initialize board watchdog timer and pins.
 */
void board_init(void)
{
   80498:	b580      	push	{r7, lr}
   8049a:	af00      	add	r7, sp, #0
	uint32_t wdt_mode, wdt_timer;	// Values used in initializing WDT.

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8049c:	4b2e      	ldr	r3, [pc, #184]	; (80558 <board_init+0xc0>)
   8049e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804a2:	605a      	str	r2, [r3, #4]
#endif

	/*Configure CAN related pins*/
#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   804a4:	2001      	movs	r0, #1
   804a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804aa:	4b2c      	ldr	r3, [pc, #176]	; (8055c <board_init+0xc4>)
   804ac:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   804ae:	2000      	movs	r0, #0
   804b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804b4:	4b29      	ldr	r3, [pc, #164]	; (8055c <board_init+0xc4>)
   804b6:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   804b8:	2034      	movs	r0, #52	; 0x34
   804ba:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804be:	4b27      	ldr	r3, [pc, #156]	; (8055c <board_init+0xc4>)
   804c0:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   804c2:	2035      	movs	r0, #53	; 0x35
   804c4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804c8:	4b24      	ldr	r3, [pc, #144]	; (8055c <board_init+0xc4>)
   804ca:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   804cc:	202f      	movs	r0, #47	; 0x2f
   804ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804d2:	4b22      	ldr	r3, [pc, #136]	; (8055c <board_init+0xc4>)
   804d4:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   804d6:	202e      	movs	r0, #46	; 0x2e
   804d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804dc:	4b1f      	ldr	r3, [pc, #124]	; (8055c <board_init+0xc4>)
   804de:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
   804e0:	208f      	movs	r0, #143	; 0x8f
   804e2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804e6:	4b1d      	ldr	r3, [pc, #116]	; (8055c <board_init+0xc4>)
   804e8:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
   804ea:	2090      	movs	r0, #144	; 0x90
   804ec:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804f0:	4b1a      	ldr	r3, [pc, #104]	; (8055c <board_init+0xc4>)
   804f2:	4798      	blx	r3
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   804f4:	2057      	movs	r0, #87	; 0x57
   804f6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804fa:	4b18      	ldr	r3, [pc, #96]	; (8055c <board_init+0xc4>)
   804fc:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   804fe:	2057      	movs	r0, #87	; 0x57
   80500:	4b17      	ldr	r3, [pc, #92]	; (80560 <board_init+0xc8>)
   80502:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80504:	203b      	movs	r0, #59	; 0x3b
   80506:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8050a:	4b14      	ldr	r3, [pc, #80]	; (8055c <board_init+0xc4>)
   8050c:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8050e:	2055      	movs	r0, #85	; 0x55
   80510:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80514:	4b11      	ldr	r3, [pc, #68]	; (8055c <board_init+0xc4>)
   80516:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80518:	2056      	movs	r0, #86	; 0x56
   8051a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8051e:	4b0f      	ldr	r3, [pc, #60]	; (8055c <board_init+0xc4>)
   80520:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80522:	2087      	movs	r0, #135	; 0x87
   80524:	490f      	ldr	r1, [pc, #60]	; (80564 <board_init+0xcc>)
   80526:	4b0d      	ldr	r3, [pc, #52]	; (8055c <board_init+0xc4>)
   80528:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8052a:	2037      	movs	r0, #55	; 0x37
   8052c:	490e      	ldr	r1, [pc, #56]	; (80568 <board_init+0xd0>)
   8052e:	4b0b      	ldr	r3, [pc, #44]	; (8055c <board_init+0xc4>)
   80530:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   80532:	200a      	movs	r0, #10
   80534:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80538:	4b08      	ldr	r3, [pc, #32]	; (8055c <board_init+0xc4>)
   8053a:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   8053c:	200b      	movs	r0, #11
   8053e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80542:	4b06      	ldr	r3, [pc, #24]	; (8055c <board_init+0xc4>)
   80544:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   80546:	208e      	movs	r0, #142	; 0x8e
   80548:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8054c:	4b03      	ldr	r3, [pc, #12]	; (8055c <board_init+0xc4>)
   8054e:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   80550:	208e      	movs	r0, #142	; 0x8e
   80552:	4b06      	ldr	r3, [pc, #24]	; (8056c <board_init+0xd4>)
   80554:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   80556:	bd80      	pop	{r7, pc}
   80558:	400e1a50 	.word	0x400e1a50
   8055c:	00080e8d 	.word	0x00080e8d
   80560:	00080dc5 	.word	0x00080dc5
   80564:	28000079 	.word	0x28000079
   80568:	28000059 	.word	0x28000059
   8056c:	00080df9 	.word	0x00080df9

00080570 <sn65hvd234_set_rs>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver RS pin.
 */
void sn65hvd234_set_rs(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   80570:	b480      	push	{r7}
   80572:	b083      	sub	sp, #12
   80574:	af00      	add	r7, sp, #0
   80576:	6078      	str	r0, [r7, #4]
   80578:	6039      	str	r1, [r7, #0]
	p_component->pio_rs_idx = pin_idx;
   8057a:	687b      	ldr	r3, [r7, #4]
   8057c:	683a      	ldr	r2, [r7, #0]
   8057e:	601a      	str	r2, [r3, #0]
}
   80580:	370c      	adds	r7, #12
   80582:	46bd      	mov	sp, r7
   80584:	f85d 7b04 	ldr.w	r7, [sp], #4
   80588:	4770      	bx	lr
   8058a:	bf00      	nop

0008058c <sn65hvd234_set_en>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver EN pin.
 */
void sn65hvd234_set_en(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   8058c:	b480      	push	{r7}
   8058e:	b083      	sub	sp, #12
   80590:	af00      	add	r7, sp, #0
   80592:	6078      	str	r0, [r7, #4]
   80594:	6039      	str	r1, [r7, #0]
	p_component->pio_en_idx = pin_idx;
   80596:	687b      	ldr	r3, [r7, #4]
   80598:	683a      	ldr	r2, [r7, #0]
   8059a:	605a      	str	r2, [r3, #4]
}
   8059c:	370c      	adds	r7, #12
   8059e:	46bd      	mov	sp, r7
   805a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   805a4:	4770      	bx	lr
   805a6:	bf00      	nop

000805a8 <sn65hvd234_enable>:
 * \brief Enable transceiver.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_enable(sn65hvd234_ctrl_t *p_component)
{
   805a8:	b580      	push	{r7, lr}
   805aa:	b082      	sub	sp, #8
   805ac:	af00      	add	r7, sp, #0
   805ae:	6078      	str	r0, [r7, #4]
	/* Raise EN pin of SN65HVD234 to High Level (Vcc). */
	pio_set_pin_high(p_component->pio_en_idx);
   805b0:	687b      	ldr	r3, [r7, #4]
   805b2:	685b      	ldr	r3, [r3, #4]
   805b4:	4618      	mov	r0, r3
   805b6:	4b02      	ldr	r3, [pc, #8]	; (805c0 <sn65hvd234_enable+0x18>)
   805b8:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_en_idx, CAN_EN_HIGH);
}
   805ba:	3708      	adds	r7, #8
   805bc:	46bd      	mov	sp, r7
   805be:	bd80      	pop	{r7, pc}
   805c0:	00080dc5 	.word	0x00080dc5

000805c4 <sn65hvd234_disable_low_power>:
 * \brief Resume to Normal mode by exiting from low power mode.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_disable_low_power(sn65hvd234_ctrl_t *p_component)
{
   805c4:	b580      	push	{r7, lr}
   805c6:	b082      	sub	sp, #8
   805c8:	af00      	add	r7, sp, #0
   805ca:	6078      	str	r0, [r7, #4]
	/* Lower RS pin of SN65HVD234 to 0.0v~0.33v. */
	pio_set_pin_low(p_component->pio_rs_idx);
   805cc:	687b      	ldr	r3, [r7, #4]
   805ce:	681b      	ldr	r3, [r3, #0]
   805d0:	4618      	mov	r0, r3
   805d2:	4b02      	ldr	r3, [pc, #8]	; (805dc <sn65hvd234_disable_low_power+0x18>)
   805d4:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_rs_idx, CAN_RS_LOW);
}
   805d6:	3708      	adds	r7, #8
   805d8:	46bd      	mov	sp, r7
   805da:	bd80      	pop	{r7, pc}
   805dc:	00080df9 	.word	0x00080df9

000805e0 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
   805e0:	b580      	push	{r7, lr}
   805e2:	b08a      	sub	sp, #40	; 0x28
   805e4:	af00      	add	r7, sp, #0
   805e6:	60f8      	str	r0, [r7, #12]
   805e8:	60b9      	str	r1, [r7, #8]
   805ea:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   805ec:	687b      	ldr	r3, [r7, #4]
   805ee:	f246 12a8 	movw	r2, #25000	; 0x61a8
   805f2:	fb02 f203 	mul.w	r2, r2, r3
   805f6:	68bb      	ldr	r3, [r7, #8]
   805f8:	4413      	add	r3, r2
   805fa:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
   805fc:	687b      	ldr	r3, [r7, #4]
   805fe:	f246 11a8 	movw	r1, #25000	; 0x61a8
   80602:	fb01 f303 	mul.w	r3, r1, r3
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80606:	fbb2 f3f3 	udiv	r3, r2, r3
   8060a:	2b80      	cmp	r3, #128	; 0x80
   8060c:	d901      	bls.n	80612 <can_set_baudrate+0x32>
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
   8060e:	2300      	movs	r3, #0
   80610:	e085      	b.n	8071e <can_set_baudrate+0x13e>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   80612:	68bb      	ldr	r3, [r7, #8]
   80614:	085a      	lsrs	r2, r3, #1
   80616:	687b      	ldr	r3, [r7, #4]
   80618:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   8061c:	fb01 f303 	mul.w	r3, r1, r3
   80620:	429a      	cmp	r2, r3
   80622:	d201      	bcs.n	80628 <can_set_baudrate+0x48>
		return 0;
   80624:	2300      	movs	r3, #0
   80626:	e07a      	b.n	8071e <can_set_baudrate+0x13e>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
   80628:	2308      	movs	r3, #8
   8062a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
   8062e:	f04f 33ff 	mov.w	r3, #4294967295
   80632:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   80634:	2308      	movs	r3, #8
   80636:	77fb      	strb	r3, [r7, #31]
   80638:	e02b      	b.n	80692 <can_set_baudrate+0xb2>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   8063a:	7ffb      	ldrb	r3, [r7, #31]
   8063c:	687a      	ldr	r2, [r7, #4]
   8063e:	fb02 f303 	mul.w	r3, r2, r3
   80642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80646:	fb02 f303 	mul.w	r3, r2, r3
   8064a:	68ba      	ldr	r2, [r7, #8]
   8064c:	fbb2 f3f3 	udiv	r3, r2, r3
   80650:	2b80      	cmp	r3, #128	; 0x80
   80652:	d81b      	bhi.n	8068c <can_set_baudrate+0xac>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   80654:	7ffb      	ldrb	r3, [r7, #31]
   80656:	687a      	ldr	r2, [r7, #4]
   80658:	fb02 f303 	mul.w	r3, r2, r3
   8065c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80660:	fb02 f203 	mul.w	r2, r2, r3
   80664:	68bb      	ldr	r3, [r7, #8]
   80666:	fbb3 f1f2 	udiv	r1, r3, r2
   8066a:	fb02 f201 	mul.w	r2, r2, r1
   8066e:	1a9b      	subs	r3, r3, r2
   80670:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
   80672:	69ba      	ldr	r2, [r7, #24]
   80674:	6a3b      	ldr	r3, [r7, #32]
   80676:	429a      	cmp	r2, r3
   80678:	d208      	bcs.n	8068c <can_set_baudrate+0xac>
				ul_mod = ul_cur_mod;
   8067a:	69bb      	ldr	r3, [r7, #24]
   8067c:	623b      	str	r3, [r7, #32]
				uc_tq = i;
   8067e:	7ffb      	ldrb	r3, [r7, #31]
   80680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
   80684:	6a3b      	ldr	r3, [r7, #32]
   80686:	2b00      	cmp	r3, #0
   80688:	d100      	bne.n	8068c <can_set_baudrate+0xac>
					break;
   8068a:	e005      	b.n	80698 <can_set_baudrate+0xb8>

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   8068c:	7ffb      	ldrb	r3, [r7, #31]
   8068e:	3301      	adds	r3, #1
   80690:	77fb      	strb	r3, [r7, #31]
   80692:	7ffb      	ldrb	r3, [r7, #31]
   80694:	2b19      	cmp	r3, #25
   80696:	d9d0      	bls.n	8063a <can_set_baudrate+0x5a>
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   80698:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   8069c:	687a      	ldr	r2, [r7, #4]
   8069e:	fb02 f303 	mul.w	r3, r2, r3
   806a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   806a6:	fb02 f303 	mul.w	r3, r2, r3
   806aa:	68ba      	ldr	r2, [r7, #8]
   806ac:	fbb2 f3f3 	udiv	r3, r2, r3
   806b0:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
   806b2:	7dfb      	ldrb	r3, [r7, #23]
   806b4:	2b01      	cmp	r3, #1
   806b6:	d801      	bhi.n	806bc <can_set_baudrate+0xdc>
		return 0;
   806b8:	2300      	movs	r3, #0
   806ba:	e030      	b.n	8071e <can_set_baudrate+0x13e>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   806bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   806c0:	f1a3 0208 	sub.w	r2, r3, #8
   806c4:	4613      	mov	r3, r2
   806c6:	005b      	lsls	r3, r3, #1
   806c8:	4413      	add	r3, r2
   806ca:	005b      	lsls	r3, r3, #1
   806cc:	4a16      	ldr	r2, [pc, #88]	; (80728 <can_set_baudrate+0x148>)
   806ce:	4413      	add	r3, r2
   806d0:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
   806d2:	68f8      	ldr	r0, [r7, #12]
   806d4:	4b15      	ldr	r3, [pc, #84]	; (8072c <can_set_baudrate+0x14c>)
   806d6:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   806d8:	693b      	ldr	r3, [r7, #16]
   806da:	78db      	ldrb	r3, [r3, #3]
   806dc:	3b01      	subs	r3, #1
   806de:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   806e2:	693b      	ldr	r3, [r7, #16]
   806e4:	789b      	ldrb	r3, [r3, #2]
   806e6:	3b01      	subs	r3, #1
   806e8:	011b      	lsls	r3, r3, #4
   806ea:	f003 0370 	and.w	r3, r3, #112	; 0x70

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   806ee:	431a      	orrs	r2, r3
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   806f0:	693b      	ldr	r3, [r7, #16]
   806f2:	785b      	ldrb	r3, [r3, #1]
   806f4:	3b01      	subs	r3, #1
   806f6:	021b      	lsls	r3, r3, #8
   806f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   806fc:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   806fe:	693b      	ldr	r3, [r7, #16]
   80700:	791b      	ldrb	r3, [r3, #4]
   80702:	3b01      	subs	r3, #1
   80704:	031b      	lsls	r3, r3, #12
   80706:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   8070a:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
   8070c:	7dfb      	ldrb	r3, [r7, #23]
   8070e:	3b01      	subs	r3, #1
   80710:	041b      	lsls	r3, r3, #16
   80712:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   80716:	431a      	orrs	r2, r3

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80718:	68fb      	ldr	r3, [r7, #12]
   8071a:	615a      	str	r2, [r3, #20]
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
	return 1;
   8071c:	2301      	movs	r3, #1
}
   8071e:	4618      	mov	r0, r3
   80720:	3728      	adds	r7, #40	; 0x28
   80722:	46bd      	mov	sp, r7
   80724:	bd80      	pop	{r7, pc}
   80726:	bf00      	nop
   80728:	00082f28 	.word	0x00082f28
   8072c:	000807d9 	.word	0x000807d9

00080730 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
   80730:	b580      	push	{r7, lr}
   80732:	b086      	sub	sp, #24
   80734:	af00      	add	r7, sp, #0
   80736:	60f8      	str	r0, [r7, #12]
   80738:	60b9      	str	r1, [r7, #8]
   8073a:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
   8073c:	68f8      	ldr	r0, [r7, #12]
   8073e:	68b9      	ldr	r1, [r7, #8]
   80740:	687a      	ldr	r2, [r7, #4]
   80742:	4b17      	ldr	r3, [pc, #92]	; (807a0 <can_init+0x70>)
   80744:	4798      	blx	r3
   80746:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
   80748:	697b      	ldr	r3, [r7, #20]
   8074a:	2b00      	cmp	r3, #0
   8074c:	d101      	bne.n	80752 <can_init+0x22>
		return 0;
   8074e:	2300      	movs	r3, #0
   80750:	e021      	b.n	80796 <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
   80752:	68f8      	ldr	r0, [r7, #12]
   80754:	4b13      	ldr	r3, [pc, #76]	; (807a4 <can_init+0x74>)
   80756:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
   80758:	68f8      	ldr	r0, [r7, #12]
   8075a:	4b13      	ldr	r3, [pc, #76]	; (807a8 <can_init+0x78>)
   8075c:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   8075e:	2300      	movs	r3, #0
   80760:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
   80762:	2300      	movs	r3, #0
   80764:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   80766:	e006      	b.n	80776 <can_init+0x46>
		ul_flag = can_get_status(p_can);
   80768:	68f8      	ldr	r0, [r7, #12]
   8076a:	4b10      	ldr	r3, [pc, #64]	; (807ac <can_init+0x7c>)
   8076c:	4798      	blx	r3
   8076e:	6178      	str	r0, [r7, #20]
		ul_tick++;
   80770:	693b      	ldr	r3, [r7, #16]
   80772:	3301      	adds	r3, #1
   80774:	613b      	str	r3, [r7, #16]
	can_enable(p_can);

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
	ul_tick = 0;
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   80776:	697b      	ldr	r3, [r7, #20]
   80778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   8077c:	2b00      	cmp	r3, #0
   8077e:	d103      	bne.n	80788 <can_init+0x58>
   80780:	693a      	ldr	r2, [r7, #16]
   80782:	4b0b      	ldr	r3, [pc, #44]	; (807b0 <can_init+0x80>)
   80784:	429a      	cmp	r2, r3
   80786:	d9ef      	bls.n	80768 <can_init+0x38>
		ul_flag = can_get_status(p_can);
		ul_tick++;
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
   80788:	693a      	ldr	r2, [r7, #16]
   8078a:	4b0a      	ldr	r3, [pc, #40]	; (807b4 <can_init+0x84>)
   8078c:	429a      	cmp	r2, r3
   8078e:	d101      	bne.n	80794 <can_init+0x64>
		return 0;
   80790:	2300      	movs	r3, #0
   80792:	e000      	b.n	80796 <can_init+0x66>
	} else {
		return 1;
   80794:	2301      	movs	r3, #1
	}
}
   80796:	4618      	mov	r0, r3
   80798:	3718      	adds	r7, #24
   8079a:	46bd      	mov	sp, r7
   8079c:	bd80      	pop	{r7, pc}
   8079e:	bf00      	nop
   807a0:	000805e1 	.word	0x000805e1
   807a4:	00080b71 	.word	0x00080b71
   807a8:	000807b9 	.word	0x000807b9
   807ac:	00080831 	.word	0x00080831
   807b0:	0001869f 	.word	0x0001869f
   807b4:	000186a0 	.word	0x000186a0

000807b8 <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
   807b8:	b480      	push	{r7}
   807ba:	b083      	sub	sp, #12
   807bc:	af00      	add	r7, sp, #0
   807be:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
   807c0:	687b      	ldr	r3, [r7, #4]
   807c2:	681b      	ldr	r3, [r3, #0]
   807c4:	f043 0201 	orr.w	r2, r3, #1
   807c8:	687b      	ldr	r3, [r7, #4]
   807ca:	601a      	str	r2, [r3, #0]
}
   807cc:	370c      	adds	r7, #12
   807ce:	46bd      	mov	sp, r7
   807d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   807d4:	4770      	bx	lr
   807d6:	bf00      	nop

000807d8 <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
   807d8:	b480      	push	{r7}
   807da:	b083      	sub	sp, #12
   807dc:	af00      	add	r7, sp, #0
   807de:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   807e0:	687b      	ldr	r3, [r7, #4]
   807e2:	681b      	ldr	r3, [r3, #0]
   807e4:	f023 0201 	bic.w	r2, r3, #1
   807e8:	687b      	ldr	r3, [r7, #4]
   807ea:	601a      	str	r2, [r3, #0]
}
   807ec:	370c      	adds	r7, #12
   807ee:	46bd      	mov	sp, r7
   807f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   807f4:	4770      	bx	lr
   807f6:	bf00      	nop

000807f8 <can_enable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   807f8:	b480      	push	{r7}
   807fa:	b083      	sub	sp, #12
   807fc:	af00      	add	r7, sp, #0
   807fe:	6078      	str	r0, [r7, #4]
   80800:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   80802:	687b      	ldr	r3, [r7, #4]
   80804:	683a      	ldr	r2, [r7, #0]
   80806:	605a      	str	r2, [r3, #4]
}
   80808:	370c      	adds	r7, #12
   8080a:	46bd      	mov	sp, r7
   8080c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80810:	4770      	bx	lr
   80812:	bf00      	nop

00080814 <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   80814:	b480      	push	{r7}
   80816:	b083      	sub	sp, #12
   80818:	af00      	add	r7, sp, #0
   8081a:	6078      	str	r0, [r7, #4]
   8081c:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   8081e:	687b      	ldr	r3, [r7, #4]
   80820:	683a      	ldr	r2, [r7, #0]
   80822:	609a      	str	r2, [r3, #8]
}
   80824:	370c      	adds	r7, #12
   80826:	46bd      	mov	sp, r7
   80828:	f85d 7b04 	ldr.w	r7, [sp], #4
   8082c:	4770      	bx	lr
   8082e:	bf00      	nop

00080830 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   80830:	b480      	push	{r7}
   80832:	b083      	sub	sp, #12
   80834:	af00      	add	r7, sp, #0
   80836:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   80838:	687b      	ldr	r3, [r7, #4]
   8083a:	691b      	ldr	r3, [r3, #16]
}
   8083c:	4618      	mov	r0, r3
   8083e:	370c      	adds	r7, #12
   80840:	46bd      	mov	sp, r7
   80842:	f85d 7b04 	ldr.w	r7, [sp], #4
   80846:	4770      	bx	lr

00080848 <can_global_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
   80848:	b480      	push	{r7}
   8084a:	b085      	sub	sp, #20
   8084c:	af00      	add	r7, sp, #0
   8084e:	6078      	str	r0, [r7, #4]
   80850:	460b      	mov	r3, r1
   80852:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   80854:	687b      	ldr	r3, [r7, #4]
   80856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   80858:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   8085c:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
   8085e:	78fa      	ldrb	r2, [r7, #3]
   80860:	68fb      	ldr	r3, [r7, #12]
   80862:	431a      	orrs	r2, r3
   80864:	687b      	ldr	r3, [r7, #4]
   80866:	625a      	str	r2, [r3, #36]	; 0x24
}
   80868:	3714      	adds	r7, #20
   8086a:	46bd      	mov	sp, r7
   8086c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80870:	4770      	bx	lr
   80872:	bf00      	nop

00080874 <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
   80874:	b480      	push	{r7}
   80876:	b083      	sub	sp, #12
   80878:	af00      	add	r7, sp, #0
   8087a:	6078      	str	r0, [r7, #4]
   8087c:	460b      	mov	r3, r1
   8087e:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   80880:	78fb      	ldrb	r3, [r7, #3]
   80882:	687a      	ldr	r2, [r7, #4]
   80884:	015b      	lsls	r3, r3, #5
   80886:	4413      	add	r3, r2
   80888:	f503 7304 	add.w	r3, r3, #528	; 0x210
   8088c:	681b      	ldr	r3, [r3, #0]
}
   8088e:	4618      	mov	r0, r3
   80890:	370c      	adds	r7, #12
   80892:	46bd      	mov	sp, r7
   80894:	f85d 7b04 	ldr.w	r7, [sp], #4
   80898:	4770      	bx	lr
   8089a:	bf00      	nop

0008089c <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8089c:	b480      	push	{r7}
   8089e:	b085      	sub	sp, #20
   808a0:	af00      	add	r7, sp, #0
   808a2:	6078      	str	r0, [r7, #4]
   808a4:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   808a6:	683b      	ldr	r3, [r7, #0]
   808a8:	681b      	ldr	r3, [r3, #0]
   808aa:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   808ac:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
   808ae:	683a      	ldr	r2, [r7, #0]
   808b0:	7992      	ldrb	r2, [r2, #6]
   808b2:	0412      	lsls	r2, r2, #16
   808b4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   808b8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   808bc:	6879      	ldr	r1, [r7, #4]
   808be:	015b      	lsls	r3, r3, #5
   808c0:	440b      	add	r3, r1
   808c2:	f503 7306 	add.w	r3, r3, #536	; 0x218
   808c6:	605a      	str	r2, [r3, #4]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
}
   808c8:	3714      	adds	r7, #20
   808ca:	46bd      	mov	sp, r7
   808cc:	f85d 7b04 	ldr.w	r7, [sp], #4
   808d0:	4770      	bx	lr
   808d2:	bf00      	nop

000808d4 <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   808d4:	b480      	push	{r7}
   808d6:	b085      	sub	sp, #20
   808d8:	af00      	add	r7, sp, #0
   808da:	6078      	str	r0, [r7, #4]
   808dc:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   808de:	683b      	ldr	r3, [r7, #0]
   808e0:	681b      	ldr	r3, [r3, #0]
   808e2:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   808e4:	683b      	ldr	r3, [r7, #0]
   808e6:	791b      	ldrb	r3, [r3, #4]
   808e8:	2b00      	cmp	r3, #0
   808ea:	d12e      	bne.n	8094a <can_mailbox_init+0x76>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   808ec:	7bfb      	ldrb	r3, [r7, #15]
   808ee:	687a      	ldr	r2, [r7, #4]
   808f0:	3310      	adds	r3, #16
   808f2:	015b      	lsls	r3, r3, #5
   808f4:	4413      	add	r3, r2
   808f6:	2200      	movs	r2, #0
   808f8:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   808fa:	7bfb      	ldrb	r3, [r7, #15]
   808fc:	687a      	ldr	r2, [r7, #4]
   808fe:	3310      	adds	r3, #16
   80900:	015b      	lsls	r3, r3, #5
   80902:	4413      	add	r3, r2
   80904:	2200      	movs	r2, #0
   80906:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   80908:	7bfb      	ldrb	r3, [r7, #15]
   8090a:	687a      	ldr	r2, [r7, #4]
   8090c:	015b      	lsls	r3, r3, #5
   8090e:	4413      	add	r3, r2
   80910:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80914:	2200      	movs	r2, #0
   80916:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   80918:	7bfb      	ldrb	r3, [r7, #15]
   8091a:	687a      	ldr	r2, [r7, #4]
   8091c:	015b      	lsls	r3, r3, #5
   8091e:	4413      	add	r3, r2
   80920:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80924:	2200      	movs	r2, #0
   80926:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   80928:	7bfb      	ldrb	r3, [r7, #15]
   8092a:	687a      	ldr	r2, [r7, #4]
   8092c:	015b      	lsls	r3, r3, #5
   8092e:	4413      	add	r3, r2
   80930:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80934:	2200      	movs	r2, #0
   80936:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   80938:	7bfb      	ldrb	r3, [r7, #15]
   8093a:	687a      	ldr	r2, [r7, #4]
   8093c:	015b      	lsls	r3, r3, #5
   8093e:	4413      	add	r3, r2
   80940:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80944:	2200      	movs	r2, #0
   80946:	605a      	str	r2, [r3, #4]
		return;
   80948:	e04e      	b.n	809e8 <can_mailbox_init+0x114>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   8094a:	7bfb      	ldrb	r3, [r7, #15]
   8094c:	7bfa      	ldrb	r2, [r7, #15]
   8094e:	6879      	ldr	r1, [r7, #4]
   80950:	3210      	adds	r2, #16
   80952:	0152      	lsls	r2, r2, #5
   80954:	440a      	add	r2, r1
   80956:	6812      	ldr	r2, [r2, #0]
   80958:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   8095c:	683a      	ldr	r2, [r7, #0]
   8095e:	79d2      	ldrb	r2, [r2, #7]
   80960:	0412      	lsls	r2, r2, #16
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_PRIOR_Msk) |
   80962:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80964:	6879      	ldr	r1, [r7, #4]
   80966:	3310      	adds	r3, #16
   80968:	015b      	lsls	r3, r3, #5
   8096a:	440b      	add	r3, r1
   8096c:	601a      	str	r2, [r3, #0]
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   8096e:	683b      	ldr	r3, [r7, #0]
   80970:	795b      	ldrb	r3, [r3, #5]
   80972:	2b00      	cmp	r3, #0
   80974:	d015      	beq.n	809a2 <can_mailbox_init+0xce>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   80976:	7bfb      	ldrb	r3, [r7, #15]
   80978:	683a      	ldr	r2, [r7, #0]
   8097a:	68d2      	ldr	r2, [r2, #12]
   8097c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80980:	6879      	ldr	r1, [r7, #4]
   80982:	3310      	adds	r3, #16
   80984:	015b      	lsls	r3, r3, #5
   80986:	440b      	add	r3, r1
   80988:	605a      	str	r2, [r3, #4]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   8098a:	7bfb      	ldrb	r3, [r7, #15]
   8098c:	683a      	ldr	r2, [r7, #0]
   8098e:	6912      	ldr	r2, [r2, #16]
   80990:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80994:	6879      	ldr	r1, [r7, #4]
   80996:	015b      	lsls	r3, r3, #5
   80998:	440b      	add	r3, r1
   8099a:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8099e:	601a      	str	r2, [r3, #0]
   809a0:	e010      	b.n	809c4 <can_mailbox_init+0xf0>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   809a2:	7bfb      	ldrb	r3, [r7, #15]
   809a4:	683a      	ldr	r2, [r7, #0]
   809a6:	68d2      	ldr	r2, [r2, #12]
   809a8:	6879      	ldr	r1, [r7, #4]
   809aa:	3310      	adds	r3, #16
   809ac:	015b      	lsls	r3, r3, #5
   809ae:	440b      	add	r3, r1
   809b0:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   809b2:	7bfb      	ldrb	r3, [r7, #15]
   809b4:	683a      	ldr	r2, [r7, #0]
   809b6:	6912      	ldr	r2, [r2, #16]
   809b8:	6879      	ldr	r1, [r7, #4]
   809ba:	015b      	lsls	r3, r3, #5
   809bc:	440b      	add	r3, r1
   809be:	f503 7302 	add.w	r3, r3, #520	; 0x208
   809c2:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   809c4:	7bfb      	ldrb	r3, [r7, #15]
   809c6:	7bfa      	ldrb	r2, [r7, #15]
   809c8:	6879      	ldr	r1, [r7, #4]
   809ca:	3210      	adds	r2, #16
   809cc:	0152      	lsls	r2, r2, #5
   809ce:	440a      	add	r2, r1
   809d0:	6812      	ldr	r2, [r2, #0]
   809d2:	f022 61e0 	bic.w	r1, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   809d6:	683a      	ldr	r2, [r7, #0]
   809d8:	7912      	ldrb	r2, [r2, #4]
   809da:	0612      	lsls	r2, r2, #24
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_MOT_Msk) |
   809dc:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   809de:	6879      	ldr	r1, [r7, #4]
   809e0:	3310      	adds	r3, #16
   809e2:	015b      	lsls	r3, r3, #5
   809e4:	440b      	add	r3, r1
   809e6:	601a      	str	r2, [r3, #0]
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
}
   809e8:	3714      	adds	r7, #20
   809ea:	46bd      	mov	sp, r7
   809ec:	f85d 7b04 	ldr.w	r7, [sp], #4
   809f0:	4770      	bx	lr
   809f2:	bf00      	nop

000809f4 <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
   809f4:	b580      	push	{r7, lr}
   809f6:	b086      	sub	sp, #24
   809f8:	af00      	add	r7, sp, #0
   809fa:	6078      	str	r0, [r7, #4]
   809fc:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   809fe:	2300      	movs	r3, #0
   80a00:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80a02:	683b      	ldr	r3, [r7, #0]
   80a04:	681b      	ldr	r3, [r3, #0]
   80a06:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   80a08:	683b      	ldr	r3, [r7, #0]
   80a0a:	689b      	ldr	r3, [r3, #8]
   80a0c:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   80a0e:	68fb      	ldr	r3, [r7, #12]
   80a10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   80a14:	2b00      	cmp	r3, #0
   80a16:	d006      	beq.n	80a26 <can_mailbox_read+0x32>
   80a18:	68fb      	ldr	r3, [r7, #12]
   80a1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80a1e:	2b00      	cmp	r3, #0
   80a20:	d001      	beq.n	80a26 <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
   80a22:	2302      	movs	r3, #2
   80a24:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
   80a26:	7cfb      	ldrb	r3, [r7, #19]
   80a28:	687a      	ldr	r2, [r7, #4]
   80a2a:	015b      	lsls	r3, r3, #5
   80a2c:	4413      	add	r3, r2
   80a2e:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80a32:	685b      	ldr	r3, [r3, #4]
   80a34:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a38:	683b      	ldr	r3, [r7, #0]
   80a3a:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   80a3c:	68fb      	ldr	r3, [r7, #12]
   80a3e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   80a42:	0c1b      	lsrs	r3, r3, #16
   80a44:	b2da      	uxtb	r2, r3
   80a46:	683b      	ldr	r3, [r7, #0]
   80a48:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   80a4a:	7cfb      	ldrb	r3, [r7, #19]
   80a4c:	687a      	ldr	r2, [r7, #4]
   80a4e:	015b      	lsls	r3, r3, #5
   80a50:	4413      	add	r3, r2
   80a52:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80a56:	685a      	ldr	r2, [r3, #4]
   80a58:	683b      	ldr	r3, [r7, #0]
   80a5a:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
   80a5c:	683b      	ldr	r3, [r7, #0]
   80a5e:	799b      	ldrb	r3, [r3, #6]
   80a60:	2b04      	cmp	r3, #4
   80a62:	d908      	bls.n	80a76 <can_mailbox_read+0x82>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   80a64:	7cfb      	ldrb	r3, [r7, #19]
   80a66:	687a      	ldr	r2, [r7, #4]
   80a68:	015b      	lsls	r3, r3, #5
   80a6a:	4413      	add	r3, r2
   80a6c:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80a70:	681a      	ldr	r2, [r3, #0]
   80a72:	683b      	ldr	r3, [r7, #0]
   80a74:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   80a76:	7cfb      	ldrb	r3, [r7, #19]
   80a78:	687a      	ldr	r2, [r7, #4]
   80a7a:	015b      	lsls	r3, r3, #5
   80a7c:	4413      	add	r3, r2
   80a7e:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80a82:	681a      	ldr	r2, [r3, #0]
   80a84:	683b      	ldr	r3, [r7, #0]
   80a86:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80a88:	683b      	ldr	r3, [r7, #0]
   80a8a:	689b      	ldr	r3, [r3, #8]
   80a8c:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
   80a8e:	68fb      	ldr	r3, [r7, #12]
   80a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80a94:	2b00      	cmp	r3, #0
   80a96:	d003      	beq.n	80aa0 <can_mailbox_read+0xac>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   80a98:	697b      	ldr	r3, [r7, #20]
   80a9a:	f043 0304 	orr.w	r3, r3, #4
   80a9e:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
   80aa0:	6878      	ldr	r0, [r7, #4]
   80aa2:	6839      	ldr	r1, [r7, #0]
   80aa4:	4b03      	ldr	r3, [pc, #12]	; (80ab4 <can_mailbox_read+0xc0>)
   80aa6:	4798      	blx	r3

	return ul_retval;
   80aa8:	697b      	ldr	r3, [r7, #20]
}
   80aaa:	4618      	mov	r0, r3
   80aac:	3718      	adds	r7, #24
   80aae:	46bd      	mov	sp, r7
   80ab0:	bd80      	pop	{r7, pc}
   80ab2:	bf00      	nop
   80ab4:	0008089d 	.word	0x0008089d

00080ab8 <can_mailbox_write>:
 * \note After calling this function, the mailbox message won't be sent out
 *until
 * can_mailbox_send_transfer_cmd() is called.
 */
uint32_t can_mailbox_write(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80ab8:	b580      	push	{r7, lr}
   80aba:	b084      	sub	sp, #16
   80abc:	af00      	add	r7, sp, #0
   80abe:	6078      	str	r0, [r7, #4]
   80ac0:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80ac2:	683b      	ldr	r3, [r7, #0]
   80ac4:	681b      	ldr	r3, [r3, #0]
   80ac6:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
   80ac8:	7bfb      	ldrb	r3, [r7, #15]
   80aca:	6878      	ldr	r0, [r7, #4]
   80acc:	4619      	mov	r1, r3
   80ace:	4b27      	ldr	r3, [pc, #156]	; (80b6c <can_mailbox_write+0xb4>)
   80ad0:	4798      	blx	r3
   80ad2:	4602      	mov	r2, r0
   80ad4:	683b      	ldr	r3, [r7, #0]
   80ad6:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80ad8:	683b      	ldr	r3, [r7, #0]
   80ada:	689b      	ldr	r3, [r3, #8]
   80adc:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
   80ade:	68bb      	ldr	r3, [r7, #8]
   80ae0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   80ae4:	2b00      	cmp	r3, #0
   80ae6:	d101      	bne.n	80aec <can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
   80ae8:	2301      	movs	r3, #1
   80aea:	e03b      	b.n	80b64 <can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
   80aec:	683b      	ldr	r3, [r7, #0]
   80aee:	795b      	ldrb	r3, [r3, #5]
   80af0:	2b00      	cmp	r3, #0
   80af2:	d00b      	beq.n	80b0c <can_mailbox_write+0x54>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   80af4:	7bfb      	ldrb	r3, [r7, #15]
   80af6:	683a      	ldr	r2, [r7, #0]
   80af8:	6912      	ldr	r2, [r2, #16]
   80afa:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80afe:	6879      	ldr	r1, [r7, #4]
   80b00:	015b      	lsls	r3, r3, #5
   80b02:	440b      	add	r3, r1
   80b04:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80b08:	601a      	str	r2, [r3, #0]
   80b0a:	e008      	b.n	80b1e <can_mailbox_write+0x66>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   80b0c:	7bfb      	ldrb	r3, [r7, #15]
   80b0e:	683a      	ldr	r2, [r7, #0]
   80b10:	6912      	ldr	r2, [r2, #16]
   80b12:	6879      	ldr	r1, [r7, #4]
   80b14:	015b      	lsls	r3, r3, #5
   80b16:	440b      	add	r3, r1
   80b18:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80b1c:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   80b1e:	7bfb      	ldrb	r3, [r7, #15]
   80b20:	683a      	ldr	r2, [r7, #0]
   80b22:	6992      	ldr	r2, [r2, #24]
   80b24:	6879      	ldr	r1, [r7, #4]
   80b26:	015b      	lsls	r3, r3, #5
   80b28:	440b      	add	r3, r1
   80b2a:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80b2e:	605a      	str	r2, [r3, #4]
	if (p_mailbox->uc_length > 4) {
   80b30:	683b      	ldr	r3, [r7, #0]
   80b32:	799b      	ldrb	r3, [r3, #6]
   80b34:	2b04      	cmp	r3, #4
   80b36:	d908      	bls.n	80b4a <can_mailbox_write+0x92>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   80b38:	7bfb      	ldrb	r3, [r7, #15]
   80b3a:	683a      	ldr	r2, [r7, #0]
   80b3c:	69d2      	ldr	r2, [r2, #28]
   80b3e:	6879      	ldr	r1, [r7, #4]
   80b40:	015b      	lsls	r3, r3, #5
   80b42:	440b      	add	r3, r1
   80b44:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80b48:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   80b4a:	7bfb      	ldrb	r3, [r7, #15]
   80b4c:	683a      	ldr	r2, [r7, #0]
   80b4e:	7992      	ldrb	r2, [r2, #6]
   80b50:	0412      	lsls	r2, r2, #16
   80b52:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   80b56:	6879      	ldr	r1, [r7, #4]
   80b58:	015b      	lsls	r3, r3, #5
   80b5a:	440b      	add	r3, r1
   80b5c:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80b60:	605a      	str	r2, [r3, #4]

	return CAN_MAILBOX_TRANSFER_OK;
   80b62:	2300      	movs	r3, #0
}
   80b64:	4618      	mov	r0, r3
   80b66:	3710      	adds	r7, #16
   80b68:	46bd      	mov	sp, r7
   80b6a:	bd80      	pop	{r7, pc}
   80b6c:	00080875 	.word	0x00080875

00080b70 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   80b70:	b580      	push	{r7, lr}
   80b72:	b08c      	sub	sp, #48	; 0x30
   80b74:	af00      	add	r7, sp, #0
   80b76:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   80b78:	2300      	movs	r3, #0
   80b7a:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80b7c:	2300      	movs	r3, #0
   80b7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80b82:	e00d      	b.n	80ba0 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   80b84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80b88:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   80b8a:	f107 030c 	add.w	r3, r7, #12
   80b8e:	6878      	ldr	r0, [r7, #4]
   80b90:	4619      	mov	r1, r3
   80b92:	4b07      	ldr	r3, [pc, #28]	; (80bb0 <can_reset_all_mailbox+0x40>)
   80b94:	4798      	blx	r3
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80b96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80b9a:	3301      	adds	r3, #1
   80b9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80ba0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80ba4:	2b07      	cmp	r3, #7
   80ba6:	d9ed      	bls.n	80b84 <can_reset_all_mailbox+0x14>
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
	}
}
   80ba8:	3730      	adds	r7, #48	; 0x30
   80baa:	46bd      	mov	sp, r7
   80bac:	bd80      	pop	{r7, pc}
   80bae:	bf00      	nop
   80bb0:	000808d5 	.word	0x000808d5

00080bb4 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   80bb4:	b480      	push	{r7}
   80bb6:	b085      	sub	sp, #20
   80bb8:	af00      	add	r7, sp, #0
   80bba:	60f8      	str	r0, [r7, #12]
   80bbc:	60b9      	str	r1, [r7, #8]
   80bbe:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80bc0:	687b      	ldr	r3, [r7, #4]
   80bc2:	2b00      	cmp	r3, #0
   80bc4:	d003      	beq.n	80bce <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   80bc6:	68fb      	ldr	r3, [r7, #12]
   80bc8:	68ba      	ldr	r2, [r7, #8]
   80bca:	665a      	str	r2, [r3, #100]	; 0x64
   80bcc:	e002      	b.n	80bd4 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80bce:	68fb      	ldr	r3, [r7, #12]
   80bd0:	68ba      	ldr	r2, [r7, #8]
   80bd2:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   80bd4:	3714      	adds	r7, #20
   80bd6:	46bd      	mov	sp, r7
   80bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
   80bdc:	4770      	bx	lr
   80bde:	bf00      	nop

00080be0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   80be0:	b480      	push	{r7}
   80be2:	b087      	sub	sp, #28
   80be4:	af00      	add	r7, sp, #0
   80be6:	60f8      	str	r0, [r7, #12]
   80be8:	60b9      	str	r1, [r7, #8]
   80bea:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80bec:	68fb      	ldr	r3, [r7, #12]
   80bee:	687a      	ldr	r2, [r7, #4]
   80bf0:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80bf2:	68bb      	ldr	r3, [r7, #8]
   80bf4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80bf8:	d01f      	beq.n	80c3a <pio_set_peripheral+0x5a>
   80bfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80bfe:	d805      	bhi.n	80c0c <pio_set_peripheral+0x2c>
   80c00:	2b00      	cmp	r3, #0
   80c02:	d027      	beq.n	80c54 <pio_set_peripheral+0x74>
   80c04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80c08:	d00a      	beq.n	80c20 <pio_set_peripheral+0x40>
   80c0a:	e01f      	b.n	80c4c <pio_set_peripheral+0x6c>
   80c0c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80c10:	d020      	beq.n	80c54 <pio_set_peripheral+0x74>
   80c12:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80c16:	d01d      	beq.n	80c54 <pio_set_peripheral+0x74>
   80c18:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80c1c:	d01a      	beq.n	80c54 <pio_set_peripheral+0x74>
   80c1e:	e015      	b.n	80c4c <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80c20:	68fb      	ldr	r3, [r7, #12]
   80c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80c24:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80c26:	68fb      	ldr	r3, [r7, #12]
   80c28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80c2a:	687b      	ldr	r3, [r7, #4]
   80c2c:	43d9      	mvns	r1, r3
   80c2e:	697b      	ldr	r3, [r7, #20]
   80c30:	400b      	ands	r3, r1
   80c32:	401a      	ands	r2, r3
   80c34:	68fb      	ldr	r3, [r7, #12]
   80c36:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   80c38:	e008      	b.n	80c4c <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80c3a:	68fb      	ldr	r3, [r7, #12]
   80c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80c3e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80c40:	687a      	ldr	r2, [r7, #4]
   80c42:	697b      	ldr	r3, [r7, #20]
   80c44:	431a      	orrs	r2, r3
   80c46:	68fb      	ldr	r3, [r7, #12]
   80c48:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   80c4a:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   80c4c:	68fb      	ldr	r3, [r7, #12]
   80c4e:	687a      	ldr	r2, [r7, #4]
   80c50:	605a      	str	r2, [r3, #4]
   80c52:	e000      	b.n	80c56 <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   80c54:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   80c56:	371c      	adds	r7, #28
   80c58:	46bd      	mov	sp, r7
   80c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
   80c5e:	4770      	bx	lr

00080c60 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   80c60:	b580      	push	{r7, lr}
   80c62:	b084      	sub	sp, #16
   80c64:	af00      	add	r7, sp, #0
   80c66:	60f8      	str	r0, [r7, #12]
   80c68:	60b9      	str	r1, [r7, #8]
   80c6a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   80c6c:	68f8      	ldr	r0, [r7, #12]
   80c6e:	68b9      	ldr	r1, [r7, #8]
   80c70:	4b18      	ldr	r3, [pc, #96]	; (80cd4 <pio_set_input+0x74>)
   80c72:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   80c74:	687b      	ldr	r3, [r7, #4]
   80c76:	f003 0301 	and.w	r3, r3, #1
   80c7a:	68f8      	ldr	r0, [r7, #12]
   80c7c:	68b9      	ldr	r1, [r7, #8]
   80c7e:	461a      	mov	r2, r3
   80c80:	4b15      	ldr	r3, [pc, #84]	; (80cd8 <pio_set_input+0x78>)
   80c82:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80c84:	687b      	ldr	r3, [r7, #4]
   80c86:	f003 030a 	and.w	r3, r3, #10
   80c8a:	2b00      	cmp	r3, #0
   80c8c:	d003      	beq.n	80c96 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   80c8e:	68fb      	ldr	r3, [r7, #12]
   80c90:	68ba      	ldr	r2, [r7, #8]
   80c92:	621a      	str	r2, [r3, #32]
   80c94:	e002      	b.n	80c9c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80c96:	68fb      	ldr	r3, [r7, #12]
   80c98:	68ba      	ldr	r2, [r7, #8]
   80c9a:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80c9c:	687b      	ldr	r3, [r7, #4]
   80c9e:	f003 0302 	and.w	r3, r3, #2
   80ca2:	2b00      	cmp	r3, #0
   80ca4:	d004      	beq.n	80cb0 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   80ca6:	68fb      	ldr	r3, [r7, #12]
   80ca8:	68ba      	ldr	r2, [r7, #8]
   80caa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   80cae:	e008      	b.n	80cc2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80cb0:	687b      	ldr	r3, [r7, #4]
   80cb2:	f003 0308 	and.w	r3, r3, #8
   80cb6:	2b00      	cmp	r3, #0
   80cb8:	d003      	beq.n	80cc2 <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   80cba:	68fb      	ldr	r3, [r7, #12]
   80cbc:	68ba      	ldr	r2, [r7, #8]
   80cbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80cc2:	68fb      	ldr	r3, [r7, #12]
   80cc4:	68ba      	ldr	r2, [r7, #8]
   80cc6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   80cc8:	68fb      	ldr	r3, [r7, #12]
   80cca:	68ba      	ldr	r2, [r7, #8]
   80ccc:	601a      	str	r2, [r3, #0]
}
   80cce:	3710      	adds	r7, #16
   80cd0:	46bd      	mov	sp, r7
   80cd2:	bd80      	pop	{r7, pc}
   80cd4:	00080d41 	.word	0x00080d41
   80cd8:	00080bb5 	.word	0x00080bb5

00080cdc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80cdc:	b580      	push	{r7, lr}
   80cde:	b084      	sub	sp, #16
   80ce0:	af00      	add	r7, sp, #0
   80ce2:	60f8      	str	r0, [r7, #12]
   80ce4:	60b9      	str	r1, [r7, #8]
   80ce6:	607a      	str	r2, [r7, #4]
   80ce8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   80cea:	68f8      	ldr	r0, [r7, #12]
   80cec:	68b9      	ldr	r1, [r7, #8]
   80cee:	4b12      	ldr	r3, [pc, #72]	; (80d38 <pio_set_output+0x5c>)
   80cf0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   80cf2:	68f8      	ldr	r0, [r7, #12]
   80cf4:	68b9      	ldr	r1, [r7, #8]
   80cf6:	69ba      	ldr	r2, [r7, #24]
   80cf8:	4b10      	ldr	r3, [pc, #64]	; (80d3c <pio_set_output+0x60>)
   80cfa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80cfc:	683b      	ldr	r3, [r7, #0]
   80cfe:	2b00      	cmp	r3, #0
   80d00:	d003      	beq.n	80d0a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   80d02:	68fb      	ldr	r3, [r7, #12]
   80d04:	68ba      	ldr	r2, [r7, #8]
   80d06:	651a      	str	r2, [r3, #80]	; 0x50
   80d08:	e002      	b.n	80d10 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80d0a:	68fb      	ldr	r3, [r7, #12]
   80d0c:	68ba      	ldr	r2, [r7, #8]
   80d0e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80d10:	687b      	ldr	r3, [r7, #4]
   80d12:	2b00      	cmp	r3, #0
   80d14:	d003      	beq.n	80d1e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   80d16:	68fb      	ldr	r3, [r7, #12]
   80d18:	68ba      	ldr	r2, [r7, #8]
   80d1a:	631a      	str	r2, [r3, #48]	; 0x30
   80d1c:	e002      	b.n	80d24 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80d1e:	68fb      	ldr	r3, [r7, #12]
   80d20:	68ba      	ldr	r2, [r7, #8]
   80d22:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80d24:	68fb      	ldr	r3, [r7, #12]
   80d26:	68ba      	ldr	r2, [r7, #8]
   80d28:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   80d2a:	68fb      	ldr	r3, [r7, #12]
   80d2c:	68ba      	ldr	r2, [r7, #8]
   80d2e:	601a      	str	r2, [r3, #0]
}
   80d30:	3710      	adds	r7, #16
   80d32:	46bd      	mov	sp, r7
   80d34:	bd80      	pop	{r7, pc}
   80d36:	bf00      	nop
   80d38:	00080d41 	.word	0x00080d41
   80d3c:	00080bb5 	.word	0x00080bb5

00080d40 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   80d40:	b480      	push	{r7}
   80d42:	b083      	sub	sp, #12
   80d44:	af00      	add	r7, sp, #0
   80d46:	6078      	str	r0, [r7, #4]
   80d48:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   80d4a:	687b      	ldr	r3, [r7, #4]
   80d4c:	683a      	ldr	r2, [r7, #0]
   80d4e:	645a      	str	r2, [r3, #68]	; 0x44
}
   80d50:	370c      	adds	r7, #12
   80d52:	46bd      	mov	sp, r7
   80d54:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d58:	4770      	bx	lr
   80d5a:	bf00      	nop

00080d5c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   80d5c:	b480      	push	{r7}
   80d5e:	b083      	sub	sp, #12
   80d60:	af00      	add	r7, sp, #0
   80d62:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   80d64:	687b      	ldr	r3, [r7, #4]
   80d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   80d68:	4618      	mov	r0, r3
   80d6a:	370c      	adds	r7, #12
   80d6c:	46bd      	mov	sp, r7
   80d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d72:	4770      	bx	lr

00080d74 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   80d74:	b480      	push	{r7}
   80d76:	b083      	sub	sp, #12
   80d78:	af00      	add	r7, sp, #0
   80d7a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   80d7c:	687b      	ldr	r3, [r7, #4]
   80d7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   80d80:	4618      	mov	r0, r3
   80d82:	370c      	adds	r7, #12
   80d84:	46bd      	mov	sp, r7
   80d86:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d8a:	4770      	bx	lr

00080d8c <pio_get_pin_value>:
 *       level.
 * \note If pin is input: PIOx must be clocked to sample the signal.
 *       See PMC driver.
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
   80d8c:	b480      	push	{r7}
   80d8e:	b085      	sub	sp, #20
   80d90:	af00      	add	r7, sp, #0
   80d92:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80d94:	687b      	ldr	r3, [r7, #4]
   80d96:	095b      	lsrs	r3, r3, #5
   80d98:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80d9c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80da0:	025b      	lsls	r3, r3, #9
   80da2:	60fb      	str	r3, [r7, #12]
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   80da4:	68fb      	ldr	r3, [r7, #12]
   80da6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   80da8:	687b      	ldr	r3, [r7, #4]
   80daa:	f003 031f 	and.w	r3, r3, #31
   80dae:	fa22 f303 	lsr.w	r3, r2, r3
   80db2:	f003 0301 	and.w	r3, r3, #1
}
   80db6:	4618      	mov	r0, r3
   80db8:	3714      	adds	r7, #20
   80dba:	46bd      	mov	sp, r7
   80dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
   80dc0:	4770      	bx	lr
   80dc2:	bf00      	nop

00080dc4 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   80dc4:	b480      	push	{r7}
   80dc6:	b085      	sub	sp, #20
   80dc8:	af00      	add	r7, sp, #0
   80dca:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80dcc:	687b      	ldr	r3, [r7, #4]
   80dce:	095b      	lsrs	r3, r3, #5
   80dd0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80dd4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80dd8:	025b      	lsls	r3, r3, #9
   80dda:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80ddc:	687b      	ldr	r3, [r7, #4]
   80dde:	f003 031f 	and.w	r3, r3, #31
   80de2:	2201      	movs	r2, #1
   80de4:	fa02 f303 	lsl.w	r3, r2, r3
   80de8:	461a      	mov	r2, r3
   80dea:	68fb      	ldr	r3, [r7, #12]
   80dec:	631a      	str	r2, [r3, #48]	; 0x30
}
   80dee:	3714      	adds	r7, #20
   80df0:	46bd      	mov	sp, r7
   80df2:	f85d 7b04 	ldr.w	r7, [sp], #4
   80df6:	4770      	bx	lr

00080df8 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   80df8:	b480      	push	{r7}
   80dfa:	b085      	sub	sp, #20
   80dfc:	af00      	add	r7, sp, #0
   80dfe:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e00:	687b      	ldr	r3, [r7, #4]
   80e02:	095b      	lsrs	r3, r3, #5
   80e04:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e08:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e0c:	025b      	lsls	r3, r3, #9
   80e0e:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80e10:	687b      	ldr	r3, [r7, #4]
   80e12:	f003 031f 	and.w	r3, r3, #31
   80e16:	2201      	movs	r2, #1
   80e18:	fa02 f303 	lsl.w	r3, r2, r3
   80e1c:	461a      	mov	r2, r3
   80e1e:	68fb      	ldr	r3, [r7, #12]
   80e20:	635a      	str	r2, [r3, #52]	; 0x34
}
   80e22:	3714      	adds	r7, #20
   80e24:	46bd      	mov	sp, r7
   80e26:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e2a:	4770      	bx	lr

00080e2c <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   80e2c:	b480      	push	{r7}
   80e2e:	b085      	sub	sp, #20
   80e30:	af00      	add	r7, sp, #0
   80e32:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e34:	687b      	ldr	r3, [r7, #4]
   80e36:	095b      	lsrs	r3, r3, #5
   80e38:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e3c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e40:	025b      	lsls	r3, r3, #9
   80e42:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   80e44:	68fb      	ldr	r3, [r7, #12]
   80e46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   80e48:	687b      	ldr	r3, [r7, #4]
   80e4a:	f003 031f 	and.w	r3, r3, #31
   80e4e:	2101      	movs	r1, #1
   80e50:	fa01 f303 	lsl.w	r3, r1, r3
   80e54:	4013      	ands	r3, r2
   80e56:	2b00      	cmp	r3, #0
   80e58:	d009      	beq.n	80e6e <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80e5a:	687b      	ldr	r3, [r7, #4]
   80e5c:	f003 031f 	and.w	r3, r3, #31
   80e60:	2201      	movs	r2, #1
   80e62:	fa02 f303 	lsl.w	r3, r2, r3
   80e66:	461a      	mov	r2, r3
   80e68:	68fb      	ldr	r3, [r7, #12]
   80e6a:	635a      	str	r2, [r3, #52]	; 0x34
   80e6c:	e008      	b.n	80e80 <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80e6e:	687b      	ldr	r3, [r7, #4]
   80e70:	f003 031f 	and.w	r3, r3, #31
   80e74:	2201      	movs	r2, #1
   80e76:	fa02 f303 	lsl.w	r3, r2, r3
   80e7a:	461a      	mov	r2, r3
   80e7c:	68fb      	ldr	r3, [r7, #12]
   80e7e:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   80e80:	3714      	adds	r7, #20
   80e82:	46bd      	mov	sp, r7
   80e84:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e88:	4770      	bx	lr
   80e8a:	bf00      	nop

00080e8c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80e8c:	b590      	push	{r4, r7, lr}
   80e8e:	b087      	sub	sp, #28
   80e90:	af02      	add	r7, sp, #8
   80e92:	6078      	str	r0, [r7, #4]
   80e94:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e96:	687b      	ldr	r3, [r7, #4]
   80e98:	095b      	lsrs	r3, r3, #5
   80e9a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e9e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80ea2:	025b      	lsls	r3, r3, #9
   80ea4:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80ea6:	683b      	ldr	r3, [r7, #0]
   80ea8:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   80eac:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80eb0:	d048      	beq.n	80f44 <pio_configure_pin+0xb8>
   80eb2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80eb6:	d806      	bhi.n	80ec6 <pio_configure_pin+0x3a>
   80eb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80ebc:	d00a      	beq.n	80ed4 <pio_configure_pin+0x48>
   80ebe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80ec2:	d023      	beq.n	80f0c <pio_configure_pin+0x80>
   80ec4:	e070      	b.n	80fa8 <pio_configure_pin+0x11c>
   80ec6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80eca:	d047      	beq.n	80f5c <pio_configure_pin+0xd0>
   80ecc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80ed0:	d044      	beq.n	80f5c <pio_configure_pin+0xd0>
   80ed2:	e069      	b.n	80fa8 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80ed4:	687b      	ldr	r3, [r7, #4]
   80ed6:	f003 031f 	and.w	r3, r3, #31
   80eda:	2201      	movs	r2, #1
   80edc:	fa02 f303 	lsl.w	r3, r2, r3
   80ee0:	68f8      	ldr	r0, [r7, #12]
   80ee2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80ee6:	461a      	mov	r2, r3
   80ee8:	4b33      	ldr	r3, [pc, #204]	; (80fb8 <pio_configure_pin+0x12c>)
   80eea:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80eec:	687b      	ldr	r3, [r7, #4]
   80eee:	f003 031f 	and.w	r3, r3, #31
   80ef2:	2201      	movs	r2, #1
   80ef4:	fa02 f303 	lsl.w	r3, r2, r3
   80ef8:	461a      	mov	r2, r3
   80efa:	683b      	ldr	r3, [r7, #0]
   80efc:	f003 0301 	and.w	r3, r3, #1
   80f00:	68f8      	ldr	r0, [r7, #12]
   80f02:	4611      	mov	r1, r2
   80f04:	461a      	mov	r2, r3
   80f06:	4b2d      	ldr	r3, [pc, #180]	; (80fbc <pio_configure_pin+0x130>)
   80f08:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80f0a:	e04f      	b.n	80fac <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80f0c:	687b      	ldr	r3, [r7, #4]
   80f0e:	f003 031f 	and.w	r3, r3, #31
   80f12:	2201      	movs	r2, #1
   80f14:	fa02 f303 	lsl.w	r3, r2, r3
   80f18:	68f8      	ldr	r0, [r7, #12]
   80f1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80f1e:	461a      	mov	r2, r3
   80f20:	4b25      	ldr	r3, [pc, #148]	; (80fb8 <pio_configure_pin+0x12c>)
   80f22:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80f24:	687b      	ldr	r3, [r7, #4]
   80f26:	f003 031f 	and.w	r3, r3, #31
   80f2a:	2201      	movs	r2, #1
   80f2c:	fa02 f303 	lsl.w	r3, r2, r3
   80f30:	461a      	mov	r2, r3
   80f32:	683b      	ldr	r3, [r7, #0]
   80f34:	f003 0301 	and.w	r3, r3, #1
   80f38:	68f8      	ldr	r0, [r7, #12]
   80f3a:	4611      	mov	r1, r2
   80f3c:	461a      	mov	r2, r3
   80f3e:	4b1f      	ldr	r3, [pc, #124]	; (80fbc <pio_configure_pin+0x130>)
   80f40:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80f42:	e033      	b.n	80fac <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80f44:	687b      	ldr	r3, [r7, #4]
   80f46:	f003 031f 	and.w	r3, r3, #31
   80f4a:	2201      	movs	r2, #1
   80f4c:	fa02 f303 	lsl.w	r3, r2, r3
   80f50:	68f8      	ldr	r0, [r7, #12]
   80f52:	4619      	mov	r1, r3
   80f54:	683a      	ldr	r2, [r7, #0]
   80f56:	4b1a      	ldr	r3, [pc, #104]	; (80fc0 <pio_configure_pin+0x134>)
   80f58:	4798      	blx	r3
		break;
   80f5a:	e027      	b.n	80fac <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80f5c:	687b      	ldr	r3, [r7, #4]
   80f5e:	f003 031f 	and.w	r3, r3, #31
   80f62:	2201      	movs	r2, #1
   80f64:	fa02 f303 	lsl.w	r3, r2, r3
   80f68:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80f6a:	683b      	ldr	r3, [r7, #0]
   80f6c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80f70:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80f74:	bf14      	ite	ne
   80f76:	2300      	movne	r3, #0
   80f78:	2301      	moveq	r3, #1
   80f7a:	b2db      	uxtb	r3, r3
   80f7c:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   80f7e:	683b      	ldr	r3, [r7, #0]
   80f80:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80f84:	2b00      	cmp	r3, #0
   80f86:	bf0c      	ite	eq
   80f88:	2300      	moveq	r3, #0
   80f8a:	2301      	movne	r3, #1
   80f8c:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   80f8e:	6838      	ldr	r0, [r7, #0]
   80f90:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80f94:	2800      	cmp	r0, #0
   80f96:	bf0c      	ite	eq
   80f98:	2000      	moveq	r0, #0
   80f9a:	2001      	movne	r0, #1
   80f9c:	b2c0      	uxtb	r0, r0
   80f9e:	9000      	str	r0, [sp, #0]
   80fa0:	68f8      	ldr	r0, [r7, #12]
   80fa2:	4c08      	ldr	r4, [pc, #32]	; (80fc4 <pio_configure_pin+0x138>)
   80fa4:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80fa6:	e001      	b.n	80fac <pio_configure_pin+0x120>

	default:
		return 0;
   80fa8:	2300      	movs	r3, #0
   80faa:	e000      	b.n	80fae <pio_configure_pin+0x122>
	}

	return 1;
   80fac:	2301      	movs	r3, #1
}
   80fae:	4618      	mov	r0, r3
   80fb0:	3714      	adds	r7, #20
   80fb2:	46bd      	mov	sp, r7
   80fb4:	bd90      	pop	{r4, r7, pc}
   80fb6:	bf00      	nop
   80fb8:	00080be1 	.word	0x00080be1
   80fbc:	00080bb5 	.word	0x00080bb5
   80fc0:	00080c61 	.word	0x00080c61
   80fc4:	00080cdd 	.word	0x00080cdd

00080fc8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80fc8:	b580      	push	{r7, lr}
   80fca:	b084      	sub	sp, #16
   80fcc:	af00      	add	r7, sp, #0
   80fce:	6078      	str	r0, [r7, #4]
   80fd0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80fd2:	6878      	ldr	r0, [r7, #4]
   80fd4:	4b22      	ldr	r3, [pc, #136]	; (81060 <pio_handler_process+0x98>)
   80fd6:	4798      	blx	r3
   80fd8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   80fda:	6878      	ldr	r0, [r7, #4]
   80fdc:	4b21      	ldr	r3, [pc, #132]	; (81064 <pio_handler_process+0x9c>)
   80fde:	4798      	blx	r3
   80fe0:	4603      	mov	r3, r0
   80fe2:	68fa      	ldr	r2, [r7, #12]
   80fe4:	4013      	ands	r3, r2
   80fe6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   80fe8:	68fb      	ldr	r3, [r7, #12]
   80fea:	2b00      	cmp	r3, #0
   80fec:	d035      	beq.n	8105a <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   80fee:	2300      	movs	r3, #0
   80ff0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   80ff2:	e02f      	b.n	81054 <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80ff4:	4a1c      	ldr	r2, [pc, #112]	; (81068 <pio_handler_process+0xa0>)
   80ff6:	68bb      	ldr	r3, [r7, #8]
   80ff8:	011b      	lsls	r3, r3, #4
   80ffa:	4413      	add	r3, r2
   80ffc:	681a      	ldr	r2, [r3, #0]
   80ffe:	683b      	ldr	r3, [r7, #0]
   81000:	429a      	cmp	r2, r3
   81002:	d124      	bne.n	8104e <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81004:	4a18      	ldr	r2, [pc, #96]	; (81068 <pio_handler_process+0xa0>)
   81006:	68bb      	ldr	r3, [r7, #8]
   81008:	011b      	lsls	r3, r3, #4
   8100a:	4413      	add	r3, r2
   8100c:	685a      	ldr	r2, [r3, #4]
   8100e:	68fb      	ldr	r3, [r7, #12]
   81010:	4013      	ands	r3, r2
   81012:	2b00      	cmp	r3, #0
   81014:	d01b      	beq.n	8104e <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81016:	4a14      	ldr	r2, [pc, #80]	; (81068 <pio_handler_process+0xa0>)
   81018:	68bb      	ldr	r3, [r7, #8]
   8101a:	011b      	lsls	r3, r3, #4
   8101c:	4413      	add	r3, r2
   8101e:	3308      	adds	r3, #8
   81020:	685b      	ldr	r3, [r3, #4]
   81022:	4911      	ldr	r1, [pc, #68]	; (81068 <pio_handler_process+0xa0>)
   81024:	68ba      	ldr	r2, [r7, #8]
   81026:	0112      	lsls	r2, r2, #4
   81028:	440a      	add	r2, r1
   8102a:	6811      	ldr	r1, [r2, #0]
   8102c:	480e      	ldr	r0, [pc, #56]	; (81068 <pio_handler_process+0xa0>)
   8102e:	68ba      	ldr	r2, [r7, #8]
   81030:	0112      	lsls	r2, r2, #4
   81032:	4402      	add	r2, r0
   81034:	6852      	ldr	r2, [r2, #4]
   81036:	4608      	mov	r0, r1
   81038:	4611      	mov	r1, r2
   8103a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8103c:	4a0a      	ldr	r2, [pc, #40]	; (81068 <pio_handler_process+0xa0>)
   8103e:	68bb      	ldr	r3, [r7, #8]
   81040:	011b      	lsls	r3, r3, #4
   81042:	4413      	add	r3, r2
   81044:	685b      	ldr	r3, [r3, #4]
   81046:	43db      	mvns	r3, r3
   81048:	68fa      	ldr	r2, [r7, #12]
   8104a:	4013      	ands	r3, r2
   8104c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   8104e:	68bb      	ldr	r3, [r7, #8]
   81050:	3301      	adds	r3, #1
   81052:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   81054:	68fb      	ldr	r3, [r7, #12]
   81056:	2b00      	cmp	r3, #0
   81058:	d1cc      	bne.n	80ff4 <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   8105a:	3710      	adds	r7, #16
   8105c:	46bd      	mov	sp, r7
   8105e:	bd80      	pop	{r7, pc}
   81060:	00080d5d 	.word	0x00080d5d
   81064:	00080d75 	.word	0x00080d75
   81068:	20070454 	.word	0x20070454

0008106c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8106c:	b580      	push	{r7, lr}
   8106e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   81070:	4802      	ldr	r0, [pc, #8]	; (8107c <PIOA_Handler+0x10>)
   81072:	210b      	movs	r1, #11
   81074:	4b02      	ldr	r3, [pc, #8]	; (81080 <PIOA_Handler+0x14>)
   81076:	4798      	blx	r3
}
   81078:	bd80      	pop	{r7, pc}
   8107a:	bf00      	nop
   8107c:	400e0e00 	.word	0x400e0e00
   81080:	00080fc9 	.word	0x00080fc9

00081084 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81084:	b580      	push	{r7, lr}
   81086:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   81088:	4802      	ldr	r0, [pc, #8]	; (81094 <PIOB_Handler+0x10>)
   8108a:	210c      	movs	r1, #12
   8108c:	4b02      	ldr	r3, [pc, #8]	; (81098 <PIOB_Handler+0x14>)
   8108e:	4798      	blx	r3
}
   81090:	bd80      	pop	{r7, pc}
   81092:	bf00      	nop
   81094:	400e1000 	.word	0x400e1000
   81098:	00080fc9 	.word	0x00080fc9

0008109c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8109c:	b580      	push	{r7, lr}
   8109e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   810a0:	4802      	ldr	r0, [pc, #8]	; (810ac <PIOC_Handler+0x10>)
   810a2:	210d      	movs	r1, #13
   810a4:	4b02      	ldr	r3, [pc, #8]	; (810b0 <PIOC_Handler+0x14>)
   810a6:	4798      	blx	r3
}
   810a8:	bd80      	pop	{r7, pc}
   810aa:	bf00      	nop
   810ac:	400e1200 	.word	0x400e1200
   810b0:	00080fc9 	.word	0x00080fc9

000810b4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   810b4:	b580      	push	{r7, lr}
   810b6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   810b8:	4802      	ldr	r0, [pc, #8]	; (810c4 <PIOD_Handler+0x10>)
   810ba:	210e      	movs	r1, #14
   810bc:	4b02      	ldr	r3, [pc, #8]	; (810c8 <PIOD_Handler+0x14>)
   810be:	4798      	blx	r3
}
   810c0:	bd80      	pop	{r7, pc}
   810c2:	bf00      	nop
   810c4:	400e1400 	.word	0x400e1400
   810c8:	00080fc9 	.word	0x00080fc9

000810cc <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   810cc:	b480      	push	{r7}
   810ce:	b085      	sub	sp, #20
   810d0:	af00      	add	r7, sp, #0
   810d2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   810d4:	4b1d      	ldr	r3, [pc, #116]	; (8114c <pmc_switch_mck_to_pllack+0x80>)
   810d6:	4a1d      	ldr	r2, [pc, #116]	; (8114c <pmc_switch_mck_to_pllack+0x80>)
   810d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
   810da:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   810de:	687a      	ldr	r2, [r7, #4]
   810e0:	430a      	orrs	r2, r1
   810e2:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   810e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   810e8:	60fb      	str	r3, [r7, #12]
   810ea:	e007      	b.n	810fc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   810ec:	68fb      	ldr	r3, [r7, #12]
   810ee:	2b00      	cmp	r3, #0
   810f0:	d101      	bne.n	810f6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   810f2:	2301      	movs	r3, #1
   810f4:	e023      	b.n	8113e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   810f6:	68fb      	ldr	r3, [r7, #12]
   810f8:	3b01      	subs	r3, #1
   810fa:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   810fc:	4b13      	ldr	r3, [pc, #76]	; (8114c <pmc_switch_mck_to_pllack+0x80>)
   810fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81100:	f003 0308 	and.w	r3, r3, #8
   81104:	2b00      	cmp	r3, #0
   81106:	d0f1      	beq.n	810ec <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81108:	4b10      	ldr	r3, [pc, #64]	; (8114c <pmc_switch_mck_to_pllack+0x80>)
   8110a:	4a10      	ldr	r2, [pc, #64]	; (8114c <pmc_switch_mck_to_pllack+0x80>)
   8110c:	6b12      	ldr	r2, [r2, #48]	; 0x30
   8110e:	f022 0203 	bic.w	r2, r2, #3
   81112:	f042 0202 	orr.w	r2, r2, #2
   81116:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81118:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8111c:	60fb      	str	r3, [r7, #12]
   8111e:	e007      	b.n	81130 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81120:	68fb      	ldr	r3, [r7, #12]
   81122:	2b00      	cmp	r3, #0
   81124:	d101      	bne.n	8112a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   81126:	2301      	movs	r3, #1
   81128:	e009      	b.n	8113e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   8112a:	68fb      	ldr	r3, [r7, #12]
   8112c:	3b01      	subs	r3, #1
   8112e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81130:	4b06      	ldr	r3, [pc, #24]	; (8114c <pmc_switch_mck_to_pllack+0x80>)
   81132:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81134:	f003 0308 	and.w	r3, r3, #8
   81138:	2b00      	cmp	r3, #0
   8113a:	d0f1      	beq.n	81120 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8113c:	2300      	movs	r3, #0
}
   8113e:	4618      	mov	r0, r3
   81140:	3714      	adds	r7, #20
   81142:	46bd      	mov	sp, r7
   81144:	f85d 7b04 	ldr.w	r7, [sp], #4
   81148:	4770      	bx	lr
   8114a:	bf00      	nop
   8114c:	400e0600 	.word	0x400e0600

00081150 <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   81150:	b480      	push	{r7}
   81152:	b083      	sub	sp, #12
   81154:	af00      	add	r7, sp, #0
   81156:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   81158:	687b      	ldr	r3, [r7, #4]
   8115a:	2b01      	cmp	r3, #1
   8115c:	d107      	bne.n	8116e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   8115e:	4a0a      	ldr	r2, [pc, #40]	; (81188 <pmc_switch_sclk_to_32kxtal+0x38>)
   81160:	4b09      	ldr	r3, [pc, #36]	; (81188 <pmc_switch_sclk_to_32kxtal+0x38>)
   81162:	689b      	ldr	r3, [r3, #8]
   81164:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81168:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8116c:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   8116e:	4a06      	ldr	r2, [pc, #24]	; (81188 <pmc_switch_sclk_to_32kxtal+0x38>)
   81170:	4b05      	ldr	r3, [pc, #20]	; (81188 <pmc_switch_sclk_to_32kxtal+0x38>)
   81172:	681b      	ldr	r3, [r3, #0]
   81174:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   81178:	f043 0308 	orr.w	r3, r3, #8
   8117c:	6013      	str	r3, [r2, #0]
}
   8117e:	370c      	adds	r7, #12
   81180:	46bd      	mov	sp, r7
   81182:	f85d 7b04 	ldr.w	r7, [sp], #4
   81186:	4770      	bx	lr
   81188:	400e1a10 	.word	0x400e1a10

0008118c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   8118c:	b480      	push	{r7}
   8118e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81190:	4b09      	ldr	r3, [pc, #36]	; (811b8 <pmc_osc_is_ready_32kxtal+0x2c>)
   81192:	695b      	ldr	r3, [r3, #20]
   81194:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81198:	2b00      	cmp	r3, #0
   8119a:	d007      	beq.n	811ac <pmc_osc_is_ready_32kxtal+0x20>
   8119c:	4b07      	ldr	r3, [pc, #28]	; (811bc <pmc_osc_is_ready_32kxtal+0x30>)
   8119e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   811a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   811a4:	2b00      	cmp	r3, #0
   811a6:	d001      	beq.n	811ac <pmc_osc_is_ready_32kxtal+0x20>
   811a8:	2301      	movs	r3, #1
   811aa:	e000      	b.n	811ae <pmc_osc_is_ready_32kxtal+0x22>
   811ac:	2300      	movs	r3, #0
}
   811ae:	4618      	mov	r0, r3
   811b0:	46bd      	mov	sp, r7
   811b2:	f85d 7b04 	ldr.w	r7, [sp], #4
   811b6:	4770      	bx	lr
   811b8:	400e1a10 	.word	0x400e1a10
   811bc:	400e0600 	.word	0x400e0600

000811c0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   811c0:	b480      	push	{r7}
   811c2:	b085      	sub	sp, #20
   811c4:	af00      	add	r7, sp, #0
   811c6:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   811c8:	2300      	movs	r3, #0
   811ca:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   811cc:	4b21      	ldr	r3, [pc, #132]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   811ce:	6a1b      	ldr	r3, [r3, #32]
   811d0:	f003 0301 	and.w	r3, r3, #1
   811d4:	2b00      	cmp	r3, #0
   811d6:	d00e      	beq.n	811f6 <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   811d8:	4a1e      	ldr	r2, [pc, #120]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   811da:	4b1e      	ldr	r3, [pc, #120]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   811dc:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   811de:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   811e2:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   811e6:	6879      	ldr	r1, [r7, #4]
   811e8:	430b      	orrs	r3, r1
   811ea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   811ee:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   811f2:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   811f4:	e00b      	b.n	8120e <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   811f6:	2301      	movs	r3, #1
   811f8:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   811fa:	4a16      	ldr	r2, [pc, #88]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   811fc:	4b15      	ldr	r3, [pc, #84]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   811fe:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   81200:	4b15      	ldr	r3, [pc, #84]	; (81258 <pmc_switch_mainck_to_fastrc+0x98>)
   81202:	400b      	ands	r3, r1
   81204:	6879      	ldr	r1, [r7, #4]
   81206:	4319      	orrs	r1, r3
   81208:	4b14      	ldr	r3, [pc, #80]	; (8125c <pmc_switch_mainck_to_fastrc+0x9c>)
   8120a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8120c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   8120e:	bf00      	nop
   81210:	4b10      	ldr	r3, [pc, #64]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   81212:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   81218:	2b00      	cmp	r3, #0
   8121a:	d0f9      	beq.n	81210 <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   8121c:	4a0d      	ldr	r2, [pc, #52]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   8121e:	4b0d      	ldr	r3, [pc, #52]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   81220:	6a1b      	ldr	r3, [r3, #32]
   81222:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   81226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8122a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8122e:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   81230:	68fb      	ldr	r3, [r7, #12]
   81232:	2b00      	cmp	r3, #0
   81234:	d009      	beq.n	8124a <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81236:	4a07      	ldr	r2, [pc, #28]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   81238:	4b06      	ldr	r3, [pc, #24]	; (81254 <pmc_switch_mainck_to_fastrc+0x94>)
   8123a:	6a1b      	ldr	r3, [r3, #32]
   8123c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81240:	f023 0301 	bic.w	r3, r3, #1
   81244:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81248:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   8124a:	3714      	adds	r7, #20
   8124c:	46bd      	mov	sp, r7
   8124e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81252:	4770      	bx	lr
   81254:	400e0600 	.word	0x400e0600
   81258:	ffc8c086 	.word	0xffc8c086
   8125c:	00373f09 	.word	0x00373f09

00081260 <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   81260:	b480      	push	{r7}
   81262:	b083      	sub	sp, #12
   81264:	af00      	add	r7, sp, #0
   81266:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81268:	687b      	ldr	r3, [r7, #4]
   8126a:	2b00      	cmp	r3, #0
   8126c:	d008      	beq.n	81280 <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8126e:	4912      	ldr	r1, [pc, #72]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   81270:	4b11      	ldr	r3, [pc, #68]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   81272:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   81274:	4a11      	ldr	r2, [pc, #68]	; (812bc <pmc_switch_mainck_to_xtal+0x5c>)
   81276:	401a      	ands	r2, r3
   81278:	4b11      	ldr	r3, [pc, #68]	; (812c0 <pmc_switch_mainck_to_xtal+0x60>)
   8127a:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8127c:	620b      	str	r3, [r1, #32]
   8127e:	e016      	b.n	812ae <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81280:	490d      	ldr	r1, [pc, #52]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   81282:	4b0d      	ldr	r3, [pc, #52]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   81284:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   81286:	4a0f      	ldr	r2, [pc, #60]	; (812c4 <pmc_switch_mainck_to_xtal+0x64>)
   81288:	401a      	ands	r2, r3
   8128a:	4b0f      	ldr	r3, [pc, #60]	; (812c8 <pmc_switch_mainck_to_xtal+0x68>)
   8128c:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8128e:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81290:	bf00      	nop
   81292:	4b09      	ldr	r3, [pc, #36]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   81294:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81296:	f003 0301 	and.w	r3, r3, #1
   8129a:	2b00      	cmp	r3, #0
   8129c:	d0f9      	beq.n	81292 <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   8129e:	4a06      	ldr	r2, [pc, #24]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   812a0:	4b05      	ldr	r3, [pc, #20]	; (812b8 <pmc_switch_mainck_to_xtal+0x58>)
   812a2:	6a1b      	ldr	r3, [r3, #32]
   812a4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   812a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   812ac:	6213      	str	r3, [r2, #32]
	}
}
   812ae:	370c      	adds	r7, #12
   812b0:	46bd      	mov	sp, r7
   812b2:	f85d 7b04 	ldr.w	r7, [sp], #4
   812b6:	4770      	bx	lr
   812b8:	400e0600 	.word	0x400e0600
   812bc:	fec8fffc 	.word	0xfec8fffc
   812c0:	01370002 	.word	0x01370002
   812c4:	ffc8c0fc 	.word	0xffc8c0fc
   812c8:	00373f01 	.word	0x00373f01

000812cc <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   812cc:	b480      	push	{r7}
   812ce:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   812d0:	4b04      	ldr	r3, [pc, #16]	; (812e4 <pmc_osc_is_ready_mainck+0x18>)
   812d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   812d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   812d8:	4618      	mov	r0, r3
   812da:	46bd      	mov	sp, r7
   812dc:	f85d 7b04 	ldr.w	r7, [sp], #4
   812e0:	4770      	bx	lr
   812e2:	bf00      	nop
   812e4:	400e0600 	.word	0x400e0600

000812e8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   812e8:	b480      	push	{r7}
   812ea:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   812ec:	4b03      	ldr	r3, [pc, #12]	; (812fc <pmc_disable_pllack+0x14>)
   812ee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   812f2:	629a      	str	r2, [r3, #40]	; 0x28
}
   812f4:	46bd      	mov	sp, r7
   812f6:	f85d 7b04 	ldr.w	r7, [sp], #4
   812fa:	4770      	bx	lr
   812fc:	400e0600 	.word	0x400e0600

00081300 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   81300:	b480      	push	{r7}
   81302:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81304:	4b04      	ldr	r3, [pc, #16]	; (81318 <pmc_is_locked_pllack+0x18>)
   81306:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81308:	f003 0302 	and.w	r3, r3, #2
}
   8130c:	4618      	mov	r0, r3
   8130e:	46bd      	mov	sp, r7
   81310:	f85d 7b04 	ldr.w	r7, [sp], #4
   81314:	4770      	bx	lr
   81316:	bf00      	nop
   81318:	400e0600 	.word	0x400e0600

0008131c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   8131c:	b480      	push	{r7}
   8131e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   81320:	4b04      	ldr	r3, [pc, #16]	; (81334 <pmc_is_locked_upll+0x18>)
   81322:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81324:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   81328:	4618      	mov	r0, r3
   8132a:	46bd      	mov	sp, r7
   8132c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81330:	4770      	bx	lr
   81332:	bf00      	nop
   81334:	400e0600 	.word	0x400e0600

00081338 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   81338:	b480      	push	{r7}
   8133a:	b083      	sub	sp, #12
   8133c:	af00      	add	r7, sp, #0
   8133e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   81340:	687b      	ldr	r3, [r7, #4]
   81342:	2b2c      	cmp	r3, #44	; 0x2c
   81344:	d901      	bls.n	8134a <pmc_enable_periph_clk+0x12>
		return 1;
   81346:	2301      	movs	r3, #1
   81348:	e02f      	b.n	813aa <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   8134a:	687b      	ldr	r3, [r7, #4]
   8134c:	2b1f      	cmp	r3, #31
   8134e:	d813      	bhi.n	81378 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81350:	4b19      	ldr	r3, [pc, #100]	; (813b8 <pmc_enable_periph_clk+0x80>)
   81352:	699a      	ldr	r2, [r3, #24]
   81354:	687b      	ldr	r3, [r7, #4]
   81356:	2101      	movs	r1, #1
   81358:	fa01 f303 	lsl.w	r3, r1, r3
   8135c:	401a      	ands	r2, r3
   8135e:	687b      	ldr	r3, [r7, #4]
   81360:	2101      	movs	r1, #1
   81362:	fa01 f303 	lsl.w	r3, r1, r3
   81366:	429a      	cmp	r2, r3
   81368:	d01e      	beq.n	813a8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   8136a:	4b13      	ldr	r3, [pc, #76]	; (813b8 <pmc_enable_periph_clk+0x80>)
   8136c:	687a      	ldr	r2, [r7, #4]
   8136e:	2101      	movs	r1, #1
   81370:	fa01 f202 	lsl.w	r2, r1, r2
   81374:	611a      	str	r2, [r3, #16]
   81376:	e017      	b.n	813a8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S)
	} else {
		ul_id -= 32;
   81378:	687b      	ldr	r3, [r7, #4]
   8137a:	3b20      	subs	r3, #32
   8137c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8137e:	4b0e      	ldr	r3, [pc, #56]	; (813b8 <pmc_enable_periph_clk+0x80>)
   81380:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81384:	687b      	ldr	r3, [r7, #4]
   81386:	2101      	movs	r1, #1
   81388:	fa01 f303 	lsl.w	r3, r1, r3
   8138c:	401a      	ands	r2, r3
   8138e:	687b      	ldr	r3, [r7, #4]
   81390:	2101      	movs	r1, #1
   81392:	fa01 f303 	lsl.w	r3, r1, r3
   81396:	429a      	cmp	r2, r3
   81398:	d006      	beq.n	813a8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   8139a:	4b07      	ldr	r3, [pc, #28]	; (813b8 <pmc_enable_periph_clk+0x80>)
   8139c:	687a      	ldr	r2, [r7, #4]
   8139e:	2101      	movs	r1, #1
   813a0:	fa01 f202 	lsl.w	r2, r1, r2
   813a4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   813a8:	2300      	movs	r3, #0
}
   813aa:	4618      	mov	r0, r3
   813ac:	370c      	adds	r7, #12
   813ae:	46bd      	mov	sp, r7
   813b0:	f85d 7b04 	ldr.w	r7, [sp], #4
   813b4:	4770      	bx	lr
   813b6:	bf00      	nop
   813b8:	400e0600 	.word	0x400e0600

000813bc <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
   813bc:	b480      	push	{r7}
   813be:	b083      	sub	sp, #12
   813c0:	af00      	add	r7, sp, #0
   813c2:	6078      	str	r0, [r7, #4]
   813c4:	460b      	mov	r3, r1
   813c6:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
   813c8:	887b      	ldrh	r3, [r7, #2]
   813ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
   813ce:	687b      	ldr	r3, [r7, #4]
   813d0:	601a      	str	r2, [r3, #0]
#endif
	return 0;
   813d2:	2300      	movs	r3, #0
}
   813d4:	4618      	mov	r0, r3
   813d6:	370c      	adds	r7, #12
   813d8:	46bd      	mov	sp, r7
   813da:	f85d 7b04 	ldr.w	r7, [sp], #4
   813de:	4770      	bx	lr

000813e0 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   813e0:	b480      	push	{r7}
   813e2:	b085      	sub	sp, #20
   813e4:	af00      	add	r7, sp, #0
   813e6:	6078      	str	r0, [r7, #4]
   813e8:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
   813ea:	687b      	ldr	r3, [r7, #4]
   813ec:	681b      	ldr	r3, [r3, #0]
   813ee:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
   813f0:	68fa      	ldr	r2, [r7, #12]
   813f2:	683b      	ldr	r3, [r7, #0]
   813f4:	4313      	orrs	r3, r2
   813f6:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   813f8:	687b      	ldr	r3, [r7, #4]
   813fa:	68fa      	ldr	r2, [r7, #12]
   813fc:	601a      	str	r2, [r3, #0]
}
   813fe:	3714      	adds	r7, #20
   81400:	46bd      	mov	sp, r7
   81402:	f85d 7b04 	ldr.w	r7, [sp], #4
   81406:	4770      	bx	lr

00081408 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   81408:	b480      	push	{r7}
   8140a:	b085      	sub	sp, #20
   8140c:	af00      	add	r7, sp, #0
   8140e:	6078      	str	r0, [r7, #4]
   81410:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
   81412:	2300      	movs	r3, #0
   81414:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
   81416:	687b      	ldr	r3, [r7, #4]
   81418:	681b      	ldr	r3, [r3, #0]
   8141a:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
   8141c:	683b      	ldr	r3, [r7, #0]
   8141e:	43db      	mvns	r3, r3
   81420:	68fa      	ldr	r2, [r7, #12]
   81422:	4013      	ands	r3, r2
   81424:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   81426:	687b      	ldr	r3, [r7, #4]
   81428:	68fa      	ldr	r2, [r7, #12]
   8142a:	601a      	str	r2, [r3, #0]
}
   8142c:	3714      	adds	r7, #20
   8142e:	46bd      	mov	sp, r7
   81430:	f85d 7b04 	ldr.w	r7, [sp], #4
   81434:	4770      	bx	lr
   81436:	bf00      	nop

00081438 <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
   81438:	b480      	push	{r7}
   8143a:	b083      	sub	sp, #12
   8143c:	af00      	add	r7, sp, #0
   8143e:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
   81440:	687b      	ldr	r3, [r7, #4]
   81442:	68db      	ldr	r3, [r3, #12]
}
   81444:	4618      	mov	r0, r3
   81446:	370c      	adds	r7, #12
   81448:	46bd      	mov	sp, r7
   8144a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8144e:	4770      	bx	lr

00081450 <rtt_write_alarm_time>:
 *
 * \retval 0 Configuration is done.
 * \retval 1 Parameter error.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
   81450:	b580      	push	{r7, lr}
   81452:	b084      	sub	sp, #16
   81454:	af00      	add	r7, sp, #0
   81456:	6078      	str	r0, [r7, #4]
   81458:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	if (ul_alarm_time == 0) {
   8145a:	683b      	ldr	r3, [r7, #0]
   8145c:	2b00      	cmp	r3, #0
   8145e:	d101      	bne.n	81464 <rtt_write_alarm_time+0x14>
		return 1;
   81460:	2301      	movs	r3, #1
   81462:	e016      	b.n	81492 <rtt_write_alarm_time+0x42>
	}

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
   81464:	687b      	ldr	r3, [r7, #4]
   81466:	681b      	ldr	r3, [r3, #0]
   81468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   8146c:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
   8146e:	480b      	ldr	r0, [pc, #44]	; (8149c <rtt_write_alarm_time+0x4c>)
   81470:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   81474:	4b0a      	ldr	r3, [pc, #40]	; (814a0 <rtt_write_alarm_time+0x50>)
   81476:	4798      	blx	r3

	/* Alarm time = ALMV + 1 */
	p_rtt->RTT_AR = ul_alarm_time - 1;
   81478:	683b      	ldr	r3, [r7, #0]
   8147a:	1e5a      	subs	r2, r3, #1
   8147c:	687b      	ldr	r3, [r7, #4]
   8147e:	605a      	str	r2, [r3, #4]

	if (flag) {
   81480:	68fb      	ldr	r3, [r7, #12]
   81482:	2b00      	cmp	r3, #0
   81484:	d004      	beq.n	81490 <rtt_write_alarm_time+0x40>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
   81486:	4805      	ldr	r0, [pc, #20]	; (8149c <rtt_write_alarm_time+0x4c>)
   81488:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   8148c:	4b05      	ldr	r3, [pc, #20]	; (814a4 <rtt_write_alarm_time+0x54>)
   8148e:	4798      	blx	r3
	}

	return 0;
   81490:	2300      	movs	r3, #0
}
   81492:	4618      	mov	r0, r3
   81494:	3710      	adds	r7, #16
   81496:	46bd      	mov	sp, r7
   81498:	bd80      	pop	{r7, pc}
   8149a:	bf00      	nop
   8149c:	400e1a30 	.word	0x400e1a30
   814a0:	00081409 	.word	0x00081409
   814a4:	000813e1 	.word	0x000813e1

000814a8 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   814a8:	b480      	push	{r7}
   814aa:	b083      	sub	sp, #12
   814ac:	af00      	add	r7, sp, #0
   814ae:	6078      	str	r0, [r7, #4]
   814b0:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   814b2:	687b      	ldr	r3, [r7, #4]
   814b4:	683a      	ldr	r2, [r7, #0]
   814b6:	60da      	str	r2, [r3, #12]
}
   814b8:	370c      	adds	r7, #12
   814ba:	46bd      	mov	sp, r7
   814bc:	f85d 7b04 	ldr.w	r7, [sp], #4
   814c0:	4770      	bx	lr
   814c2:	bf00      	nop

000814c4 <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
   814c4:	b480      	push	{r7}
   814c6:	b083      	sub	sp, #12
   814c8:	af00      	add	r7, sp, #0
   814ca:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
   814cc:	687b      	ldr	r3, [r7, #4]
   814ce:	691b      	ldr	r3, [r3, #16]
}
   814d0:	4618      	mov	r0, r3
   814d2:	370c      	adds	r7, #12
   814d4:	46bd      	mov	sp, r7
   814d6:	f85d 7b04 	ldr.w	r7, [sp], #4
   814da:	4770      	bx	lr

000814dc <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   814dc:	b480      	push	{r7}
   814de:	b083      	sub	sp, #12
   814e0:	af00      	add	r7, sp, #0
   814e2:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   814e4:	687b      	ldr	r3, [r7, #4]
   814e6:	695b      	ldr	r3, [r3, #20]
}
   814e8:	4618      	mov	r0, r3
   814ea:	370c      	adds	r7, #12
   814ec:	46bd      	mov	sp, r7
   814ee:	f85d 7b04 	ldr.w	r7, [sp], #4
   814f2:	4770      	bx	lr

000814f4 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   814f4:	b480      	push	{r7}
   814f6:	b085      	sub	sp, #20
   814f8:	af00      	add	r7, sp, #0
   814fa:	6078      	str	r0, [r7, #4]
   814fc:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   814fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81502:	60fb      	str	r3, [r7, #12]

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81504:	e006      	b.n	81514 <usart_putchar+0x20>
		if (!timeout--) {
   81506:	68fb      	ldr	r3, [r7, #12]
   81508:	1e5a      	subs	r2, r3, #1
   8150a:	60fa      	str	r2, [r7, #12]
   8150c:	2b00      	cmp	r3, #0
   8150e:	d101      	bne.n	81514 <usart_putchar+0x20>
			return 1;
   81510:	2301      	movs	r3, #1
   81512:	e00b      	b.n	8152c <usart_putchar+0x38>
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81514:	687b      	ldr	r3, [r7, #4]
   81516:	695b      	ldr	r3, [r3, #20]
   81518:	f003 0302 	and.w	r3, r3, #2
   8151c:	2b00      	cmp	r3, #0
   8151e:	d0f2      	beq.n	81506 <usart_putchar+0x12>
		if (!timeout--) {
			return 1;
		}
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81520:	683b      	ldr	r3, [r7, #0]
   81522:	f3c3 0208 	ubfx	r2, r3, #0, #9
   81526:	687b      	ldr	r3, [r7, #4]
   81528:	61da      	str	r2, [r3, #28]

	return 0;
   8152a:	2300      	movs	r3, #0
}
   8152c:	4618      	mov	r0, r3
   8152e:	3714      	adds	r7, #20
   81530:	46bd      	mov	sp, r7
   81532:	f85d 7b04 	ldr.w	r7, [sp], #4
   81536:	4770      	bx	lr

00081538 <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   81538:	b480      	push	{r7}
   8153a:	b085      	sub	sp, #20
   8153c:	af00      	add	r7, sp, #0
   8153e:	6078      	str	r0, [r7, #4]
   81540:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   81542:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81546:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81548:	e006      	b.n	81558 <usart_getchar+0x20>
		if (!timeout--) {
   8154a:	68fb      	ldr	r3, [r7, #12]
   8154c:	1e5a      	subs	r2, r3, #1
   8154e:	60fa      	str	r2, [r7, #12]
   81550:	2b00      	cmp	r3, #0
   81552:	d101      	bne.n	81558 <usart_getchar+0x20>
			return 1;
   81554:	2301      	movs	r3, #1
   81556:	e00c      	b.n	81572 <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81558:	687b      	ldr	r3, [r7, #4]
   8155a:	695b      	ldr	r3, [r3, #20]
   8155c:	f003 0301 	and.w	r3, r3, #1
   81560:	2b00      	cmp	r3, #0
   81562:	d0f2      	beq.n	8154a <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81564:	687b      	ldr	r3, [r7, #4]
   81566:	699b      	ldr	r3, [r3, #24]
   81568:	f3c3 0208 	ubfx	r2, r3, #0, #9
   8156c:	683b      	ldr	r3, [r7, #0]
   8156e:	601a      	str	r2, [r3, #0]

	return 0;
   81570:	2300      	movs	r3, #0
}
   81572:	4618      	mov	r0, r3
   81574:	3714      	adds	r7, #20
   81576:	46bd      	mov	sp, r7
   81578:	f85d 7b04 	ldr.w	r7, [sp], #4
   8157c:	4770      	bx	lr
   8157e:	bf00      	nop

00081580 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   81580:	b480      	push	{r7}
   81582:	b083      	sub	sp, #12
   81584:	af00      	add	r7, sp, #0
   81586:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   81588:	687a      	ldr	r2, [r7, #4]
   8158a:	4b05      	ldr	r3, [pc, #20]	; (815a0 <wdt_restart+0x20>)
   8158c:	429a      	cmp	r2, r3
   8158e:	d102      	bne.n	81596 <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   81590:	687b      	ldr	r3, [r7, #4]
   81592:	4a04      	ldr	r2, [pc, #16]	; (815a4 <wdt_restart+0x24>)
   81594:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   81596:	370c      	adds	r7, #12
   81598:	46bd      	mov	sp, r7
   8159a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8159e:	4770      	bx	lr
   815a0:	400e1a50 	.word	0x400e1a50
   815a4:	a5000001 	.word	0xa5000001

000815a8 <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   815a8:	b480      	push	{r7}
   815aa:	b083      	sub	sp, #12
   815ac:	af00      	add	r7, sp, #0
   815ae:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   815b0:	687b      	ldr	r3, [r7, #4]
   815b2:	689b      	ldr	r3, [r3, #8]
}
   815b4:	4618      	mov	r0, r3
   815b6:	370c      	adds	r7, #12
   815b8:	46bd      	mov	sp, r7
   815ba:	f85d 7b04 	ldr.w	r7, [sp], #4
   815be:	4770      	bx	lr

000815c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   815c0:	b480      	push	{r7}
   815c2:	af00      	add	r7, sp, #0
	while (1) {
	}
   815c4:	e7fe      	b.n	815c4 <Dummy_Handler+0x4>
   815c6:	bf00      	nop

000815c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   815c8:	b580      	push	{r7, lr}
   815ca:	b082      	sub	sp, #8
   815cc:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   815ce:	4b1e      	ldr	r3, [pc, #120]	; (81648 <Reset_Handler+0x80>)
   815d0:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   815d2:	4b1e      	ldr	r3, [pc, #120]	; (8164c <Reset_Handler+0x84>)
   815d4:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   815d6:	687a      	ldr	r2, [r7, #4]
   815d8:	683b      	ldr	r3, [r7, #0]
   815da:	429a      	cmp	r2, r3
   815dc:	d00c      	beq.n	815f8 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   815de:	e007      	b.n	815f0 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   815e0:	683b      	ldr	r3, [r7, #0]
   815e2:	1d1a      	adds	r2, r3, #4
   815e4:	603a      	str	r2, [r7, #0]
   815e6:	687a      	ldr	r2, [r7, #4]
   815e8:	1d11      	adds	r1, r2, #4
   815ea:	6079      	str	r1, [r7, #4]
   815ec:	6812      	ldr	r2, [r2, #0]
   815ee:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   815f0:	683a      	ldr	r2, [r7, #0]
   815f2:	4b17      	ldr	r3, [pc, #92]	; (81650 <Reset_Handler+0x88>)
   815f4:	429a      	cmp	r2, r3
   815f6:	d3f3      	bcc.n	815e0 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   815f8:	4b16      	ldr	r3, [pc, #88]	; (81654 <Reset_Handler+0x8c>)
   815fa:	603b      	str	r3, [r7, #0]
   815fc:	e004      	b.n	81608 <Reset_Handler+0x40>
		*pDest++ = 0;
   815fe:	683b      	ldr	r3, [r7, #0]
   81600:	1d1a      	adds	r2, r3, #4
   81602:	603a      	str	r2, [r7, #0]
   81604:	2200      	movs	r2, #0
   81606:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81608:	683a      	ldr	r2, [r7, #0]
   8160a:	4b13      	ldr	r3, [pc, #76]	; (81658 <Reset_Handler+0x90>)
   8160c:	429a      	cmp	r2, r3
   8160e:	d3f6      	bcc.n	815fe <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   81610:	4b12      	ldr	r3, [pc, #72]	; (8165c <Reset_Handler+0x94>)
   81612:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81614:	4a12      	ldr	r2, [pc, #72]	; (81660 <Reset_Handler+0x98>)
   81616:	687b      	ldr	r3, [r7, #4]
   81618:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8161c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81620:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81622:	687b      	ldr	r3, [r7, #4]
   81624:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   81628:	d309      	bcc.n	8163e <Reset_Handler+0x76>
   8162a:	687a      	ldr	r2, [r7, #4]
   8162c:	4b0d      	ldr	r3, [pc, #52]	; (81664 <Reset_Handler+0x9c>)
   8162e:	429a      	cmp	r2, r3
   81630:	d805      	bhi.n	8163e <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81632:	4b0b      	ldr	r3, [pc, #44]	; (81660 <Reset_Handler+0x98>)
   81634:	4a0a      	ldr	r2, [pc, #40]	; (81660 <Reset_Handler+0x98>)
   81636:	6892      	ldr	r2, [r2, #8]
   81638:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8163c:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8163e:	4b0a      	ldr	r3, [pc, #40]	; (81668 <Reset_Handler+0xa0>)
   81640:	4798      	blx	r3

	/* Branch to main function */
	main();
   81642:	4b0a      	ldr	r3, [pc, #40]	; (8166c <Reset_Handler+0xa4>)
   81644:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   81646:	e7fe      	b.n	81646 <Reset_Handler+0x7e>
   81648:	00082fe0 	.word	0x00082fe0
   8164c:	20070000 	.word	0x20070000
   81650:	20070438 	.word	0x20070438
   81654:	20070438 	.word	0x20070438
   81658:	2007060c 	.word	0x2007060c
   8165c:	00080000 	.word	0x00080000
   81660:	e000ed00 	.word	0xe000ed00
   81664:	200fffff 	.word	0x200fffff
   81668:	00082c8d 	.word	0x00082c8d
   8166c:	000829ed 	.word	0x000829ed

00081670 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   81670:	b480      	push	{r7}
   81672:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81674:	4b56      	ldr	r3, [pc, #344]	; (817d0 <SystemCoreClockUpdate+0x160>)
   81676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81678:	f003 0303 	and.w	r3, r3, #3
   8167c:	2b03      	cmp	r3, #3
   8167e:	f200 808a 	bhi.w	81796 <SystemCoreClockUpdate+0x126>
   81682:	a101      	add	r1, pc, #4	; (adr r1, 81688 <SystemCoreClockUpdate+0x18>)
   81684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   81688:	00081699 	.word	0x00081699
   8168c:	000816b9 	.word	0x000816b9
   81690:	00081709 	.word	0x00081709
   81694:	00081709 	.word	0x00081709
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81698:	4b4e      	ldr	r3, [pc, #312]	; (817d4 <SystemCoreClockUpdate+0x164>)
   8169a:	695b      	ldr	r3, [r3, #20]
   8169c:	f003 0380 	and.w	r3, r3, #128	; 0x80
   816a0:	2b00      	cmp	r3, #0
   816a2:	d004      	beq.n	816ae <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   816a4:	4b4c      	ldr	r3, [pc, #304]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   816aa:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   816ac:	e073      	b.n	81796 <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   816ae:	4b4a      	ldr	r3, [pc, #296]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816b0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   816b4:	601a      	str	r2, [r3, #0]
		}
		break;
   816b6:	e06e      	b.n	81796 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   816b8:	4b45      	ldr	r3, [pc, #276]	; (817d0 <SystemCoreClockUpdate+0x160>)
   816ba:	6a1b      	ldr	r3, [r3, #32]
   816bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   816c0:	2b00      	cmp	r3, #0
   816c2:	d003      	beq.n	816cc <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   816c4:	4b44      	ldr	r3, [pc, #272]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816c6:	4a45      	ldr	r2, [pc, #276]	; (817dc <SystemCoreClockUpdate+0x16c>)
   816c8:	601a      	str	r2, [r3, #0]
   816ca:	e01c      	b.n	81706 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   816cc:	4b42      	ldr	r3, [pc, #264]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816ce:	4a44      	ldr	r2, [pc, #272]	; (817e0 <SystemCoreClockUpdate+0x170>)
   816d0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   816d2:	4b3f      	ldr	r3, [pc, #252]	; (817d0 <SystemCoreClockUpdate+0x160>)
   816d4:	6a1b      	ldr	r3, [r3, #32]
   816d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   816da:	2b10      	cmp	r3, #16
   816dc:	d004      	beq.n	816e8 <SystemCoreClockUpdate+0x78>
   816de:	2b20      	cmp	r3, #32
   816e0:	d008      	beq.n	816f4 <SystemCoreClockUpdate+0x84>
   816e2:	2b00      	cmp	r3, #0
   816e4:	d00e      	beq.n	81704 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   816e6:	e00e      	b.n	81706 <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   816e8:	4b3b      	ldr	r3, [pc, #236]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816ea:	681b      	ldr	r3, [r3, #0]
   816ec:	005a      	lsls	r2, r3, #1
   816ee:	4b3a      	ldr	r3, [pc, #232]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816f0:	601a      	str	r2, [r3, #0]
				break;
   816f2:	e008      	b.n	81706 <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   816f4:	4b38      	ldr	r3, [pc, #224]	; (817d8 <SystemCoreClockUpdate+0x168>)
   816f6:	681a      	ldr	r2, [r3, #0]
   816f8:	4613      	mov	r3, r2
   816fa:	005b      	lsls	r3, r3, #1
   816fc:	441a      	add	r2, r3
   816fe:	4b36      	ldr	r3, [pc, #216]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81700:	601a      	str	r2, [r3, #0]
				break;
   81702:	e000      	b.n	81706 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   81704:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   81706:	e046      	b.n	81796 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81708:	4b31      	ldr	r3, [pc, #196]	; (817d0 <SystemCoreClockUpdate+0x160>)
   8170a:	6a1b      	ldr	r3, [r3, #32]
   8170c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81710:	2b00      	cmp	r3, #0
   81712:	d003      	beq.n	8171c <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81714:	4b30      	ldr	r3, [pc, #192]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81716:	4a31      	ldr	r2, [pc, #196]	; (817dc <SystemCoreClockUpdate+0x16c>)
   81718:	601a      	str	r2, [r3, #0]
   8171a:	e01c      	b.n	81756 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8171c:	4b2e      	ldr	r3, [pc, #184]	; (817d8 <SystemCoreClockUpdate+0x168>)
   8171e:	4a30      	ldr	r2, [pc, #192]	; (817e0 <SystemCoreClockUpdate+0x170>)
   81720:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81722:	4b2b      	ldr	r3, [pc, #172]	; (817d0 <SystemCoreClockUpdate+0x160>)
   81724:	6a1b      	ldr	r3, [r3, #32]
   81726:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8172a:	2b10      	cmp	r3, #16
   8172c:	d004      	beq.n	81738 <SystemCoreClockUpdate+0xc8>
   8172e:	2b20      	cmp	r3, #32
   81730:	d008      	beq.n	81744 <SystemCoreClockUpdate+0xd4>
   81732:	2b00      	cmp	r3, #0
   81734:	d00e      	beq.n	81754 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   81736:	e00e      	b.n	81756 <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81738:	4b27      	ldr	r3, [pc, #156]	; (817d8 <SystemCoreClockUpdate+0x168>)
   8173a:	681b      	ldr	r3, [r3, #0]
   8173c:	005a      	lsls	r2, r3, #1
   8173e:	4b26      	ldr	r3, [pc, #152]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81740:	601a      	str	r2, [r3, #0]
				break;
   81742:	e008      	b.n	81756 <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81744:	4b24      	ldr	r3, [pc, #144]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81746:	681a      	ldr	r2, [r3, #0]
   81748:	4613      	mov	r3, r2
   8174a:	005b      	lsls	r3, r3, #1
   8174c:	441a      	add	r2, r3
   8174e:	4b22      	ldr	r3, [pc, #136]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81750:	601a      	str	r2, [r3, #0]
				break;
   81752:	e000      	b.n	81756 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   81754:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81756:	4b1e      	ldr	r3, [pc, #120]	; (817d0 <SystemCoreClockUpdate+0x160>)
   81758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8175a:	f003 0303 	and.w	r3, r3, #3
   8175e:	2b02      	cmp	r3, #2
   81760:	d115      	bne.n	8178e <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81762:	4b1b      	ldr	r3, [pc, #108]	; (817d0 <SystemCoreClockUpdate+0x160>)
   81764:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   81766:	4b1f      	ldr	r3, [pc, #124]	; (817e4 <SystemCoreClockUpdate+0x174>)
   81768:	4013      	ands	r3, r2
   8176a:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   8176c:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8176e:	4a1a      	ldr	r2, [pc, #104]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81770:	6812      	ldr	r2, [r2, #0]
   81772:	fb02 f203 	mul.w	r2, r2, r3
   81776:	4b18      	ldr	r3, [pc, #96]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81778:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8177a:	4b17      	ldr	r3, [pc, #92]	; (817d8 <SystemCoreClockUpdate+0x168>)
   8177c:	681a      	ldr	r2, [r3, #0]
   8177e:	4b14      	ldr	r3, [pc, #80]	; (817d0 <SystemCoreClockUpdate+0x160>)
   81780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   81782:	b2db      	uxtb	r3, r3
   81784:	fbb2 f2f3 	udiv	r2, r2, r3
   81788:	4b13      	ldr	r3, [pc, #76]	; (817d8 <SystemCoreClockUpdate+0x168>)
   8178a:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   8178c:	e002      	b.n	81794 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8178e:	4b12      	ldr	r3, [pc, #72]	; (817d8 <SystemCoreClockUpdate+0x168>)
   81790:	4a15      	ldr	r2, [pc, #84]	; (817e8 <SystemCoreClockUpdate+0x178>)
   81792:	601a      	str	r2, [r3, #0]
		}
		break;
   81794:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81796:	4b0e      	ldr	r3, [pc, #56]	; (817d0 <SystemCoreClockUpdate+0x160>)
   81798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8179a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8179e:	2b70      	cmp	r3, #112	; 0x70
   817a0:	d108      	bne.n	817b4 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   817a2:	4b0d      	ldr	r3, [pc, #52]	; (817d8 <SystemCoreClockUpdate+0x168>)
   817a4:	681a      	ldr	r2, [r3, #0]
   817a6:	4b11      	ldr	r3, [pc, #68]	; (817ec <SystemCoreClockUpdate+0x17c>)
   817a8:	fba3 1302 	umull	r1, r3, r3, r2
   817ac:	085a      	lsrs	r2, r3, #1
   817ae:	4b0a      	ldr	r3, [pc, #40]	; (817d8 <SystemCoreClockUpdate+0x168>)
   817b0:	601a      	str	r2, [r3, #0]
   817b2:	e009      	b.n	817c8 <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   817b4:	4b08      	ldr	r3, [pc, #32]	; (817d8 <SystemCoreClockUpdate+0x168>)
   817b6:	681a      	ldr	r2, [r3, #0]
   817b8:	4b05      	ldr	r3, [pc, #20]	; (817d0 <SystemCoreClockUpdate+0x160>)
   817ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   817bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
   817c0:	091b      	lsrs	r3, r3, #4
   817c2:	40da      	lsrs	r2, r3
   817c4:	4b04      	ldr	r3, [pc, #16]	; (817d8 <SystemCoreClockUpdate+0x168>)
   817c6:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   817c8:	46bd      	mov	sp, r7
   817ca:	f85d 7b04 	ldr.w	r7, [sp], #4
   817ce:	4770      	bx	lr
   817d0:	400e0600 	.word	0x400e0600
   817d4:	400e1a10 	.word	0x400e1a10
   817d8:	20070000 	.word	0x20070000
   817dc:	00b71b00 	.word	0x00b71b00
   817e0:	003d0900 	.word	0x003d0900
   817e4:	07ff0000 	.word	0x07ff0000
   817e8:	0e4e1c00 	.word	0x0e4e1c00
   817ec:	aaaaaaab 	.word	0xaaaaaaab

000817f0 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   817f0:	b480      	push	{r7}
   817f2:	b083      	sub	sp, #12
   817f4:	af00      	add	r7, sp, #0
   817f6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   817f8:	687a      	ldr	r2, [r7, #4]
   817fa:	4b1f      	ldr	r3, [pc, #124]	; (81878 <system_init_flash+0x88>)
   817fc:	429a      	cmp	r2, r3
   817fe:	d806      	bhi.n	8180e <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   81800:	4b1e      	ldr	r3, [pc, #120]	; (8187c <system_init_flash+0x8c>)
   81802:	2200      	movs	r2, #0
   81804:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   81806:	4b1e      	ldr	r3, [pc, #120]	; (81880 <system_init_flash+0x90>)
   81808:	2200      	movs	r2, #0
   8180a:	601a      	str	r2, [r3, #0]
   8180c:	e02e      	b.n	8186c <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8180e:	687a      	ldr	r2, [r7, #4]
   81810:	4b1c      	ldr	r3, [pc, #112]	; (81884 <system_init_flash+0x94>)
   81812:	429a      	cmp	r2, r3
   81814:	d808      	bhi.n	81828 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   81816:	4b19      	ldr	r3, [pc, #100]	; (8187c <system_init_flash+0x8c>)
   81818:	f44f 7280 	mov.w	r2, #256	; 0x100
   8181c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8181e:	4b18      	ldr	r3, [pc, #96]	; (81880 <system_init_flash+0x90>)
   81820:	f44f 7280 	mov.w	r2, #256	; 0x100
   81824:	601a      	str	r2, [r3, #0]
   81826:	e021      	b.n	8186c <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   81828:	687a      	ldr	r2, [r7, #4]
   8182a:	4b17      	ldr	r3, [pc, #92]	; (81888 <system_init_flash+0x98>)
   8182c:	429a      	cmp	r2, r3
   8182e:	d808      	bhi.n	81842 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   81830:	4b12      	ldr	r3, [pc, #72]	; (8187c <system_init_flash+0x8c>)
   81832:	f44f 7200 	mov.w	r2, #512	; 0x200
   81836:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   81838:	4b11      	ldr	r3, [pc, #68]	; (81880 <system_init_flash+0x90>)
   8183a:	f44f 7200 	mov.w	r2, #512	; 0x200
   8183e:	601a      	str	r2, [r3, #0]
   81840:	e014      	b.n	8186c <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   81842:	687a      	ldr	r2, [r7, #4]
   81844:	4b11      	ldr	r3, [pc, #68]	; (8188c <system_init_flash+0x9c>)
   81846:	429a      	cmp	r2, r3
   81848:	d808      	bhi.n	8185c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8184a:	4b0c      	ldr	r3, [pc, #48]	; (8187c <system_init_flash+0x8c>)
   8184c:	f44f 7240 	mov.w	r2, #768	; 0x300
   81850:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   81852:	4b0b      	ldr	r3, [pc, #44]	; (81880 <system_init_flash+0x90>)
   81854:	f44f 7240 	mov.w	r2, #768	; 0x300
   81858:	601a      	str	r2, [r3, #0]
   8185a:	e007      	b.n	8186c <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   8185c:	4b07      	ldr	r3, [pc, #28]	; (8187c <system_init_flash+0x8c>)
   8185e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81862:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   81864:	4b06      	ldr	r3, [pc, #24]	; (81880 <system_init_flash+0x90>)
   81866:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8186a:	601a      	str	r2, [r3, #0]
	}
}
   8186c:	370c      	adds	r7, #12
   8186e:	46bd      	mov	sp, r7
   81870:	f85d 7b04 	ldr.w	r7, [sp], #4
   81874:	4770      	bx	lr
   81876:	bf00      	nop
   81878:	0157529f 	.word	0x0157529f
   8187c:	400e0a00 	.word	0x400e0a00
   81880:	400e0c00 	.word	0x400e0c00
   81884:	0206cc7f 	.word	0x0206cc7f
   81888:	0328b73f 	.word	0x0328b73f
   8188c:	04a62f7f 	.word	0x04a62f7f

00081890 <vListInsertEnd>:
	pxItem->pvContainer = NULL;
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   81890:	b480      	push	{r7}
   81892:	b085      	sub	sp, #20
   81894:	af00      	add	r7, sp, #0
   81896:	6078      	str	r0, [r7, #4]
   81898:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   8189a:	687b      	ldr	r3, [r7, #4]
   8189c:	685b      	ldr	r3, [r3, #4]
   8189e:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   818a0:	683b      	ldr	r3, [r7, #0]
   818a2:	68fa      	ldr	r2, [r7, #12]
   818a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   818a6:	68fb      	ldr	r3, [r7, #12]
   818a8:	689a      	ldr	r2, [r3, #8]
   818aa:	683b      	ldr	r3, [r7, #0]
   818ac:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   818ae:	68fb      	ldr	r3, [r7, #12]
   818b0:	689b      	ldr	r3, [r3, #8]
   818b2:	683a      	ldr	r2, [r7, #0]
   818b4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   818b6:	68fb      	ldr	r3, [r7, #12]
   818b8:	683a      	ldr	r2, [r7, #0]
   818ba:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   818bc:	683b      	ldr	r3, [r7, #0]
   818be:	687a      	ldr	r2, [r7, #4]
   818c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   818c2:	687b      	ldr	r3, [r7, #4]
   818c4:	681b      	ldr	r3, [r3, #0]
   818c6:	1c5a      	adds	r2, r3, #1
   818c8:	687b      	ldr	r3, [r7, #4]
   818ca:	601a      	str	r2, [r3, #0]
}
   818cc:	3714      	adds	r7, #20
   818ce:	46bd      	mov	sp, r7
   818d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   818d4:	4770      	bx	lr
   818d6:	bf00      	nop

000818d8 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   818d8:	b480      	push	{r7}
   818da:	b085      	sub	sp, #20
   818dc:	af00      	add	r7, sp, #0
   818de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   818e0:	687b      	ldr	r3, [r7, #4]
   818e2:	691b      	ldr	r3, [r3, #16]
   818e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   818e6:	687b      	ldr	r3, [r7, #4]
   818e8:	685b      	ldr	r3, [r3, #4]
   818ea:	687a      	ldr	r2, [r7, #4]
   818ec:	6892      	ldr	r2, [r2, #8]
   818ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   818f0:	687b      	ldr	r3, [r7, #4]
   818f2:	689b      	ldr	r3, [r3, #8]
   818f4:	687a      	ldr	r2, [r7, #4]
   818f6:	6852      	ldr	r2, [r2, #4]
   818f8:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   818fa:	68fb      	ldr	r3, [r7, #12]
   818fc:	685a      	ldr	r2, [r3, #4]
   818fe:	687b      	ldr	r3, [r7, #4]
   81900:	429a      	cmp	r2, r3
   81902:	d103      	bne.n	8190c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81904:	687b      	ldr	r3, [r7, #4]
   81906:	689a      	ldr	r2, [r3, #8]
   81908:	68fb      	ldr	r3, [r7, #12]
   8190a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   8190c:	687b      	ldr	r3, [r7, #4]
   8190e:	2200      	movs	r2, #0
   81910:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   81912:	68fb      	ldr	r3, [r7, #12]
   81914:	681b      	ldr	r3, [r3, #0]
   81916:	1e5a      	subs	r2, r3, #1
   81918:	68fb      	ldr	r3, [r7, #12]
   8191a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8191c:	68fb      	ldr	r3, [r7, #12]
   8191e:	681b      	ldr	r3, [r3, #0]
}
   81920:	4618      	mov	r0, r3
   81922:	3714      	adds	r7, #20
   81924:	46bd      	mov	sp, r7
   81926:	f85d 7b04 	ldr.w	r7, [sp], #4
   8192a:	4770      	bx	lr

0008192c <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   8192c:	4b07      	ldr	r3, [pc, #28]	; (8194c <pxCurrentTCBConst2>)
   8192e:	6819      	ldr	r1, [r3, #0]
   81930:	6808      	ldr	r0, [r1, #0]
   81932:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81936:	f380 8809 	msr	PSP, r0
   8193a:	f3bf 8f6f 	isb	sy
   8193e:	f04f 0000 	mov.w	r0, #0
   81942:	f380 8811 	msr	BASEPRI, r0
   81946:	f04e 0e0d 	orr.w	lr, lr, #13
   8194a:	4770      	bx	lr

0008194c <pxCurrentTCBConst2>:
   8194c:	200704cc 	.word	0x200704cc

00081950 <vPortEnterCritical>:
	__asm volatile( "isb" );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81950:	b580      	push	{r7, lr}
   81952:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   81954:	4b0c      	ldr	r3, [pc, #48]	; (81988 <vPortEnterCritical+0x38>)
   81956:	4798      	blx	r3
	uxCriticalNesting++;
   81958:	4b0c      	ldr	r3, [pc, #48]	; (8198c <vPortEnterCritical+0x3c>)
   8195a:	681b      	ldr	r3, [r3, #0]
   8195c:	1c5a      	adds	r2, r3, #1
   8195e:	4b0b      	ldr	r3, [pc, #44]	; (8198c <vPortEnterCritical+0x3c>)
   81960:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   81962:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   81966:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   8196a:	4b08      	ldr	r3, [pc, #32]	; (8198c <vPortEnterCritical+0x3c>)
   8196c:	681b      	ldr	r3, [r3, #0]
   8196e:	2b01      	cmp	r3, #1
   81970:	d108      	bne.n	81984 <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   81972:	4b07      	ldr	r3, [pc, #28]	; (81990 <vPortEnterCritical+0x40>)
   81974:	681b      	ldr	r3, [r3, #0]
   81976:	f003 031f 	and.w	r3, r3, #31
   8197a:	2b00      	cmp	r3, #0
   8197c:	d002      	beq.n	81984 <vPortEnterCritical+0x34>
   8197e:	4b02      	ldr	r3, [pc, #8]	; (81988 <vPortEnterCritical+0x38>)
   81980:	4798      	blx	r3
   81982:	e7fe      	b.n	81982 <vPortEnterCritical+0x32>
	}
}
   81984:	bd80      	pop	{r7, pc}
   81986:	bf00      	nop
   81988:	000819cd 	.word	0x000819cd
   8198c:	20070004 	.word	0x20070004
   81990:	e000ed04 	.word	0xe000ed04

00081994 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81994:	b580      	push	{r7, lr}
   81996:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   81998:	4b09      	ldr	r3, [pc, #36]	; (819c0 <vPortExitCritical+0x2c>)
   8199a:	681b      	ldr	r3, [r3, #0]
   8199c:	2b00      	cmp	r3, #0
   8199e:	d102      	bne.n	819a6 <vPortExitCritical+0x12>
   819a0:	4b08      	ldr	r3, [pc, #32]	; (819c4 <vPortExitCritical+0x30>)
   819a2:	4798      	blx	r3
   819a4:	e7fe      	b.n	819a4 <vPortExitCritical+0x10>
	uxCriticalNesting--;
   819a6:	4b06      	ldr	r3, [pc, #24]	; (819c0 <vPortExitCritical+0x2c>)
   819a8:	681b      	ldr	r3, [r3, #0]
   819aa:	1e5a      	subs	r2, r3, #1
   819ac:	4b04      	ldr	r3, [pc, #16]	; (819c0 <vPortExitCritical+0x2c>)
   819ae:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   819b0:	4b03      	ldr	r3, [pc, #12]	; (819c0 <vPortExitCritical+0x2c>)
   819b2:	681b      	ldr	r3, [r3, #0]
   819b4:	2b00      	cmp	r3, #0
   819b6:	d102      	bne.n	819be <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   819b8:	2000      	movs	r0, #0
   819ba:	4b03      	ldr	r3, [pc, #12]	; (819c8 <vPortExitCritical+0x34>)
   819bc:	4798      	blx	r3
	}
}
   819be:	bd80      	pop	{r7, pc}
   819c0:	20070004 	.word	0x20070004
   819c4:	000819cd 	.word	0x000819cd
   819c8:	000819e1 	.word	0x000819e1

000819cc <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   819cc:	f3ef 8011 	mrs	r0, BASEPRI
   819d0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   819d4:	f381 8811 	msr	BASEPRI, r1
   819d8:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   819da:	2300      	movs	r3, #0
}
   819dc:	4618      	mov	r0, r3
   819de:	bf00      	nop

000819e0 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   819e0:	f380 8811 	msr	BASEPRI, r0
   819e4:	4770      	bx	lr
   819e6:	bf00      	nop

000819e8 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   819e8:	f3ef 8009 	mrs	r0, PSP
   819ec:	f3bf 8f6f 	isb	sy
   819f0:	4b0d      	ldr	r3, [pc, #52]	; (81a28 <pxCurrentTCBConst>)
   819f2:	681a      	ldr	r2, [r3, #0]
   819f4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   819f8:	6010      	str	r0, [r2, #0]
   819fa:	e92d 4008 	stmdb	sp!, {r3, lr}
   819fe:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81a02:	f380 8811 	msr	BASEPRI, r0
   81a06:	f000 fa93 	bl	81f30 <vTaskSwitchContext>
   81a0a:	f04f 0000 	mov.w	r0, #0
   81a0e:	f380 8811 	msr	BASEPRI, r0
   81a12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81a16:	6819      	ldr	r1, [r3, #0]
   81a18:	6808      	ldr	r0, [r1, #0]
   81a1a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81a1e:	f380 8809 	msr	PSP, r0
   81a22:	f3bf 8f6f 	isb	sy
   81a26:	4770      	bx	lr

00081a28 <pxCurrentTCBConst>:
   81a28:	200704cc 	.word	0x200704cc

00081a2c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   81a2c:	b580      	push	{r7, lr}
   81a2e:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81a30:	4b07      	ldr	r3, [pc, #28]	; (81a50 <SysTick_Handler+0x24>)
   81a32:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   81a34:	4b07      	ldr	r3, [pc, #28]	; (81a54 <SysTick_Handler+0x28>)
   81a36:	4798      	blx	r3
   81a38:	4603      	mov	r3, r0
   81a3a:	2b00      	cmp	r3, #0
   81a3c:	d003      	beq.n	81a46 <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81a3e:	4b06      	ldr	r3, [pc, #24]	; (81a58 <SysTick_Handler+0x2c>)
   81a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81a44:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81a46:	2000      	movs	r0, #0
   81a48:	4b04      	ldr	r3, [pc, #16]	; (81a5c <SysTick_Handler+0x30>)
   81a4a:	4798      	blx	r3
}
   81a4c:	bd80      	pop	{r7, pc}
   81a4e:	bf00      	nop
   81a50:	000819cd 	.word	0x000819cd
   81a54:	00081db5 	.word	0x00081db5
   81a58:	e000ed04 	.word	0xe000ed04
   81a5c:	000819e1 	.word	0x000819e1

00081a60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   81a60:	b580      	push	{r7, lr}
   81a62:	b082      	sub	sp, #8
   81a64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   81a66:	f3ef 8305 	mrs	r3, IPSR
   81a6a:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   81a6c:	687b      	ldr	r3, [r7, #4]
   81a6e:	2b0f      	cmp	r3, #15
   81a70:	d90c      	bls.n	81a8c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   81a72:	4a0d      	ldr	r2, [pc, #52]	; (81aa8 <vPortValidateInterruptPriority+0x48>)
   81a74:	687b      	ldr	r3, [r7, #4]
   81a76:	4413      	add	r3, r2
   81a78:	781b      	ldrb	r3, [r3, #0]
   81a7a:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   81a7c:	4b0b      	ldr	r3, [pc, #44]	; (81aac <vPortValidateInterruptPriority+0x4c>)
   81a7e:	781b      	ldrb	r3, [r3, #0]
   81a80:	78fa      	ldrb	r2, [r7, #3]
   81a82:	429a      	cmp	r2, r3
   81a84:	d202      	bcs.n	81a8c <vPortValidateInterruptPriority+0x2c>
   81a86:	4b0a      	ldr	r3, [pc, #40]	; (81ab0 <vPortValidateInterruptPriority+0x50>)
   81a88:	4798      	blx	r3
   81a8a:	e7fe      	b.n	81a8a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   81a8c:	4b09      	ldr	r3, [pc, #36]	; (81ab4 <vPortValidateInterruptPriority+0x54>)
   81a8e:	681b      	ldr	r3, [r3, #0]
   81a90:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   81a94:	4b08      	ldr	r3, [pc, #32]	; (81ab8 <vPortValidateInterruptPriority+0x58>)
   81a96:	681b      	ldr	r3, [r3, #0]
   81a98:	429a      	cmp	r2, r3
   81a9a:	d902      	bls.n	81aa2 <vPortValidateInterruptPriority+0x42>
   81a9c:	4b04      	ldr	r3, [pc, #16]	; (81ab0 <vPortValidateInterruptPriority+0x50>)
   81a9e:	4798      	blx	r3
   81aa0:	e7fe      	b.n	81aa0 <vPortValidateInterruptPriority+0x40>
	}
   81aa2:	3708      	adds	r7, #8
   81aa4:	46bd      	mov	sp, r7
   81aa6:	bd80      	pop	{r7, pc}
   81aa8:	e000e3f0 	.word	0xe000e3f0
   81aac:	200704c4 	.word	0x200704c4
   81ab0:	000819cd 	.word	0x000819cd
   81ab4:	e000ed0c 	.word	0xe000ed0c
   81ab8:	200704c8 	.word	0x200704c8

00081abc <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   81abc:	b580      	push	{r7, lr}
   81abe:	b088      	sub	sp, #32
   81ac0:	af00      	add	r7, sp, #0
   81ac2:	60f8      	str	r0, [r7, #12]
   81ac4:	60b9      	str	r1, [r7, #8]
   81ac6:	607a      	str	r2, [r7, #4]
   81ac8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81aca:	68fb      	ldr	r3, [r7, #12]
   81acc:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   81ace:	69bb      	ldr	r3, [r7, #24]
   81ad0:	2b00      	cmp	r3, #0
   81ad2:	d102      	bne.n	81ada <xQueueGenericSendFromISR+0x1e>
   81ad4:	4b33      	ldr	r3, [pc, #204]	; (81ba4 <xQueueGenericSendFromISR+0xe8>)
   81ad6:	4798      	blx	r3
   81ad8:	e7fe      	b.n	81ad8 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   81ada:	68bb      	ldr	r3, [r7, #8]
   81adc:	2b00      	cmp	r3, #0
   81ade:	d103      	bne.n	81ae8 <xQueueGenericSendFromISR+0x2c>
   81ae0:	69bb      	ldr	r3, [r7, #24]
   81ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81ae4:	2b00      	cmp	r3, #0
   81ae6:	d101      	bne.n	81aec <xQueueGenericSendFromISR+0x30>
   81ae8:	2301      	movs	r3, #1
   81aea:	e000      	b.n	81aee <xQueueGenericSendFromISR+0x32>
   81aec:	2300      	movs	r3, #0
   81aee:	2b00      	cmp	r3, #0
   81af0:	d102      	bne.n	81af8 <xQueueGenericSendFromISR+0x3c>
   81af2:	4b2c      	ldr	r3, [pc, #176]	; (81ba4 <xQueueGenericSendFromISR+0xe8>)
   81af4:	4798      	blx	r3
   81af6:	e7fe      	b.n	81af6 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   81af8:	683b      	ldr	r3, [r7, #0]
   81afa:	2b02      	cmp	r3, #2
   81afc:	d103      	bne.n	81b06 <xQueueGenericSendFromISR+0x4a>
   81afe:	69bb      	ldr	r3, [r7, #24]
   81b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81b02:	2b01      	cmp	r3, #1
   81b04:	d101      	bne.n	81b0a <xQueueGenericSendFromISR+0x4e>
   81b06:	2301      	movs	r3, #1
   81b08:	e000      	b.n	81b0c <xQueueGenericSendFromISR+0x50>
   81b0a:	2300      	movs	r3, #0
   81b0c:	2b00      	cmp	r3, #0
   81b0e:	d102      	bne.n	81b16 <xQueueGenericSendFromISR+0x5a>
   81b10:	4b24      	ldr	r3, [pc, #144]	; (81ba4 <xQueueGenericSendFromISR+0xe8>)
   81b12:	4798      	blx	r3
   81b14:	e7fe      	b.n	81b14 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   81b16:	4b24      	ldr	r3, [pc, #144]	; (81ba8 <xQueueGenericSendFromISR+0xec>)
   81b18:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81b1a:	4b22      	ldr	r3, [pc, #136]	; (81ba4 <xQueueGenericSendFromISR+0xe8>)
   81b1c:	4798      	blx	r3
   81b1e:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   81b20:	69bb      	ldr	r3, [r7, #24]
   81b22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   81b24:	69bb      	ldr	r3, [r7, #24]
   81b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81b28:	429a      	cmp	r2, r3
   81b2a:	d302      	bcc.n	81b32 <xQueueGenericSendFromISR+0x76>
   81b2c:	683b      	ldr	r3, [r7, #0]
   81b2e:	2b02      	cmp	r3, #2
   81b30:	d12d      	bne.n	81b8e <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   81b32:	69b8      	ldr	r0, [r7, #24]
   81b34:	68b9      	ldr	r1, [r7, #8]
   81b36:	683a      	ldr	r2, [r7, #0]
   81b38:	4b1c      	ldr	r3, [pc, #112]	; (81bac <xQueueGenericSendFromISR+0xf0>)
   81b3a:	4798      	blx	r3
   81b3c:	4603      	mov	r3, r0
   81b3e:	2b00      	cmp	r3, #0
   81b40:	d005      	beq.n	81b4e <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   81b42:	687b      	ldr	r3, [r7, #4]
   81b44:	2b00      	cmp	r3, #0
   81b46:	d002      	beq.n	81b4e <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   81b48:	687b      	ldr	r3, [r7, #4]
   81b4a:	2201      	movs	r2, #1
   81b4c:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81b4e:	69bb      	ldr	r3, [r7, #24]
   81b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81b52:	f1b3 3fff 	cmp.w	r3, #4294967295
   81b56:	d112      	bne.n	81b7e <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81b58:	69bb      	ldr	r3, [r7, #24]
   81b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   81b5c:	2b00      	cmp	r3, #0
   81b5e:	d013      	beq.n	81b88 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81b60:	69bb      	ldr	r3, [r7, #24]
   81b62:	3324      	adds	r3, #36	; 0x24
   81b64:	4618      	mov	r0, r3
   81b66:	4b12      	ldr	r3, [pc, #72]	; (81bb0 <xQueueGenericSendFromISR+0xf4>)
   81b68:	4798      	blx	r3
   81b6a:	4603      	mov	r3, r0
   81b6c:	2b00      	cmp	r3, #0
   81b6e:	d00b      	beq.n	81b88 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   81b70:	687b      	ldr	r3, [r7, #4]
   81b72:	2b00      	cmp	r3, #0
   81b74:	d008      	beq.n	81b88 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   81b76:	687b      	ldr	r3, [r7, #4]
   81b78:	2201      	movs	r2, #1
   81b7a:	601a      	str	r2, [r3, #0]
   81b7c:	e004      	b.n	81b88 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81b7e:	69bb      	ldr	r3, [r7, #24]
   81b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81b82:	1c5a      	adds	r2, r3, #1
   81b84:	69bb      	ldr	r3, [r7, #24]
   81b86:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   81b88:	2301      	movs	r3, #1
   81b8a:	61fb      	str	r3, [r7, #28]
   81b8c:	e001      	b.n	81b92 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81b8e:	2300      	movs	r3, #0
   81b90:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81b92:	6978      	ldr	r0, [r7, #20]
   81b94:	4b07      	ldr	r3, [pc, #28]	; (81bb4 <xQueueGenericSendFromISR+0xf8>)
   81b96:	4798      	blx	r3

	return xReturn;
   81b98:	69fb      	ldr	r3, [r7, #28]
}
   81b9a:	4618      	mov	r0, r3
   81b9c:	3720      	adds	r7, #32
   81b9e:	46bd      	mov	sp, r7
   81ba0:	bd80      	pop	{r7, pc}
   81ba2:	bf00      	nop
   81ba4:	000819cd 	.word	0x000819cd
   81ba8:	00081a61 	.word	0x00081a61
   81bac:	00081c81 	.word	0x00081c81
   81bb0:	0008202d 	.word	0x0008202d
   81bb4:	000819e1 	.word	0x000819e1

00081bb8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   81bb8:	b580      	push	{r7, lr}
   81bba:	b088      	sub	sp, #32
   81bbc:	af00      	add	r7, sp, #0
   81bbe:	60f8      	str	r0, [r7, #12]
   81bc0:	60b9      	str	r1, [r7, #8]
   81bc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81bc4:	68fb      	ldr	r3, [r7, #12]
   81bc6:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   81bc8:	69bb      	ldr	r3, [r7, #24]
   81bca:	2b00      	cmp	r3, #0
   81bcc:	d102      	bne.n	81bd4 <xQueueReceiveFromISR+0x1c>
   81bce:	4b27      	ldr	r3, [pc, #156]	; (81c6c <xQueueReceiveFromISR+0xb4>)
   81bd0:	4798      	blx	r3
   81bd2:	e7fe      	b.n	81bd2 <xQueueReceiveFromISR+0x1a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   81bd4:	68bb      	ldr	r3, [r7, #8]
   81bd6:	2b00      	cmp	r3, #0
   81bd8:	d103      	bne.n	81be2 <xQueueReceiveFromISR+0x2a>
   81bda:	69bb      	ldr	r3, [r7, #24]
   81bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81bde:	2b00      	cmp	r3, #0
   81be0:	d101      	bne.n	81be6 <xQueueReceiveFromISR+0x2e>
   81be2:	2301      	movs	r3, #1
   81be4:	e000      	b.n	81be8 <xQueueReceiveFromISR+0x30>
   81be6:	2300      	movs	r3, #0
   81be8:	2b00      	cmp	r3, #0
   81bea:	d102      	bne.n	81bf2 <xQueueReceiveFromISR+0x3a>
   81bec:	4b1f      	ldr	r3, [pc, #124]	; (81c6c <xQueueReceiveFromISR+0xb4>)
   81bee:	4798      	blx	r3
   81bf0:	e7fe      	b.n	81bf0 <xQueueReceiveFromISR+0x38>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   81bf2:	4b1f      	ldr	r3, [pc, #124]	; (81c70 <xQueueReceiveFromISR+0xb8>)
   81bf4:	4798      	blx	r3

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81bf6:	4b1d      	ldr	r3, [pc, #116]	; (81c6c <xQueueReceiveFromISR+0xb4>)
   81bf8:	4798      	blx	r3
   81bfa:	6178      	str	r0, [r7, #20]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   81bfc:	69bb      	ldr	r3, [r7, #24]
   81bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81c00:	2b00      	cmp	r3, #0
   81c02:	d028      	beq.n	81c56 <xQueueReceiveFromISR+0x9e>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   81c04:	69b8      	ldr	r0, [r7, #24]
   81c06:	68b9      	ldr	r1, [r7, #8]
   81c08:	4b1a      	ldr	r3, [pc, #104]	; (81c74 <xQueueReceiveFromISR+0xbc>)
   81c0a:	4798      	blx	r3
			--( pxQueue->uxMessagesWaiting );
   81c0c:	69bb      	ldr	r3, [r7, #24]
   81c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81c10:	1e5a      	subs	r2, r3, #1
   81c12:	69bb      	ldr	r3, [r7, #24]
   81c14:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
   81c16:	69bb      	ldr	r3, [r7, #24]
   81c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
   81c1e:	d112      	bne.n	81c46 <xQueueReceiveFromISR+0x8e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81c20:	69bb      	ldr	r3, [r7, #24]
   81c22:	691b      	ldr	r3, [r3, #16]
   81c24:	2b00      	cmp	r3, #0
   81c26:	d013      	beq.n	81c50 <xQueueReceiveFromISR+0x98>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81c28:	69bb      	ldr	r3, [r7, #24]
   81c2a:	3310      	adds	r3, #16
   81c2c:	4618      	mov	r0, r3
   81c2e:	4b12      	ldr	r3, [pc, #72]	; (81c78 <xQueueReceiveFromISR+0xc0>)
   81c30:	4798      	blx	r3
   81c32:	4603      	mov	r3, r0
   81c34:	2b00      	cmp	r3, #0
   81c36:	d00b      	beq.n	81c50 <xQueueReceiveFromISR+0x98>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   81c38:	687b      	ldr	r3, [r7, #4]
   81c3a:	2b00      	cmp	r3, #0
   81c3c:	d008      	beq.n	81c50 <xQueueReceiveFromISR+0x98>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81c3e:	687b      	ldr	r3, [r7, #4]
   81c40:	2201      	movs	r2, #1
   81c42:	601a      	str	r2, [r3, #0]
   81c44:	e004      	b.n	81c50 <xQueueReceiveFromISR+0x98>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
   81c46:	69bb      	ldr	r3, [r7, #24]
   81c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81c4a:	1c5a      	adds	r2, r3, #1
   81c4c:	69bb      	ldr	r3, [r7, #24]
   81c4e:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
   81c50:	2301      	movs	r3, #1
   81c52:	61fb      	str	r3, [r7, #28]
   81c54:	e001      	b.n	81c5a <xQueueReceiveFromISR+0xa2>
		}
		else
		{
			xReturn = pdFAIL;
   81c56:	2300      	movs	r3, #0
   81c58:	61fb      	str	r3, [r7, #28]
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81c5a:	6978      	ldr	r0, [r7, #20]
   81c5c:	4b07      	ldr	r3, [pc, #28]	; (81c7c <xQueueReceiveFromISR+0xc4>)
   81c5e:	4798      	blx	r3

	return xReturn;
   81c60:	69fb      	ldr	r3, [r7, #28]
}
   81c62:	4618      	mov	r0, r3
   81c64:	3720      	adds	r7, #32
   81c66:	46bd      	mov	sp, r7
   81c68:	bd80      	pop	{r7, pc}
   81c6a:	bf00      	nop
   81c6c:	000819cd 	.word	0x000819cd
   81c70:	00081a61 	.word	0x00081a61
   81c74:	00081d65 	.word	0x00081d65
   81c78:	0008202d 	.word	0x0008202d
   81c7c:	000819e1 	.word	0x000819e1

00081c80 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   81c80:	b580      	push	{r7, lr}
   81c82:	b086      	sub	sp, #24
   81c84:	af00      	add	r7, sp, #0
   81c86:	60f8      	str	r0, [r7, #12]
   81c88:	60b9      	str	r1, [r7, #8]
   81c8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   81c8c:	2300      	movs	r3, #0
   81c8e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   81c90:	68fb      	ldr	r3, [r7, #12]
   81c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81c94:	2b00      	cmp	r3, #0
   81c96:	d10d      	bne.n	81cb4 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81c98:	68fb      	ldr	r3, [r7, #12]
   81c9a:	681b      	ldr	r3, [r3, #0]
   81c9c:	2b00      	cmp	r3, #0
   81c9e:	d152      	bne.n	81d46 <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81ca0:	68fb      	ldr	r3, [r7, #12]
   81ca2:	685b      	ldr	r3, [r3, #4]
   81ca4:	4618      	mov	r0, r3
   81ca6:	4b2d      	ldr	r3, [pc, #180]	; (81d5c <prvCopyDataToQueue+0xdc>)
   81ca8:	4798      	blx	r3
   81caa:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   81cac:	68fb      	ldr	r3, [r7, #12]
   81cae:	2200      	movs	r2, #0
   81cb0:	605a      	str	r2, [r3, #4]
   81cb2:	e048      	b.n	81d46 <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   81cb4:	687b      	ldr	r3, [r7, #4]
   81cb6:	2b00      	cmp	r3, #0
   81cb8:	d11a      	bne.n	81cf0 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   81cba:	68fb      	ldr	r3, [r7, #12]
   81cbc:	689a      	ldr	r2, [r3, #8]
   81cbe:	68fb      	ldr	r3, [r7, #12]
   81cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81cc2:	4610      	mov	r0, r2
   81cc4:	68b9      	ldr	r1, [r7, #8]
   81cc6:	461a      	mov	r2, r3
   81cc8:	4b25      	ldr	r3, [pc, #148]	; (81d60 <prvCopyDataToQueue+0xe0>)
   81cca:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81ccc:	68fb      	ldr	r3, [r7, #12]
   81cce:	689a      	ldr	r2, [r3, #8]
   81cd0:	68fb      	ldr	r3, [r7, #12]
   81cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81cd4:	441a      	add	r2, r3
   81cd6:	68fb      	ldr	r3, [r7, #12]
   81cd8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   81cda:	68fb      	ldr	r3, [r7, #12]
   81cdc:	689a      	ldr	r2, [r3, #8]
   81cde:	68fb      	ldr	r3, [r7, #12]
   81ce0:	685b      	ldr	r3, [r3, #4]
   81ce2:	429a      	cmp	r2, r3
   81ce4:	d32f      	bcc.n	81d46 <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81ce6:	68fb      	ldr	r3, [r7, #12]
   81ce8:	681a      	ldr	r2, [r3, #0]
   81cea:	68fb      	ldr	r3, [r7, #12]
   81cec:	609a      	str	r2, [r3, #8]
   81cee:	e02a      	b.n	81d46 <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   81cf0:	68fb      	ldr	r3, [r7, #12]
   81cf2:	68da      	ldr	r2, [r3, #12]
   81cf4:	68fb      	ldr	r3, [r7, #12]
   81cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81cf8:	4610      	mov	r0, r2
   81cfa:	68b9      	ldr	r1, [r7, #8]
   81cfc:	461a      	mov	r2, r3
   81cfe:	4b18      	ldr	r3, [pc, #96]	; (81d60 <prvCopyDataToQueue+0xe0>)
   81d00:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   81d02:	68fb      	ldr	r3, [r7, #12]
   81d04:	68da      	ldr	r2, [r3, #12]
   81d06:	68fb      	ldr	r3, [r7, #12]
   81d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81d0a:	425b      	negs	r3, r3
   81d0c:	441a      	add	r2, r3
   81d0e:	68fb      	ldr	r3, [r7, #12]
   81d10:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   81d12:	68fb      	ldr	r3, [r7, #12]
   81d14:	68da      	ldr	r2, [r3, #12]
   81d16:	68fb      	ldr	r3, [r7, #12]
   81d18:	681b      	ldr	r3, [r3, #0]
   81d1a:	429a      	cmp	r2, r3
   81d1c:	d207      	bcs.n	81d2e <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81d1e:	68fb      	ldr	r3, [r7, #12]
   81d20:	685a      	ldr	r2, [r3, #4]
   81d22:	68fb      	ldr	r3, [r7, #12]
   81d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81d26:	425b      	negs	r3, r3
   81d28:	441a      	add	r2, r3
   81d2a:	68fb      	ldr	r3, [r7, #12]
   81d2c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   81d2e:	687b      	ldr	r3, [r7, #4]
   81d30:	2b02      	cmp	r3, #2
   81d32:	d108      	bne.n	81d46 <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   81d34:	68fb      	ldr	r3, [r7, #12]
   81d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81d38:	2b00      	cmp	r3, #0
   81d3a:	d004      	beq.n	81d46 <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   81d3c:	68fb      	ldr	r3, [r7, #12]
   81d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81d40:	1e5a      	subs	r2, r3, #1
   81d42:	68fb      	ldr	r3, [r7, #12]
   81d44:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81d46:	68fb      	ldr	r3, [r7, #12]
   81d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81d4a:	1c5a      	adds	r2, r3, #1
   81d4c:	68fb      	ldr	r3, [r7, #12]
   81d4e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   81d50:	697b      	ldr	r3, [r7, #20]
}
   81d52:	4618      	mov	r0, r3
   81d54:	3718      	adds	r7, #24
   81d56:	46bd      	mov	sp, r7
   81d58:	bd80      	pop	{r7, pc}
   81d5a:	bf00      	nop
   81d5c:	00082135 	.word	0x00082135
   81d60:	00082d45 	.word	0x00082d45

00081d64 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   81d64:	b580      	push	{r7, lr}
   81d66:	b082      	sub	sp, #8
   81d68:	af00      	add	r7, sp, #0
   81d6a:	6078      	str	r0, [r7, #4]
   81d6c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   81d6e:	687b      	ldr	r3, [r7, #4]
   81d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81d72:	2b00      	cmp	r3, #0
   81d74:	d019      	beq.n	81daa <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   81d76:	687b      	ldr	r3, [r7, #4]
   81d78:	68da      	ldr	r2, [r3, #12]
   81d7a:	687b      	ldr	r3, [r7, #4]
   81d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81d7e:	441a      	add	r2, r3
   81d80:	687b      	ldr	r3, [r7, #4]
   81d82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   81d84:	687b      	ldr	r3, [r7, #4]
   81d86:	68da      	ldr	r2, [r3, #12]
   81d88:	687b      	ldr	r3, [r7, #4]
   81d8a:	685b      	ldr	r3, [r3, #4]
   81d8c:	429a      	cmp	r2, r3
   81d8e:	d303      	bcc.n	81d98 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   81d90:	687b      	ldr	r3, [r7, #4]
   81d92:	681a      	ldr	r2, [r3, #0]
   81d94:	687b      	ldr	r3, [r7, #4]
   81d96:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   81d98:	687b      	ldr	r3, [r7, #4]
   81d9a:	68da      	ldr	r2, [r3, #12]
   81d9c:	687b      	ldr	r3, [r7, #4]
   81d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81da0:	6838      	ldr	r0, [r7, #0]
   81da2:	4611      	mov	r1, r2
   81da4:	461a      	mov	r2, r3
   81da6:	4b02      	ldr	r3, [pc, #8]	; (81db0 <prvCopyDataFromQueue+0x4c>)
   81da8:	4798      	blx	r3
	}
}
   81daa:	3708      	adds	r7, #8
   81dac:	46bd      	mov	sp, r7
   81dae:	bd80      	pop	{r7, pc}
   81db0:	00082d45 	.word	0x00082d45

00081db4 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   81db4:	b580      	push	{r7, lr}
   81db6:	b086      	sub	sp, #24
   81db8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   81dba:	2300      	movs	r3, #0
   81dbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   81dbe:	4b4d      	ldr	r3, [pc, #308]	; (81ef4 <xTaskIncrementTick+0x140>)
   81dc0:	681b      	ldr	r3, [r3, #0]
   81dc2:	2b00      	cmp	r3, #0
   81dc4:	f040 8086 	bne.w	81ed4 <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   81dc8:	4b4b      	ldr	r3, [pc, #300]	; (81ef8 <xTaskIncrementTick+0x144>)
   81dca:	681b      	ldr	r3, [r3, #0]
   81dcc:	1c5a      	adds	r2, r3, #1
   81dce:	4b4a      	ldr	r3, [pc, #296]	; (81ef8 <xTaskIncrementTick+0x144>)
   81dd0:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   81dd2:	4b49      	ldr	r3, [pc, #292]	; (81ef8 <xTaskIncrementTick+0x144>)
   81dd4:	681b      	ldr	r3, [r3, #0]
   81dd6:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   81dd8:	693b      	ldr	r3, [r7, #16]
   81dda:	2b00      	cmp	r3, #0
   81ddc:	d118      	bne.n	81e10 <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   81dde:	4b47      	ldr	r3, [pc, #284]	; (81efc <xTaskIncrementTick+0x148>)
   81de0:	681b      	ldr	r3, [r3, #0]
   81de2:	681b      	ldr	r3, [r3, #0]
   81de4:	2b00      	cmp	r3, #0
   81de6:	d002      	beq.n	81dee <xTaskIncrementTick+0x3a>
   81de8:	4b45      	ldr	r3, [pc, #276]	; (81f00 <xTaskIncrementTick+0x14c>)
   81dea:	4798      	blx	r3
   81dec:	e7fe      	b.n	81dec <xTaskIncrementTick+0x38>
   81dee:	4b43      	ldr	r3, [pc, #268]	; (81efc <xTaskIncrementTick+0x148>)
   81df0:	681b      	ldr	r3, [r3, #0]
   81df2:	60fb      	str	r3, [r7, #12]
   81df4:	4b43      	ldr	r3, [pc, #268]	; (81f04 <xTaskIncrementTick+0x150>)
   81df6:	681a      	ldr	r2, [r3, #0]
   81df8:	4b40      	ldr	r3, [pc, #256]	; (81efc <xTaskIncrementTick+0x148>)
   81dfa:	601a      	str	r2, [r3, #0]
   81dfc:	4b41      	ldr	r3, [pc, #260]	; (81f04 <xTaskIncrementTick+0x150>)
   81dfe:	68fa      	ldr	r2, [r7, #12]
   81e00:	601a      	str	r2, [r3, #0]
   81e02:	4b41      	ldr	r3, [pc, #260]	; (81f08 <xTaskIncrementTick+0x154>)
   81e04:	681b      	ldr	r3, [r3, #0]
   81e06:	1c5a      	adds	r2, r3, #1
   81e08:	4b3f      	ldr	r3, [pc, #252]	; (81f08 <xTaskIncrementTick+0x154>)
   81e0a:	601a      	str	r2, [r3, #0]
   81e0c:	4b3f      	ldr	r3, [pc, #252]	; (81f0c <xTaskIncrementTick+0x158>)
   81e0e:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   81e10:	4b3f      	ldr	r3, [pc, #252]	; (81f10 <xTaskIncrementTick+0x15c>)
   81e12:	681b      	ldr	r3, [r3, #0]
   81e14:	693a      	ldr	r2, [r7, #16]
   81e16:	429a      	cmp	r2, r3
   81e18:	d34d      	bcc.n	81eb6 <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81e1a:	4b38      	ldr	r3, [pc, #224]	; (81efc <xTaskIncrementTick+0x148>)
   81e1c:	681b      	ldr	r3, [r3, #0]
   81e1e:	681b      	ldr	r3, [r3, #0]
   81e20:	2b00      	cmp	r3, #0
   81e22:	d101      	bne.n	81e28 <xTaskIncrementTick+0x74>
   81e24:	2301      	movs	r3, #1
   81e26:	e000      	b.n	81e2a <xTaskIncrementTick+0x76>
   81e28:	2300      	movs	r3, #0
   81e2a:	2b00      	cmp	r3, #0
   81e2c:	d004      	beq.n	81e38 <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   81e2e:	4b38      	ldr	r3, [pc, #224]	; (81f10 <xTaskIncrementTick+0x15c>)
   81e30:	f04f 32ff 	mov.w	r2, #4294967295
   81e34:	601a      	str	r2, [r3, #0]
						break;
   81e36:	e03e      	b.n	81eb6 <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81e38:	4b30      	ldr	r3, [pc, #192]	; (81efc <xTaskIncrementTick+0x148>)
   81e3a:	681b      	ldr	r3, [r3, #0]
   81e3c:	68db      	ldr	r3, [r3, #12]
   81e3e:	68db      	ldr	r3, [r3, #12]
   81e40:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81e42:	68bb      	ldr	r3, [r7, #8]
   81e44:	685b      	ldr	r3, [r3, #4]
   81e46:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   81e48:	693a      	ldr	r2, [r7, #16]
   81e4a:	687b      	ldr	r3, [r7, #4]
   81e4c:	429a      	cmp	r2, r3
   81e4e:	d203      	bcs.n	81e58 <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   81e50:	4b2f      	ldr	r3, [pc, #188]	; (81f10 <xTaskIncrementTick+0x15c>)
   81e52:	687a      	ldr	r2, [r7, #4]
   81e54:	601a      	str	r2, [r3, #0]
							break;
   81e56:	e02e      	b.n	81eb6 <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   81e58:	68bb      	ldr	r3, [r7, #8]
   81e5a:	3304      	adds	r3, #4
   81e5c:	4618      	mov	r0, r3
   81e5e:	4b2d      	ldr	r3, [pc, #180]	; (81f14 <xTaskIncrementTick+0x160>)
   81e60:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   81e62:	68bb      	ldr	r3, [r7, #8]
   81e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   81e66:	2b00      	cmp	r3, #0
   81e68:	d004      	beq.n	81e74 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   81e6a:	68bb      	ldr	r3, [r7, #8]
   81e6c:	3318      	adds	r3, #24
   81e6e:	4618      	mov	r0, r3
   81e70:	4b28      	ldr	r3, [pc, #160]	; (81f14 <xTaskIncrementTick+0x160>)
   81e72:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   81e74:	68bb      	ldr	r3, [r7, #8]
   81e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81e78:	2201      	movs	r2, #1
   81e7a:	409a      	lsls	r2, r3
   81e7c:	4b26      	ldr	r3, [pc, #152]	; (81f18 <xTaskIncrementTick+0x164>)
   81e7e:	681b      	ldr	r3, [r3, #0]
   81e80:	431a      	orrs	r2, r3
   81e82:	4b25      	ldr	r3, [pc, #148]	; (81f18 <xTaskIncrementTick+0x164>)
   81e84:	601a      	str	r2, [r3, #0]
   81e86:	68bb      	ldr	r3, [r7, #8]
   81e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81e8a:	4613      	mov	r3, r2
   81e8c:	009b      	lsls	r3, r3, #2
   81e8e:	4413      	add	r3, r2
   81e90:	009b      	lsls	r3, r3, #2
   81e92:	4a22      	ldr	r2, [pc, #136]	; (81f1c <xTaskIncrementTick+0x168>)
   81e94:	441a      	add	r2, r3
   81e96:	68bb      	ldr	r3, [r7, #8]
   81e98:	3304      	adds	r3, #4
   81e9a:	4610      	mov	r0, r2
   81e9c:	4619      	mov	r1, r3
   81e9e:	4b20      	ldr	r3, [pc, #128]	; (81f20 <xTaskIncrementTick+0x16c>)
   81ea0:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81ea2:	68bb      	ldr	r3, [r7, #8]
   81ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81ea6:	4b1f      	ldr	r3, [pc, #124]	; (81f24 <xTaskIncrementTick+0x170>)
   81ea8:	681b      	ldr	r3, [r3, #0]
   81eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81eac:	429a      	cmp	r2, r3
   81eae:	d301      	bcc.n	81eb4 <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   81eb0:	2301      	movs	r3, #1
   81eb2:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   81eb4:	e7b1      	b.n	81e1a <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   81eb6:	4b1b      	ldr	r3, [pc, #108]	; (81f24 <xTaskIncrementTick+0x170>)
   81eb8:	681b      	ldr	r3, [r3, #0]
   81eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81ebc:	4917      	ldr	r1, [pc, #92]	; (81f1c <xTaskIncrementTick+0x168>)
   81ebe:	4613      	mov	r3, r2
   81ec0:	009b      	lsls	r3, r3, #2
   81ec2:	4413      	add	r3, r2
   81ec4:	009b      	lsls	r3, r3, #2
   81ec6:	440b      	add	r3, r1
   81ec8:	681b      	ldr	r3, [r3, #0]
   81eca:	2b01      	cmp	r3, #1
   81ecc:	d907      	bls.n	81ede <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   81ece:	2301      	movs	r3, #1
   81ed0:	617b      	str	r3, [r7, #20]
   81ed2:	e004      	b.n	81ede <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   81ed4:	4b14      	ldr	r3, [pc, #80]	; (81f28 <xTaskIncrementTick+0x174>)
   81ed6:	681b      	ldr	r3, [r3, #0]
   81ed8:	1c5a      	adds	r2, r3, #1
   81eda:	4b13      	ldr	r3, [pc, #76]	; (81f28 <xTaskIncrementTick+0x174>)
   81edc:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   81ede:	4b13      	ldr	r3, [pc, #76]	; (81f2c <xTaskIncrementTick+0x178>)
   81ee0:	681b      	ldr	r3, [r3, #0]
   81ee2:	2b00      	cmp	r3, #0
   81ee4:	d001      	beq.n	81eea <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   81ee6:	2301      	movs	r3, #1
   81ee8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   81eea:	697b      	ldr	r3, [r7, #20]
}
   81eec:	4618      	mov	r0, r3
   81eee:	3718      	adds	r7, #24
   81ef0:	46bd      	mov	sp, r7
   81ef2:	bd80      	pop	{r7, pc}
   81ef4:	20070564 	.word	0x20070564
   81ef8:	20070550 	.word	0x20070550
   81efc:	20070534 	.word	0x20070534
   81f00:	000819cd 	.word	0x000819cd
   81f04:	20070538 	.word	0x20070538
   81f08:	20070560 	.word	0x20070560
   81f0c:	000820ed 	.word	0x000820ed
   81f10:	20070008 	.word	0x20070008
   81f14:	000818d9 	.word	0x000818d9
   81f18:	20070554 	.word	0x20070554
   81f1c:	200704d0 	.word	0x200704d0
   81f20:	00081891 	.word	0x00081891
   81f24:	200704cc 	.word	0x200704cc
   81f28:	20070558 	.word	0x20070558
   81f2c:	2007055c 	.word	0x2007055c

00081f30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81f30:	b580      	push	{r7, lr}
   81f32:	b084      	sub	sp, #16
   81f34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   81f36:	4b34      	ldr	r3, [pc, #208]	; (82008 <vTaskSwitchContext+0xd8>)
   81f38:	681b      	ldr	r3, [r3, #0]
   81f3a:	2b00      	cmp	r3, #0
   81f3c:	d003      	beq.n	81f46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   81f3e:	4b33      	ldr	r3, [pc, #204]	; (8200c <vTaskSwitchContext+0xdc>)
   81f40:	2201      	movs	r2, #1
   81f42:	601a      	str	r2, [r3, #0]
   81f44:	e05c      	b.n	82000 <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   81f46:	4b31      	ldr	r3, [pc, #196]	; (8200c <vTaskSwitchContext+0xdc>)
   81f48:	2200      	movs	r2, #0
   81f4a:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   81f4c:	4b30      	ldr	r3, [pc, #192]	; (82010 <vTaskSwitchContext+0xe0>)
   81f4e:	681b      	ldr	r3, [r3, #0]
   81f50:	681a      	ldr	r2, [r3, #0]
   81f52:	4b2f      	ldr	r3, [pc, #188]	; (82010 <vTaskSwitchContext+0xe0>)
   81f54:	681b      	ldr	r3, [r3, #0]
   81f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81f58:	429a      	cmp	r2, r3
   81f5a:	d808      	bhi.n	81f6e <vTaskSwitchContext+0x3e>
   81f5c:	4b2c      	ldr	r3, [pc, #176]	; (82010 <vTaskSwitchContext+0xe0>)
   81f5e:	681a      	ldr	r2, [r3, #0]
   81f60:	4b2b      	ldr	r3, [pc, #172]	; (82010 <vTaskSwitchContext+0xe0>)
   81f62:	681b      	ldr	r3, [r3, #0]
   81f64:	3334      	adds	r3, #52	; 0x34
   81f66:	4610      	mov	r0, r2
   81f68:	4619      	mov	r1, r3
   81f6a:	4b2a      	ldr	r3, [pc, #168]	; (82014 <vTaskSwitchContext+0xe4>)
   81f6c:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   81f6e:	4b28      	ldr	r3, [pc, #160]	; (82010 <vTaskSwitchContext+0xe0>)
   81f70:	681b      	ldr	r3, [r3, #0]
   81f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81f74:	4618      	mov	r0, r3
   81f76:	4928      	ldr	r1, [pc, #160]	; (82018 <vTaskSwitchContext+0xe8>)
   81f78:	2214      	movs	r2, #20
   81f7a:	4b28      	ldr	r3, [pc, #160]	; (8201c <vTaskSwitchContext+0xec>)
   81f7c:	4798      	blx	r3
   81f7e:	4603      	mov	r3, r0
   81f80:	2b00      	cmp	r3, #0
   81f82:	d008      	beq.n	81f96 <vTaskSwitchContext+0x66>
   81f84:	4b22      	ldr	r3, [pc, #136]	; (82010 <vTaskSwitchContext+0xe0>)
   81f86:	681a      	ldr	r2, [r3, #0]
   81f88:	4b21      	ldr	r3, [pc, #132]	; (82010 <vTaskSwitchContext+0xe0>)
   81f8a:	681b      	ldr	r3, [r3, #0]
   81f8c:	3334      	adds	r3, #52	; 0x34
   81f8e:	4610      	mov	r0, r2
   81f90:	4619      	mov	r1, r3
   81f92:	4b20      	ldr	r3, [pc, #128]	; (82014 <vTaskSwitchContext+0xe4>)
   81f94:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   81f96:	4b22      	ldr	r3, [pc, #136]	; (82020 <vTaskSwitchContext+0xf0>)
   81f98:	681b      	ldr	r3, [r3, #0]
   81f9a:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   81f9c:	687b      	ldr	r3, [r7, #4]
   81f9e:	fab3 f383 	clz	r3, r3
   81fa2:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   81fa4:	78fb      	ldrb	r3, [r7, #3]
   81fa6:	f1c3 031f 	rsb	r3, r3, #31
   81faa:	60fb      	str	r3, [r7, #12]
   81fac:	491d      	ldr	r1, [pc, #116]	; (82024 <vTaskSwitchContext+0xf4>)
   81fae:	68fa      	ldr	r2, [r7, #12]
   81fb0:	4613      	mov	r3, r2
   81fb2:	009b      	lsls	r3, r3, #2
   81fb4:	4413      	add	r3, r2
   81fb6:	009b      	lsls	r3, r3, #2
   81fb8:	440b      	add	r3, r1
   81fba:	681b      	ldr	r3, [r3, #0]
   81fbc:	2b00      	cmp	r3, #0
   81fbe:	d102      	bne.n	81fc6 <vTaskSwitchContext+0x96>
   81fc0:	4b19      	ldr	r3, [pc, #100]	; (82028 <vTaskSwitchContext+0xf8>)
   81fc2:	4798      	blx	r3
   81fc4:	e7fe      	b.n	81fc4 <vTaskSwitchContext+0x94>
   81fc6:	68fa      	ldr	r2, [r7, #12]
   81fc8:	4613      	mov	r3, r2
   81fca:	009b      	lsls	r3, r3, #2
   81fcc:	4413      	add	r3, r2
   81fce:	009b      	lsls	r3, r3, #2
   81fd0:	4a14      	ldr	r2, [pc, #80]	; (82024 <vTaskSwitchContext+0xf4>)
   81fd2:	4413      	add	r3, r2
   81fd4:	60bb      	str	r3, [r7, #8]
   81fd6:	68bb      	ldr	r3, [r7, #8]
   81fd8:	685b      	ldr	r3, [r3, #4]
   81fda:	685a      	ldr	r2, [r3, #4]
   81fdc:	68bb      	ldr	r3, [r7, #8]
   81fde:	605a      	str	r2, [r3, #4]
   81fe0:	68bb      	ldr	r3, [r7, #8]
   81fe2:	685a      	ldr	r2, [r3, #4]
   81fe4:	68bb      	ldr	r3, [r7, #8]
   81fe6:	3308      	adds	r3, #8
   81fe8:	429a      	cmp	r2, r3
   81fea:	d104      	bne.n	81ff6 <vTaskSwitchContext+0xc6>
   81fec:	68bb      	ldr	r3, [r7, #8]
   81fee:	685b      	ldr	r3, [r3, #4]
   81ff0:	685a      	ldr	r2, [r3, #4]
   81ff2:	68bb      	ldr	r3, [r7, #8]
   81ff4:	605a      	str	r2, [r3, #4]
   81ff6:	68bb      	ldr	r3, [r7, #8]
   81ff8:	685b      	ldr	r3, [r3, #4]
   81ffa:	68da      	ldr	r2, [r3, #12]
   81ffc:	4b04      	ldr	r3, [pc, #16]	; (82010 <vTaskSwitchContext+0xe0>)
   81ffe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   82000:	3710      	adds	r7, #16
   82002:	46bd      	mov	sp, r7
   82004:	bd80      	pop	{r7, pc}
   82006:	bf00      	nop
   82008:	20070564 	.word	0x20070564
   8200c:	2007055c 	.word	0x2007055c
   82010:	200704cc 	.word	0x200704cc
   82014:	00082a59 	.word	0x00082a59
   82018:	00082f94 	.word	0x00082f94
   8201c:	00082cdd 	.word	0x00082cdd
   82020:	20070554 	.word	0x20070554
   82024:	200704d0 	.word	0x200704d0
   82028:	000819cd 	.word	0x000819cd

0008202c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   8202c:	b580      	push	{r7, lr}
   8202e:	b084      	sub	sp, #16
   82030:	af00      	add	r7, sp, #0
   82032:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82034:	687b      	ldr	r3, [r7, #4]
   82036:	68db      	ldr	r3, [r3, #12]
   82038:	68db      	ldr	r3, [r3, #12]
   8203a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   8203c:	68bb      	ldr	r3, [r7, #8]
   8203e:	2b00      	cmp	r3, #0
   82040:	d102      	bne.n	82048 <xTaskRemoveFromEventList+0x1c>
   82042:	4b21      	ldr	r3, [pc, #132]	; (820c8 <xTaskRemoveFromEventList+0x9c>)
   82044:	4798      	blx	r3
   82046:	e7fe      	b.n	82046 <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82048:	68bb      	ldr	r3, [r7, #8]
   8204a:	3318      	adds	r3, #24
   8204c:	4618      	mov	r0, r3
   8204e:	4b1f      	ldr	r3, [pc, #124]	; (820cc <xTaskRemoveFromEventList+0xa0>)
   82050:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82052:	4b1f      	ldr	r3, [pc, #124]	; (820d0 <xTaskRemoveFromEventList+0xa4>)
   82054:	681b      	ldr	r3, [r3, #0]
   82056:	2b00      	cmp	r3, #0
   82058:	d11c      	bne.n	82094 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   8205a:	68bb      	ldr	r3, [r7, #8]
   8205c:	3304      	adds	r3, #4
   8205e:	4618      	mov	r0, r3
   82060:	4b1a      	ldr	r3, [pc, #104]	; (820cc <xTaskRemoveFromEventList+0xa0>)
   82062:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   82064:	68bb      	ldr	r3, [r7, #8]
   82066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82068:	2201      	movs	r2, #1
   8206a:	409a      	lsls	r2, r3
   8206c:	4b19      	ldr	r3, [pc, #100]	; (820d4 <xTaskRemoveFromEventList+0xa8>)
   8206e:	681b      	ldr	r3, [r3, #0]
   82070:	431a      	orrs	r2, r3
   82072:	4b18      	ldr	r3, [pc, #96]	; (820d4 <xTaskRemoveFromEventList+0xa8>)
   82074:	601a      	str	r2, [r3, #0]
   82076:	68bb      	ldr	r3, [r7, #8]
   82078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8207a:	4613      	mov	r3, r2
   8207c:	009b      	lsls	r3, r3, #2
   8207e:	4413      	add	r3, r2
   82080:	009b      	lsls	r3, r3, #2
   82082:	4a15      	ldr	r2, [pc, #84]	; (820d8 <xTaskRemoveFromEventList+0xac>)
   82084:	441a      	add	r2, r3
   82086:	68bb      	ldr	r3, [r7, #8]
   82088:	3304      	adds	r3, #4
   8208a:	4610      	mov	r0, r2
   8208c:	4619      	mov	r1, r3
   8208e:	4b13      	ldr	r3, [pc, #76]	; (820dc <xTaskRemoveFromEventList+0xb0>)
   82090:	4798      	blx	r3
   82092:	e005      	b.n	820a0 <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82094:	68bb      	ldr	r3, [r7, #8]
   82096:	3318      	adds	r3, #24
   82098:	4811      	ldr	r0, [pc, #68]	; (820e0 <xTaskRemoveFromEventList+0xb4>)
   8209a:	4619      	mov	r1, r3
   8209c:	4b0f      	ldr	r3, [pc, #60]	; (820dc <xTaskRemoveFromEventList+0xb0>)
   8209e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   820a0:	68bb      	ldr	r3, [r7, #8]
   820a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   820a4:	4b0f      	ldr	r3, [pc, #60]	; (820e4 <xTaskRemoveFromEventList+0xb8>)
   820a6:	681b      	ldr	r3, [r3, #0]
   820a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   820aa:	429a      	cmp	r2, r3
   820ac:	d905      	bls.n	820ba <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   820ae:	2301      	movs	r3, #1
   820b0:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   820b2:	4b0d      	ldr	r3, [pc, #52]	; (820e8 <xTaskRemoveFromEventList+0xbc>)
   820b4:	2201      	movs	r2, #1
   820b6:	601a      	str	r2, [r3, #0]
   820b8:	e001      	b.n	820be <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   820ba:	2300      	movs	r3, #0
   820bc:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   820be:	68fb      	ldr	r3, [r7, #12]
}
   820c0:	4618      	mov	r0, r3
   820c2:	3710      	adds	r7, #16
   820c4:	46bd      	mov	sp, r7
   820c6:	bd80      	pop	{r7, pc}
   820c8:	000819cd 	.word	0x000819cd
   820cc:	000818d9 	.word	0x000818d9
   820d0:	20070564 	.word	0x20070564
   820d4:	20070554 	.word	0x20070554
   820d8:	200704d0 	.word	0x200704d0
   820dc:	00081891 	.word	0x00081891
   820e0:	2007053c 	.word	0x2007053c
   820e4:	200704cc 	.word	0x200704cc
   820e8:	2007055c 	.word	0x2007055c

000820ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   820ec:	b480      	push	{r7}
   820ee:	b083      	sub	sp, #12
   820f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   820f2:	4b0e      	ldr	r3, [pc, #56]	; (8212c <prvResetNextTaskUnblockTime+0x40>)
   820f4:	681b      	ldr	r3, [r3, #0]
   820f6:	681b      	ldr	r3, [r3, #0]
   820f8:	2b00      	cmp	r3, #0
   820fa:	d101      	bne.n	82100 <prvResetNextTaskUnblockTime+0x14>
   820fc:	2301      	movs	r3, #1
   820fe:	e000      	b.n	82102 <prvResetNextTaskUnblockTime+0x16>
   82100:	2300      	movs	r3, #0
   82102:	2b00      	cmp	r3, #0
   82104:	d004      	beq.n	82110 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   82106:	4b0a      	ldr	r3, [pc, #40]	; (82130 <prvResetNextTaskUnblockTime+0x44>)
   82108:	f04f 32ff 	mov.w	r2, #4294967295
   8210c:	601a      	str	r2, [r3, #0]
   8210e:	e008      	b.n	82122 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82110:	4b06      	ldr	r3, [pc, #24]	; (8212c <prvResetNextTaskUnblockTime+0x40>)
   82112:	681b      	ldr	r3, [r3, #0]
   82114:	68db      	ldr	r3, [r3, #12]
   82116:	68db      	ldr	r3, [r3, #12]
   82118:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   8211a:	687b      	ldr	r3, [r7, #4]
   8211c:	685a      	ldr	r2, [r3, #4]
   8211e:	4b04      	ldr	r3, [pc, #16]	; (82130 <prvResetNextTaskUnblockTime+0x44>)
   82120:	601a      	str	r2, [r3, #0]
	}
}
   82122:	370c      	adds	r7, #12
   82124:	46bd      	mov	sp, r7
   82126:	f85d 7b04 	ldr.w	r7, [sp], #4
   8212a:	4770      	bx	lr
   8212c:	20070534 	.word	0x20070534
   82130:	20070008 	.word	0x20070008

00082134 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   82134:	b580      	push	{r7, lr}
   82136:	b084      	sub	sp, #16
   82138:	af00      	add	r7, sp, #0
   8213a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   8213c:	687b      	ldr	r3, [r7, #4]
   8213e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   82140:	2300      	movs	r3, #0
   82142:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   82144:	687b      	ldr	r3, [r7, #4]
   82146:	2b00      	cmp	r3, #0
   82148:	d056      	beq.n	821f8 <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   8214a:	68bb      	ldr	r3, [r7, #8]
   8214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8214e:	2b00      	cmp	r3, #0
   82150:	d102      	bne.n	82158 <xTaskPriorityDisinherit+0x24>
   82152:	4b2c      	ldr	r3, [pc, #176]	; (82204 <xTaskPriorityDisinherit+0xd0>)
   82154:	4798      	blx	r3
   82156:	e7fe      	b.n	82156 <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   82158:	68bb      	ldr	r3, [r7, #8]
   8215a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8215c:	1e5a      	subs	r2, r3, #1
   8215e:	68bb      	ldr	r3, [r7, #8]
   82160:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82162:	68bb      	ldr	r3, [r7, #8]
   82164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82166:	68bb      	ldr	r3, [r7, #8]
   82168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8216a:	429a      	cmp	r2, r3
   8216c:	d044      	beq.n	821f8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   8216e:	68bb      	ldr	r3, [r7, #8]
   82170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82172:	2b00      	cmp	r3, #0
   82174:	d140      	bne.n	821f8 <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   82176:	68bb      	ldr	r3, [r7, #8]
   82178:	3304      	adds	r3, #4
   8217a:	4618      	mov	r0, r3
   8217c:	4b22      	ldr	r3, [pc, #136]	; (82208 <xTaskPriorityDisinherit+0xd4>)
   8217e:	4798      	blx	r3
   82180:	4603      	mov	r3, r0
   82182:	2b00      	cmp	r3, #0
   82184:	d115      	bne.n	821b2 <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   82186:	68bb      	ldr	r3, [r7, #8]
   82188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8218a:	4920      	ldr	r1, [pc, #128]	; (8220c <xTaskPriorityDisinherit+0xd8>)
   8218c:	4613      	mov	r3, r2
   8218e:	009b      	lsls	r3, r3, #2
   82190:	4413      	add	r3, r2
   82192:	009b      	lsls	r3, r3, #2
   82194:	440b      	add	r3, r1
   82196:	681b      	ldr	r3, [r3, #0]
   82198:	2b00      	cmp	r3, #0
   8219a:	d10a      	bne.n	821b2 <xTaskPriorityDisinherit+0x7e>
   8219c:	68bb      	ldr	r3, [r7, #8]
   8219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   821a0:	2201      	movs	r2, #1
   821a2:	fa02 f303 	lsl.w	r3, r2, r3
   821a6:	43da      	mvns	r2, r3
   821a8:	4b19      	ldr	r3, [pc, #100]	; (82210 <xTaskPriorityDisinherit+0xdc>)
   821aa:	681b      	ldr	r3, [r3, #0]
   821ac:	401a      	ands	r2, r3
   821ae:	4b18      	ldr	r3, [pc, #96]	; (82210 <xTaskPriorityDisinherit+0xdc>)
   821b0:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   821b2:	68bb      	ldr	r3, [r7, #8]
   821b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   821b6:	68bb      	ldr	r3, [r7, #8]
   821b8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   821ba:	68bb      	ldr	r3, [r7, #8]
   821bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   821be:	f1c3 0205 	rsb	r2, r3, #5
   821c2:	68bb      	ldr	r3, [r7, #8]
   821c4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   821c6:	68bb      	ldr	r3, [r7, #8]
   821c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   821ca:	2201      	movs	r2, #1
   821cc:	409a      	lsls	r2, r3
   821ce:	4b10      	ldr	r3, [pc, #64]	; (82210 <xTaskPriorityDisinherit+0xdc>)
   821d0:	681b      	ldr	r3, [r3, #0]
   821d2:	431a      	orrs	r2, r3
   821d4:	4b0e      	ldr	r3, [pc, #56]	; (82210 <xTaskPriorityDisinherit+0xdc>)
   821d6:	601a      	str	r2, [r3, #0]
   821d8:	68bb      	ldr	r3, [r7, #8]
   821da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   821dc:	4613      	mov	r3, r2
   821de:	009b      	lsls	r3, r3, #2
   821e0:	4413      	add	r3, r2
   821e2:	009b      	lsls	r3, r3, #2
   821e4:	4a09      	ldr	r2, [pc, #36]	; (8220c <xTaskPriorityDisinherit+0xd8>)
   821e6:	441a      	add	r2, r3
   821e8:	68bb      	ldr	r3, [r7, #8]
   821ea:	3304      	adds	r3, #4
   821ec:	4610      	mov	r0, r2
   821ee:	4619      	mov	r1, r3
   821f0:	4b08      	ldr	r3, [pc, #32]	; (82214 <xTaskPriorityDisinherit+0xe0>)
   821f2:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   821f4:	2301      	movs	r3, #1
   821f6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   821f8:	68fb      	ldr	r3, [r7, #12]
	}
   821fa:	4618      	mov	r0, r3
   821fc:	3710      	adds	r7, #16
   821fe:	46bd      	mov	sp, r7
   82200:	bd80      	pop	{r7, pc}
   82202:	bf00      	nop
   82204:	000819cd 	.word	0x000819cd
   82208:	000818d9 	.word	0x000818d9
   8220c:	200704d0 	.word	0x200704d0
   82210:	20070554 	.word	0x20070554
   82214:	00081891 	.word	0x00081891

00082218 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   82218:	b480      	push	{r7}
   8221a:	b083      	sub	sp, #12
   8221c:	af00      	add	r7, sp, #0
   8221e:	4603      	mov	r3, r0
   82220:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   82222:	4b08      	ldr	r3, [pc, #32]	; (82244 <NVIC_EnableIRQ+0x2c>)
   82224:	f997 2007 	ldrsb.w	r2, [r7, #7]
   82228:	0952      	lsrs	r2, r2, #5
   8222a:	79f9      	ldrb	r1, [r7, #7]
   8222c:	f001 011f 	and.w	r1, r1, #31
   82230:	2001      	movs	r0, #1
   82232:	fa00 f101 	lsl.w	r1, r0, r1
   82236:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   8223a:	370c      	adds	r7, #12
   8223c:	46bd      	mov	sp, r7
   8223e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82242:	4770      	bx	lr
   82244:	e000e100 	.word	0xe000e100

00082248 <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   82248:	b480      	push	{r7}
   8224a:	b083      	sub	sp, #12
   8224c:	af00      	add	r7, sp, #0
   8224e:	4603      	mov	r3, r0
   82250:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   82252:	4b09      	ldr	r3, [pc, #36]	; (82278 <NVIC_DisableIRQ+0x30>)
   82254:	f997 2007 	ldrsb.w	r2, [r7, #7]
   82258:	0952      	lsrs	r2, r2, #5
   8225a:	79f9      	ldrb	r1, [r7, #7]
   8225c:	f001 011f 	and.w	r1, r1, #31
   82260:	2001      	movs	r0, #1
   82262:	fa00 f101 	lsl.w	r1, r0, r1
   82266:	3220      	adds	r2, #32
   82268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   8226c:	370c      	adds	r7, #12
   8226e:	46bd      	mov	sp, r7
   82270:	f85d 7b04 	ldr.w	r7, [sp], #4
   82274:	4770      	bx	lr
   82276:	bf00      	nop
   82278:	e000e100 	.word	0xe000e100

0008227c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   8227c:	b480      	push	{r7}
   8227e:	b083      	sub	sp, #12
   82280:	af00      	add	r7, sp, #0
   82282:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   82284:	687b      	ldr	r3, [r7, #4]
   82286:	2b07      	cmp	r3, #7
   82288:	d825      	bhi.n	822d6 <osc_get_rate+0x5a>
   8228a:	a201      	add	r2, pc, #4	; (adr r2, 82290 <osc_get_rate+0x14>)
   8228c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82290:	000822b1 	.word	0x000822b1
   82294:	000822b7 	.word	0x000822b7
   82298:	000822bd 	.word	0x000822bd
   8229c:	000822c3 	.word	0x000822c3
   822a0:	000822c7 	.word	0x000822c7
   822a4:	000822cb 	.word	0x000822cb
   822a8:	000822cf 	.word	0x000822cf
   822ac:	000822d3 	.word	0x000822d3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   822b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   822b4:	e010      	b.n	822d8 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   822b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   822ba:	e00d      	b.n	822d8 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   822bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   822c0:	e00a      	b.n	822d8 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   822c2:	4b08      	ldr	r3, [pc, #32]	; (822e4 <osc_get_rate+0x68>)
   822c4:	e008      	b.n	822d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   822c6:	4b08      	ldr	r3, [pc, #32]	; (822e8 <osc_get_rate+0x6c>)
   822c8:	e006      	b.n	822d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   822ca:	4b08      	ldr	r3, [pc, #32]	; (822ec <osc_get_rate+0x70>)
   822cc:	e004      	b.n	822d8 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   822ce:	4b07      	ldr	r3, [pc, #28]	; (822ec <osc_get_rate+0x70>)
   822d0:	e002      	b.n	822d8 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   822d2:	4b06      	ldr	r3, [pc, #24]	; (822ec <osc_get_rate+0x70>)
   822d4:	e000      	b.n	822d8 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   822d6:	2300      	movs	r3, #0
}
   822d8:	4618      	mov	r0, r3
   822da:	370c      	adds	r7, #12
   822dc:	46bd      	mov	sp, r7
   822de:	f85d 7b04 	ldr.w	r7, [sp], #4
   822e2:	4770      	bx	lr
   822e4:	003d0900 	.word	0x003d0900
   822e8:	007a1200 	.word	0x007a1200
   822ec:	00b71b00 	.word	0x00b71b00

000822f0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   822f0:	b580      	push	{r7, lr}
   822f2:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   822f4:	2006      	movs	r0, #6
   822f6:	4b04      	ldr	r3, [pc, #16]	; (82308 <sysclk_get_main_hz+0x18>)
   822f8:	4798      	blx	r3
   822fa:	4602      	mov	r2, r0
   822fc:	4613      	mov	r3, r2
   822fe:	00db      	lsls	r3, r3, #3
   82300:	1a9b      	subs	r3, r3, r2
   82302:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   82304:	4618      	mov	r0, r3
   82306:	bd80      	pop	{r7, pc}
   82308:	0008227d 	.word	0x0008227d

0008230c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   8230c:	b580      	push	{r7, lr}
   8230e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   82310:	4b02      	ldr	r3, [pc, #8]	; (8231c <sysclk_get_cpu_hz+0x10>)
   82312:	4798      	blx	r3
   82314:	4603      	mov	r3, r0
   82316:	085b      	lsrs	r3, r3, #1
}
   82318:	4618      	mov	r0, r3
   8231a:	bd80      	pop	{r7, pc}
   8231c:	000822f1 	.word	0x000822f1

00082320 <CAN1_Handler>:

/**
 * \brief Default interrupt handler for CAN 1.
 */
void CAN1_Handler(void)
{
   82320:	b580      	push	{r7, lr}
   82322:	b082      	sub	sp, #8
   82324:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
   82326:	481b      	ldr	r0, [pc, #108]	; (82394 <CAN1_Handler+0x74>)
   82328:	491b      	ldr	r1, [pc, #108]	; (82398 <CAN1_Handler+0x78>)
   8232a:	4b1c      	ldr	r3, [pc, #112]	; (8239c <CAN1_Handler+0x7c>)
   8232c:	4798      	blx	r3
	
	ul_status = can_get_status(CAN1);
   8232e:	481c      	ldr	r0, [pc, #112]	; (823a0 <CAN1_Handler+0x80>)
   82330:	4b1c      	ldr	r3, [pc, #112]	; (823a4 <CAN1_Handler+0x84>)
   82332:	4798      	blx	r3
   82334:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   82336:	683b      	ldr	r3, [r7, #0]
   82338:	b2db      	uxtb	r3, r3
   8233a:	2b00      	cmp	r3, #0
   8233c:	d026      	beq.n	8238c <CAN1_Handler+0x6c>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8233e:	2300      	movs	r3, #0
   82340:	71fb      	strb	r3, [r7, #7]
   82342:	e020      	b.n	82386 <CAN1_Handler+0x66>
			ul_status = can_mailbox_get_status(CAN1, i);
   82344:	79fb      	ldrb	r3, [r7, #7]
   82346:	4816      	ldr	r0, [pc, #88]	; (823a0 <CAN1_Handler+0x80>)
   82348:	4619      	mov	r1, r3
   8234a:	4b17      	ldr	r3, [pc, #92]	; (823a8 <CAN1_Handler+0x88>)
   8234c:	4798      	blx	r3
   8234e:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   82350:	683b      	ldr	r3, [r7, #0]
   82352:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   82356:	2b00      	cmp	r3, #0
   82358:	d012      	beq.n	82380 <CAN1_Handler+0x60>
				can1_mailbox.ul_mb_idx = i;
   8235a:	79fa      	ldrb	r2, [r7, #7]
   8235c:	4b0d      	ldr	r3, [pc, #52]	; (82394 <CAN1_Handler+0x74>)
   8235e:	601a      	str	r2, [r3, #0]
				can1_mailbox.ul_status = ul_status;
   82360:	4b0c      	ldr	r3, [pc, #48]	; (82394 <CAN1_Handler+0x74>)
   82362:	683a      	ldr	r2, [r7, #0]
   82364:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN1, &can1_mailbox);
   82366:	480e      	ldr	r0, [pc, #56]	; (823a0 <CAN1_Handler+0x80>)
   82368:	490a      	ldr	r1, [pc, #40]	; (82394 <CAN1_Handler+0x74>)
   8236a:	4b10      	ldr	r3, [pc, #64]	; (823ac <CAN1_Handler+0x8c>)
   8236c:	4798      	blx	r3
				
				/* Decode CAN Message */
				decode_can_msg(&can1_mailbox, CAN1);
   8236e:	4809      	ldr	r0, [pc, #36]	; (82394 <CAN1_Handler+0x74>)
   82370:	490b      	ldr	r1, [pc, #44]	; (823a0 <CAN1_Handler+0x80>)
   82372:	4b0f      	ldr	r3, [pc, #60]	; (823b0 <CAN1_Handler+0x90>)
   82374:	4798      	blx	r3
				/*assert(g_ul_recv_status); ***Implement assert here.*/
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
   82376:	4807      	ldr	r0, [pc, #28]	; (82394 <CAN1_Handler+0x74>)
   82378:	4907      	ldr	r1, [pc, #28]	; (82398 <CAN1_Handler+0x78>)
   8237a:	4b0e      	ldr	r3, [pc, #56]	; (823b4 <CAN1_Handler+0x94>)
   8237c:	4798      	blx	r3
				break;
   8237e:	e005      	b.n	8238c <CAN1_Handler+0x6c>
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
	
	ul_status = can_get_status(CAN1);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   82380:	79fb      	ldrb	r3, [r7, #7]
   82382:	3301      	adds	r3, #1
   82384:	71fb      	strb	r3, [r7, #7]
   82386:	79fb      	ldrb	r3, [r7, #7]
   82388:	2b07      	cmp	r3, #7
   8238a:	d9db      	bls.n	82344 <CAN1_Handler+0x24>
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
				break;
			}
		}
	}
}
   8238c:	3708      	adds	r7, #8
   8238e:	46bd      	mov	sp, r7
   82390:	bd80      	pop	{r7, pc}
   82392:	bf00      	nop
   82394:	20070574 	.word	0x20070574
   82398:	2007059c 	.word	0x2007059c
   8239c:	00082721 	.word	0x00082721
   823a0:	400b8000 	.word	0x400b8000
   823a4:	00080831 	.word	0x00080831
   823a8:	00080875 	.word	0x00080875
   823ac:	000809f5 	.word	0x000809f5
   823b0:	00082459 	.word	0x00082459
   823b4:	00082791 	.word	0x00082791

000823b8 <CAN0_Handler>:

/**
 * \brief Default interrupt handler for CAN0
 */
void CAN0_Handler(void)
{
   823b8:	b580      	push	{r7, lr}
   823ba:	b082      	sub	sp, #8
   823bc:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);
   823be:	481c      	ldr	r0, [pc, #112]	; (82430 <CAN0_Handler+0x78>)
   823c0:	491c      	ldr	r1, [pc, #112]	; (82434 <CAN0_Handler+0x7c>)
   823c2:	4b1d      	ldr	r3, [pc, #116]	; (82438 <CAN0_Handler+0x80>)
   823c4:	4798      	blx	r3

	ul_status = can_get_status(CAN0);
   823c6:	481d      	ldr	r0, [pc, #116]	; (8243c <CAN0_Handler+0x84>)
   823c8:	4b1d      	ldr	r3, [pc, #116]	; (82440 <CAN0_Handler+0x88>)
   823ca:	4798      	blx	r3
   823cc:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   823ce:	683b      	ldr	r3, [r7, #0]
   823d0:	b2db      	uxtb	r3, r3
   823d2:	2b00      	cmp	r3, #0
   823d4:	d029      	beq.n	8242a <CAN0_Handler+0x72>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   823d6:	2300      	movs	r3, #0
   823d8:	71fb      	strb	r3, [r7, #7]
   823da:	e023      	b.n	82424 <CAN0_Handler+0x6c>
			ul_status = can_mailbox_get_status(CAN0, i);
   823dc:	79fb      	ldrb	r3, [r7, #7]
   823de:	4817      	ldr	r0, [pc, #92]	; (8243c <CAN0_Handler+0x84>)
   823e0:	4619      	mov	r1, r3
   823e2:	4b18      	ldr	r3, [pc, #96]	; (82444 <CAN0_Handler+0x8c>)
   823e4:	4798      	blx	r3
   823e6:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   823e8:	683b      	ldr	r3, [r7, #0]
   823ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   823ee:	2b00      	cmp	r3, #0
   823f0:	d015      	beq.n	8241e <CAN0_Handler+0x66>
				can0_mailbox.ul_mb_idx = i;
   823f2:	79fa      	ldrb	r2, [r7, #7]
   823f4:	4b0e      	ldr	r3, [pc, #56]	; (82430 <CAN0_Handler+0x78>)
   823f6:	601a      	str	r2, [r3, #0]
				can0_mailbox.ul_status = ul_status;
   823f8:	4b0d      	ldr	r3, [pc, #52]	; (82430 <CAN0_Handler+0x78>)
   823fa:	683a      	ldr	r2, [r7, #0]
   823fc:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN0, &can0_mailbox);
   823fe:	480f      	ldr	r0, [pc, #60]	; (8243c <CAN0_Handler+0x84>)
   82400:	490b      	ldr	r1, [pc, #44]	; (82430 <CAN0_Handler+0x78>)
   82402:	4b11      	ldr	r3, [pc, #68]	; (82448 <CAN0_Handler+0x90>)
   82404:	4798      	blx	r3
				g_ul_recv_status = 1;
   82406:	4b11      	ldr	r3, [pc, #68]	; (8244c <CAN0_Handler+0x94>)
   82408:	2201      	movs	r2, #1
   8240a:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can0_mailbox, CAN0);
   8240c:	4808      	ldr	r0, [pc, #32]	; (82430 <CAN0_Handler+0x78>)
   8240e:	490b      	ldr	r1, [pc, #44]	; (8243c <CAN0_Handler+0x84>)
   82410:	4b0f      	ldr	r3, [pc, #60]	; (82450 <CAN0_Handler+0x98>)
   82412:	4798      	blx	r3
				//assert(g_ul_recv_status); ***implement assert here.
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
   82414:	4806      	ldr	r0, [pc, #24]	; (82430 <CAN0_Handler+0x78>)
   82416:	4907      	ldr	r1, [pc, #28]	; (82434 <CAN0_Handler+0x7c>)
   82418:	4b0e      	ldr	r3, [pc, #56]	; (82454 <CAN0_Handler+0x9c>)
   8241a:	4798      	blx	r3
				break;
   8241c:	e005      	b.n	8242a <CAN0_Handler+0x72>
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);

	ul_status = can_get_status(CAN0);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8241e:	79fb      	ldrb	r3, [r7, #7]
   82420:	3301      	adds	r3, #1
   82422:	71fb      	strb	r3, [r7, #7]
   82424:	79fb      	ldrb	r3, [r7, #7]
   82426:	2b07      	cmp	r3, #7
   82428:	d9d8      	bls.n	823dc <CAN0_Handler+0x24>
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
				break;
			}
		}
	}
}
   8242a:	3708      	adds	r7, #8
   8242c:	46bd      	mov	sp, r7
   8242e:	bd80      	pop	{r7, pc}
   82430:	200705bc 	.word	0x200705bc
   82434:	200705dc 	.word	0x200705dc
   82438:	00082721 	.word	0x00082721
   8243c:	400b4000 	.word	0x400b4000
   82440:	00080831 	.word	0x00080831
   82444:	00080875 	.word	0x00080875
   82448:	000809f5 	.word	0x000809f5
   8244c:	20070568 	.word	0x20070568
   82450:	00082459 	.word	0x00082459
   82454:	00082791 	.word	0x00082791

00082458 <decode_can_msg>:
 * the message received.
 * @param *controller:  	CAN sending controller
 * @param *p_mailbox:		CAN mailbox structure of sending controller
 */
void decode_can_msg(can_mb_conf_t *p_mailbox, Can* controller)
{
   82458:	b580      	push	{r7, lr}
   8245a:	b084      	sub	sp, #16
   8245c:	af00      	add	r7, sp, #0
   8245e:	6078      	str	r0, [r7, #4]
   82460:	6039      	str	r1, [r7, #0]
	//assert(g_ul_recv_status);		// Only decode if a message was received.	***Asserts here.
	//assert(controller);				// CAN0 or CAN1 are nonzero.
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   82462:	687b      	ldr	r3, [r7, #4]
   82464:	699b      	ldr	r3, [r3, #24]
   82466:	60fb      	str	r3, [r7, #12]
	if(controller == CAN0)
   82468:	683a      	ldr	r2, [r7, #0]
   8246a:	4b56      	ldr	r3, [pc, #344]	; (825c4 <decode_can_msg+0x16c>)
   8246c:	429a      	cmp	r2, r3
   8246e:	d102      	bne.n	82476 <decode_can_msg+0x1e>
		pio_toggle_pin(LED0_GPIO);
   82470:	203b      	movs	r0, #59	; 0x3b
   82472:	4b55      	ldr	r3, [pc, #340]	; (825c8 <decode_can_msg+0x170>)
   82474:	4798      	blx	r3
	if(controller == CAN1)
   82476:	683a      	ldr	r2, [r7, #0]
   82478:	4b54      	ldr	r3, [pc, #336]	; (825cc <decode_can_msg+0x174>)
   8247a:	429a      	cmp	r2, r3
   8247c:	d102      	bne.n	82484 <decode_can_msg+0x2c>
		pio_toggle_pin(LED1_GPIO);
   8247e:	2055      	movs	r0, #85	; 0x55
   82480:	4b51      	ldr	r3, [pc, #324]	; (825c8 <decode_can_msg+0x170>)
   82482:	4798      	blx	r3
	if (ul_data_incom == COMMAND_OUT)
   82484:	68fb      	ldr	r3, [r7, #12]
   82486:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   8248a:	d102      	bne.n	82492 <decode_can_msg+0x3a>
		pio_toggle_pin(LED0_GPIO);
   8248c:	203b      	movs	r0, #59	; 0x3b
   8248e:	4b4e      	ldr	r3, [pc, #312]	; (825c8 <decode_can_msg+0x170>)
   82490:	4798      	blx	r3
	if (ul_data_incom == COMMAND_IN)
   82492:	68fb      	ldr	r3, [r7, #12]
   82494:	f1b3 3f11 	cmp.w	r3, #286331153	; 0x11111111
   82498:	d102      	bne.n	824a0 <decode_can_msg+0x48>
		pio_toggle_pin(LED1_GPIO);
   8249a:	2055      	movs	r0, #85	; 0x55
   8249c:	4b4a      	ldr	r3, [pc, #296]	; (825c8 <decode_can_msg+0x170>)
   8249e:	4798      	blx	r3
	if (ul_data_incom == DUMMY_COMMAND)
   824a0:	68fb      	ldr	r3, [r7, #12]
   824a2:	f1b3 3fff 	cmp.w	r3, #4294967295
   824a6:	d102      	bne.n	824ae <decode_can_msg+0x56>
		pio_toggle_pin(LED1_GPIO);
   824a8:	2055      	movs	r0, #85	; 0x55
   824aa:	4b47      	ldr	r3, [pc, #284]	; (825c8 <decode_can_msg+0x170>)
   824ac:	4798      	blx	r3
	if (ul_data_incom == MSG_ACK)
   824ae:	68fb      	ldr	r3, [r7, #12]
   824b0:	f1b3 3fab 	cmp.w	r3, #2880154539	; 0xabababab
   824b4:	d102      	bne.n	824bc <decode_can_msg+0x64>
		pio_toggle_pin(LED1_GPIO);
   824b6:	2055      	movs	r0, #85	; 0x55
   824b8:	4b43      	ldr	r3, [pc, #268]	; (825c8 <decode_can_msg+0x170>)
   824ba:	4798      	blx	r3

	if ((ul_data_incom == COMMAND_IN) & (controller == CAN0)) 
   824bc:	68fb      	ldr	r3, [r7, #12]
   824be:	f1b3 3f11 	cmp.w	r3, #286331153	; 0x11111111
   824c2:	bf14      	ite	ne
   824c4:	2300      	movne	r3, #0
   824c6:	2301      	moveq	r3, #1
   824c8:	b2da      	uxtb	r2, r3
   824ca:	6839      	ldr	r1, [r7, #0]
   824cc:	4b3d      	ldr	r3, [pc, #244]	; (825c4 <decode_can_msg+0x16c>)
   824ce:	4299      	cmp	r1, r3
   824d0:	bf14      	ite	ne
   824d2:	2300      	movne	r3, #0
   824d4:	2301      	moveq	r3, #1
   824d6:	b2db      	uxtb	r3, r3
   824d8:	4013      	ands	r3, r2
   824da:	b2db      	uxtb	r3, r3
   824dc:	2b00      	cmp	r3, #0
   824de:	d004      	beq.n	824ea <decode_can_msg+0x92>
	{
		// Command has been received, respond.
		pio_toggle_pin(LED0_GPIO);
   824e0:	203b      	movs	r0, #59	; 0x3b
   824e2:	4b39      	ldr	r3, [pc, #228]	; (825c8 <decode_can_msg+0x170>)
   824e4:	4798      	blx	r3
		command_in();
   824e6:	4b3a      	ldr	r3, [pc, #232]	; (825d0 <decode_can_msg+0x178>)
   824e8:	4798      	blx	r3
	}
	if ((ul_data_incom == COMMAND_OUT) & (controller == CAN1))
   824ea:	68fb      	ldr	r3, [r7, #12]
   824ec:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   824f0:	bf14      	ite	ne
   824f2:	2300      	movne	r3, #0
   824f4:	2301      	moveq	r3, #1
   824f6:	b2da      	uxtb	r2, r3
   824f8:	6839      	ldr	r1, [r7, #0]
   824fa:	4b34      	ldr	r3, [pc, #208]	; (825cc <decode_can_msg+0x174>)
   824fc:	4299      	cmp	r1, r3
   824fe:	bf14      	ite	ne
   82500:	2300      	movne	r3, #0
   82502:	2301      	moveq	r3, #1
   82504:	b2db      	uxtb	r3, r3
   82506:	4013      	ands	r3, r2
   82508:	b2db      	uxtb	r3, r3
   8250a:	2b00      	cmp	r3, #0
   8250c:	d002      	beq.n	82514 <decode_can_msg+0xbc>
	{
		pio_toggle_pin(LED2_GPIO);	// LED2 indicates the response to the command
   8250e:	2056      	movs	r0, #86	; 0x56
   82510:	4b2d      	ldr	r3, [pc, #180]	; (825c8 <decode_can_msg+0x170>)
   82512:	4798      	blx	r3
	}								// has been received.
	if ((ul_data_incom == HK_TRANSMIT) & (controller == CAN1))
   82514:	68fa      	ldr	r2, [r7, #12]
   82516:	4b2f      	ldr	r3, [pc, #188]	; (825d4 <decode_can_msg+0x17c>)
   82518:	429a      	cmp	r2, r3
   8251a:	bf14      	ite	ne
   8251c:	2300      	movne	r3, #0
   8251e:	2301      	moveq	r3, #1
   82520:	b2da      	uxtb	r2, r3
   82522:	6839      	ldr	r1, [r7, #0]
   82524:	4b29      	ldr	r3, [pc, #164]	; (825cc <decode_can_msg+0x174>)
   82526:	4299      	cmp	r1, r3
   82528:	bf14      	ite	ne
   8252a:	2300      	movne	r3, #0
   8252c:	2301      	moveq	r3, #1
   8252e:	b2db      	uxtb	r3, r3
   82530:	4013      	ands	r3, r2
   82532:	b2db      	uxtb	r3, r3
   82534:	2b00      	cmp	r3, #0
   82536:	d002      	beq.n	8253e <decode_can_msg+0xe6>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates housekeeping has been received.
   82538:	2057      	movs	r0, #87	; 0x57
   8253a:	4b23      	ldr	r3, [pc, #140]	; (825c8 <decode_can_msg+0x170>)
   8253c:	4798      	blx	r3
	}
	if ((ul_data_incom == DUMMY_COMMAND) & (controller == CAN1))
   8253e:	68fb      	ldr	r3, [r7, #12]
   82540:	f1b3 3fff 	cmp.w	r3, #4294967295
   82544:	bf14      	ite	ne
   82546:	2300      	movne	r3, #0
   82548:	2301      	moveq	r3, #1
   8254a:	b2da      	uxtb	r2, r3
   8254c:	6839      	ldr	r1, [r7, #0]
   8254e:	4b1f      	ldr	r3, [pc, #124]	; (825cc <decode_can_msg+0x174>)
   82550:	4299      	cmp	r1, r3
   82552:	bf14      	ite	ne
   82554:	2300      	movne	r3, #0
   82556:	2301      	moveq	r3, #1
   82558:	b2db      	uxtb	r3, r3
   8255a:	4013      	ands	r3, r2
   8255c:	b2db      	uxtb	r3, r3
   8255e:	2b00      	cmp	r3, #0
   82560:	d002      	beq.n	82568 <decode_can_msg+0x110>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates housekeeping has been received.
   82562:	2057      	movs	r0, #87	; 0x57
   82564:	4b18      	ldr	r3, [pc, #96]	; (825c8 <decode_can_msg+0x170>)
   82566:	4798      	blx	r3
	}
	
	if ((ul_data_incom == MSG_ACK) & (controller == CAN1))
   82568:	68fb      	ldr	r3, [r7, #12]
   8256a:	f1b3 3fab 	cmp.w	r3, #2880154539	; 0xabababab
   8256e:	bf14      	ite	ne
   82570:	2300      	movne	r3, #0
   82572:	2301      	moveq	r3, #1
   82574:	b2da      	uxtb	r2, r3
   82576:	6839      	ldr	r1, [r7, #0]
   82578:	4b14      	ldr	r3, [pc, #80]	; (825cc <decode_can_msg+0x174>)
   8257a:	4299      	cmp	r1, r3
   8257c:	bf14      	ite	ne
   8257e:	2300      	movne	r3, #0
   82580:	2301      	moveq	r3, #1
   82582:	b2db      	uxtb	r3, r3
   82584:	4013      	ands	r3, r2
   82586:	b2db      	uxtb	r3, r3
   82588:	2b00      	cmp	r3, #0
   8258a:	d002      	beq.n	82592 <decode_can_msg+0x13a>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates the reception of a return message.
   8258c:	2057      	movs	r0, #87	; 0x57
   8258e:	4b0e      	ldr	r3, [pc, #56]	; (825c8 <decode_can_msg+0x170>)
   82590:	4798      	blx	r3
	}
	
	if ((ul_data_incom == HK_RETURNED) & (controller == CAN0))
   82592:	68fb      	ldr	r3, [r7, #12]
   82594:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
   82598:	bf14      	ite	ne
   8259a:	2300      	movne	r3, #0
   8259c:	2301      	moveq	r3, #1
   8259e:	b2da      	uxtb	r2, r3
   825a0:	6839      	ldr	r1, [r7, #0]
   825a2:	4b08      	ldr	r3, [pc, #32]	; (825c4 <decode_can_msg+0x16c>)
   825a4:	4299      	cmp	r1, r3
   825a6:	bf14      	ite	ne
   825a8:	2300      	movne	r3, #0
   825aa:	2301      	moveq	r3, #1
   825ac:	b2db      	uxtb	r3, r3
   825ae:	4013      	ands	r3, r2
   825b0:	b2db      	uxtb	r3, r3
   825b2:	2b00      	cmp	r3, #0
   825b4:	d002      	beq.n	825bc <decode_can_msg+0x164>
	{
		pio_toggle_pin(LED2_GPIO);	// LED3 indicates the reception of housekeeping.
   825b6:	2056      	movs	r0, #86	; 0x56
   825b8:	4b03      	ldr	r3, [pc, #12]	; (825c8 <decode_can_msg+0x170>)
   825ba:	4798      	blx	r3
	}	
	return;
   825bc:	bf00      	nop
}
   825be:	3710      	adds	r7, #16
   825c0:	46bd      	mov	sp, r7
   825c2:	bd80      	pop	{r7, pc}
   825c4:	400b4000 	.word	0x400b4000
   825c8:	00080e2d 	.word	0x00080e2d
   825cc:	400b8000 	.word	0x400b8000
   825d0:	0008262d 	.word	0x0008262d
   825d4:	12345678 	.word	0x12345678

000825d8 <reset_mailbox_conf>:
/**
 * \brief Resets the mailbox configure structure.  
 * @param *p_mailbox:		Mailbox structure that will be reset. 
 */
void reset_mailbox_conf(can_mb_conf_t *p_mailbox)
{
   825d8:	b480      	push	{r7}
   825da:	b083      	sub	sp, #12
   825dc:	af00      	add	r7, sp, #0
   825de:	6078      	str	r0, [r7, #4]
	p_mailbox->ul_mb_idx = 0;
   825e0:	687b      	ldr	r3, [r7, #4]
   825e2:	2200      	movs	r2, #0
   825e4:	601a      	str	r2, [r3, #0]
	p_mailbox->uc_obj_type = 0;
   825e6:	687b      	ldr	r3, [r7, #4]
   825e8:	2200      	movs	r2, #0
   825ea:	711a      	strb	r2, [r3, #4]
	p_mailbox->uc_id_ver = 0;
   825ec:	687b      	ldr	r3, [r7, #4]
   825ee:	2200      	movs	r2, #0
   825f0:	715a      	strb	r2, [r3, #5]
	p_mailbox->uc_length = 0;
   825f2:	687b      	ldr	r3, [r7, #4]
   825f4:	2200      	movs	r2, #0
   825f6:	719a      	strb	r2, [r3, #6]
	p_mailbox->uc_tx_prio = 0;
   825f8:	687b      	ldr	r3, [r7, #4]
   825fa:	2200      	movs	r2, #0
   825fc:	71da      	strb	r2, [r3, #7]
	p_mailbox->ul_status = 0;
   825fe:	687b      	ldr	r3, [r7, #4]
   82600:	2200      	movs	r2, #0
   82602:	609a      	str	r2, [r3, #8]
	p_mailbox->ul_id_msk = 0;
   82604:	687b      	ldr	r3, [r7, #4]
   82606:	2200      	movs	r2, #0
   82608:	60da      	str	r2, [r3, #12]
	p_mailbox->ul_id = 0;
   8260a:	687b      	ldr	r3, [r7, #4]
   8260c:	2200      	movs	r2, #0
   8260e:	611a      	str	r2, [r3, #16]
	p_mailbox->ul_fid = 0;
   82610:	687b      	ldr	r3, [r7, #4]
   82612:	2200      	movs	r2, #0
   82614:	615a      	str	r2, [r3, #20]
	p_mailbox->ul_datal = 0;
   82616:	687b      	ldr	r3, [r7, #4]
   82618:	2200      	movs	r2, #0
   8261a:	619a      	str	r2, [r3, #24]
	p_mailbox->ul_datah = 0;
   8261c:	687b      	ldr	r3, [r7, #4]
   8261e:	2200      	movs	r2, #0
   82620:	61da      	str	r2, [r3, #28]
}
   82622:	370c      	adds	r7, #12
   82624:	46bd      	mov	sp, r7
   82626:	f85d 7b04 	ldr.w	r7, [sp], #4
   8262a:	4770      	bx	lr

0008262c <command_in>:

/**
 * \brief Responds to he command from CAN0 and sends to CAN1
 **/
void command_in(void)
{
   8262c:	b580      	push	{r7, lr}
   8262e:	af00      	add	r7, sp, #0
	pio_toggle_pin(LED0_GPIO);
   82630:	203b      	movs	r0, #59	; 0x3b
   82632:	4b2d      	ldr	r3, [pc, #180]	; (826e8 <command_in+0xbc>)
   82634:	4798      	blx	r3
	
	can_disable_interrupt(CAN0, CAN_IER_MB0);
   82636:	482d      	ldr	r0, [pc, #180]	; (826ec <command_in+0xc0>)
   82638:	2101      	movs	r1, #1
   8263a:	4b2d      	ldr	r3, [pc, #180]	; (826f0 <command_in+0xc4>)
   8263c:	4798      	blx	r3
	NVIC_DisableIRQ(CAN0_IRQn);
   8263e:	202b      	movs	r0, #43	; 0x2b
   82640:	4b2c      	ldr	r3, [pc, #176]	; (826f4 <command_in+0xc8>)
   82642:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   82644:	4829      	ldr	r0, [pc, #164]	; (826ec <command_in+0xc0>)
   82646:	4b2c      	ldr	r3, [pc, #176]	; (826f8 <command_in+0xcc>)
   82648:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   8264a:	482c      	ldr	r0, [pc, #176]	; (826fc <command_in+0xd0>)
   8264c:	4b2a      	ldr	r3, [pc, #168]	; (826f8 <command_in+0xcc>)
   8264e:	4798      	blx	r3

	/* Init CAN1 Mailbox 0 to Reception Mailbox. */
	reset_mailbox_conf(&can0_mailbox);
   82650:	482b      	ldr	r0, [pc, #172]	; (82700 <command_in+0xd4>)
   82652:	4b2c      	ldr	r3, [pc, #176]	; (82704 <command_in+0xd8>)
   82654:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 1;
   82656:	4b2c      	ldr	r3, [pc, #176]	; (82708 <command_in+0xdc>)
   82658:	2201      	movs	r2, #1
   8265a:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   8265c:	4b2a      	ldr	r3, [pc, #168]	; (82708 <command_in+0xdc>)
   8265e:	2201      	movs	r2, #1
   82660:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk;
   82662:	4b29      	ldr	r3, [pc, #164]	; (82708 <command_in+0xdc>)
   82664:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   82668:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(7);
   8266a:	4b27      	ldr	r3, [pc, #156]	; (82708 <command_in+0xdc>)
   8266c:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
   82670:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   82672:	4822      	ldr	r0, [pc, #136]	; (826fc <command_in+0xd0>)
   82674:	4924      	ldr	r1, [pc, #144]	; (82708 <command_in+0xdc>)
   82676:	4b25      	ldr	r3, [pc, #148]	; (8270c <command_in+0xe0>)
   82678:	4798      	blx	r3

	/* Init CAN0 Mailbox 0 to Transmit Mailbox. */
	reset_mailbox_conf(&can0_mailbox);
   8267a:	4821      	ldr	r0, [pc, #132]	; (82700 <command_in+0xd4>)
   8267c:	4b21      	ldr	r3, [pc, #132]	; (82704 <command_in+0xd8>)
   8267e:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 1;
   82680:	4b1f      	ldr	r3, [pc, #124]	; (82700 <command_in+0xd4>)
   82682:	2201      	movs	r2, #1
   82684:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   82686:	4b1e      	ldr	r3, [pc, #120]	; (82700 <command_in+0xd4>)
   82688:	2203      	movs	r2, #3
   8268a:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 15;
   8268c:	4b1c      	ldr	r3, [pc, #112]	; (82700 <command_in+0xd4>)
   8268e:	220f      	movs	r2, #15
   82690:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   82692:	4b1b      	ldr	r3, [pc, #108]	; (82700 <command_in+0xd4>)
   82694:	2200      	movs	r2, #0
   82696:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   82698:	4b19      	ldr	r3, [pc, #100]	; (82700 <command_in+0xd4>)
   8269a:	2200      	movs	r2, #0
   8269c:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   8269e:	4813      	ldr	r0, [pc, #76]	; (826ec <command_in+0xc0>)
   826a0:	4917      	ldr	r1, [pc, #92]	; (82700 <command_in+0xd4>)
   826a2:	4b1a      	ldr	r3, [pc, #104]	; (8270c <command_in+0xe0>)
   826a4:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(7);
   826a6:	4b16      	ldr	r3, [pc, #88]	; (82700 <command_in+0xd4>)
   826a8:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
   826ac:	611a      	str	r2, [r3, #16]
	can0_mailbox.ul_datal = COMMAND_OUT;
   826ae:	4b14      	ldr	r3, [pc, #80]	; (82700 <command_in+0xd4>)
   826b0:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
   826b4:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = CAN_MSG_DUMMY_DATA;
   826b6:	4b12      	ldr	r3, [pc, #72]	; (82700 <command_in+0xd4>)
   826b8:	f04f 32ff 	mov.w	r2, #4294967295
   826bc:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   826be:	4b10      	ldr	r3, [pc, #64]	; (82700 <command_in+0xd4>)
   826c0:	2208      	movs	r2, #8
   826c2:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   826c4:	4809      	ldr	r0, [pc, #36]	; (826ec <command_in+0xc0>)
   826c6:	490e      	ldr	r1, [pc, #56]	; (82700 <command_in+0xd4>)
   826c8:	4b11      	ldr	r3, [pc, #68]	; (82710 <command_in+0xe4>)
   826ca:	4798      	blx	r3

	/* Enable CAN1 mailbox 0 interrupt. */
	can_enable_interrupt(CAN1, CAN_IER_MB1);
   826cc:	480b      	ldr	r0, [pc, #44]	; (826fc <command_in+0xd0>)
   826ce:	2102      	movs	r1, #2
   826d0:	4b10      	ldr	r3, [pc, #64]	; (82714 <command_in+0xe8>)
   826d2:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB1);
   826d4:	4805      	ldr	r0, [pc, #20]	; (826ec <command_in+0xc0>)
   826d6:	2102      	movs	r1, #2
   826d8:	4b0f      	ldr	r3, [pc, #60]	; (82718 <command_in+0xec>)
   826da:	4798      	blx	r3

	/* potentially @non-terminating@ */
	while (!g_ul_recv_status) {
   826dc:	bf00      	nop
   826de:	4b0f      	ldr	r3, [pc, #60]	; (8271c <command_in+0xf0>)
   826e0:	681b      	ldr	r3, [r3, #0]
   826e2:	2b00      	cmp	r3, #0
   826e4:	d0fb      	beq.n	826de <command_in+0xb2>
	}
}
   826e6:	bd80      	pop	{r7, pc}
   826e8:	00080e2d 	.word	0x00080e2d
   826ec:	400b4000 	.word	0x400b4000
   826f0:	00080815 	.word	0x00080815
   826f4:	00082249 	.word	0x00082249
   826f8:	00080b71 	.word	0x00080b71
   826fc:	400b8000 	.word	0x400b8000
   82700:	200705bc 	.word	0x200705bc
   82704:	000825d9 	.word	0x000825d9
   82708:	20070574 	.word	0x20070574
   8270c:	000808d5 	.word	0x000808d5
   82710:	00080ab9 	.word	0x00080ab9
   82714:	000807f9 	.word	0x000807f9
   82718:	00080849 	.word	0x00080849
   8271c:	20070568 	.word	0x20070568

00082720 <save_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and save each of it's elements in a temporary can structure.        */
/************************************************************************/

void save_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   82720:	b480      	push	{r7}
   82722:	b083      	sub	sp, #12
   82724:	af00      	add	r7, sp, #0
   82726:	6078      	str	r0, [r7, #4]
   82728:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/
	
	
	temp->ul_mb_idx		= original->ul_mb_idx;
   8272a:	687b      	ldr	r3, [r7, #4]
   8272c:	681a      	ldr	r2, [r3, #0]
   8272e:	683b      	ldr	r3, [r7, #0]
   82730:	601a      	str	r2, [r3, #0]
	temp->uc_obj_type	= original->uc_obj_type;
   82732:	687b      	ldr	r3, [r7, #4]
   82734:	791a      	ldrb	r2, [r3, #4]
   82736:	683b      	ldr	r3, [r7, #0]
   82738:	711a      	strb	r2, [r3, #4]
	temp->uc_id_ver		= original->uc_id_ver;
   8273a:	687b      	ldr	r3, [r7, #4]
   8273c:	795a      	ldrb	r2, [r3, #5]
   8273e:	683b      	ldr	r3, [r7, #0]
   82740:	715a      	strb	r2, [r3, #5]
	temp->uc_length		= original->uc_length;
   82742:	687b      	ldr	r3, [r7, #4]
   82744:	799a      	ldrb	r2, [r3, #6]
   82746:	683b      	ldr	r3, [r7, #0]
   82748:	719a      	strb	r2, [r3, #6]
	temp->uc_tx_prio	= original->uc_tx_prio;
   8274a:	687b      	ldr	r3, [r7, #4]
   8274c:	79da      	ldrb	r2, [r3, #7]
   8274e:	683b      	ldr	r3, [r7, #0]
   82750:	71da      	strb	r2, [r3, #7]
	temp->ul_status		= original->ul_status;
   82752:	687b      	ldr	r3, [r7, #4]
   82754:	689a      	ldr	r2, [r3, #8]
   82756:	683b      	ldr	r3, [r7, #0]
   82758:	609a      	str	r2, [r3, #8]
	temp->ul_id_msk		= original->ul_id_msk;
   8275a:	687b      	ldr	r3, [r7, #4]
   8275c:	68da      	ldr	r2, [r3, #12]
   8275e:	683b      	ldr	r3, [r7, #0]
   82760:	60da      	str	r2, [r3, #12]
	temp->ul_id			= original->ul_id;
   82762:	687b      	ldr	r3, [r7, #4]
   82764:	691a      	ldr	r2, [r3, #16]
   82766:	683b      	ldr	r3, [r7, #0]
   82768:	611a      	str	r2, [r3, #16]
	temp->ul_fid		= original->ul_fid;
   8276a:	687b      	ldr	r3, [r7, #4]
   8276c:	695a      	ldr	r2, [r3, #20]
   8276e:	683b      	ldr	r3, [r7, #0]
   82770:	615a      	str	r2, [r3, #20]
	temp->ul_datal		= original->ul_datal;
   82772:	687b      	ldr	r3, [r7, #4]
   82774:	699a      	ldr	r2, [r3, #24]
   82776:	683b      	ldr	r3, [r7, #0]
   82778:	619a      	str	r2, [r3, #24]
	temp->ul_datah		= original->ul_datah;
   8277a:	687b      	ldr	r3, [r7, #4]
   8277c:	69da      	ldr	r2, [r3, #28]
   8277e:	683b      	ldr	r3, [r7, #0]
   82780:	61da      	str	r2, [r3, #28]
	
	return;
   82782:	bf00      	nop
}
   82784:	370c      	adds	r7, #12
   82786:	46bd      	mov	sp, r7
   82788:	f85d 7b04 	ldr.w	r7, [sp], #4
   8278c:	4770      	bx	lr
   8278e:	bf00      	nop

00082790 <restore_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and restore each of it's elements from a temporary can structure.   */
/************************************************************************/

void restore_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   82790:	b480      	push	{r7}
   82792:	b083      	sub	sp, #12
   82794:	af00      	add	r7, sp, #0
   82796:	6078      	str	r0, [r7, #4]
   82798:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/	
	
	original->ul_mb_idx		= temp->ul_mb_idx; 
   8279a:	683b      	ldr	r3, [r7, #0]
   8279c:	681a      	ldr	r2, [r3, #0]
   8279e:	687b      	ldr	r3, [r7, #4]
   827a0:	601a      	str	r2, [r3, #0]
	original->uc_obj_type	= temp->uc_obj_type;
   827a2:	683b      	ldr	r3, [r7, #0]
   827a4:	791a      	ldrb	r2, [r3, #4]
   827a6:	687b      	ldr	r3, [r7, #4]
   827a8:	711a      	strb	r2, [r3, #4]
	original->uc_id_ver		= temp->uc_id_ver;
   827aa:	683b      	ldr	r3, [r7, #0]
   827ac:	795a      	ldrb	r2, [r3, #5]
   827ae:	687b      	ldr	r3, [r7, #4]
   827b0:	715a      	strb	r2, [r3, #5]
	original->uc_length		= temp->uc_length;
   827b2:	683b      	ldr	r3, [r7, #0]
   827b4:	799a      	ldrb	r2, [r3, #6]
   827b6:	687b      	ldr	r3, [r7, #4]
   827b8:	719a      	strb	r2, [r3, #6]
	original->uc_tx_prio	= temp->uc_tx_prio;
   827ba:	683b      	ldr	r3, [r7, #0]
   827bc:	79da      	ldrb	r2, [r3, #7]
   827be:	687b      	ldr	r3, [r7, #4]
   827c0:	71da      	strb	r2, [r3, #7]
	original->ul_status		= temp->ul_status;
   827c2:	683b      	ldr	r3, [r7, #0]
   827c4:	689a      	ldr	r2, [r3, #8]
   827c6:	687b      	ldr	r3, [r7, #4]
   827c8:	609a      	str	r2, [r3, #8]
	original->ul_id_msk		= temp->ul_id_msk;
   827ca:	683b      	ldr	r3, [r7, #0]
   827cc:	68da      	ldr	r2, [r3, #12]
   827ce:	687b      	ldr	r3, [r7, #4]
   827d0:	60da      	str	r2, [r3, #12]
	original->ul_id			= temp->ul_id;
   827d2:	683b      	ldr	r3, [r7, #0]
   827d4:	691a      	ldr	r2, [r3, #16]
   827d6:	687b      	ldr	r3, [r7, #4]
   827d8:	611a      	str	r2, [r3, #16]
	original->ul_fid		= temp->ul_fid;
   827da:	683b      	ldr	r3, [r7, #0]
   827dc:	695a      	ldr	r2, [r3, #20]
   827de:	687b      	ldr	r3, [r7, #4]
   827e0:	615a      	str	r2, [r3, #20]
	original->ul_datal		= temp->ul_datal;
   827e2:	683b      	ldr	r3, [r7, #0]
   827e4:	699a      	ldr	r2, [r3, #24]
   827e6:	687b      	ldr	r3, [r7, #4]
   827e8:	619a      	str	r2, [r3, #24]
	original->ul_datah		= temp->ul_datah;
   827ea:	683b      	ldr	r3, [r7, #0]
   827ec:	69da      	ldr	r2, [r3, #28]
   827ee:	687b      	ldr	r3, [r7, #4]
   827f0:	61da      	str	r2, [r3, #28]
	
	return;
   827f2:	bf00      	nop
}
   827f4:	370c      	adds	r7, #12
   827f6:	46bd      	mov	sp, r7
   827f8:	f85d 7b04 	ldr.w	r7, [sp], #4
   827fc:	4770      	bx	lr
   827fe:	bf00      	nop

00082800 <can_initialize>:
/**
 * \brief Initializes and enables CAN0 & CAN1 tranceivers and clocks. 
 * CAN0/CAN1 mailboxes are reset and interrupts disabled.
 */
void can_initialize(void)
{
   82800:	b580      	push	{r7, lr}
   82802:	b082      	sub	sp, #8
   82804:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk;
	uint32_t x = 1;
   82806:	2301      	movs	r3, #1
   82808:	607b      	str	r3, [r7, #4]

	/* Initialize CAN0 Transceiver. */
	sn65hvd234_set_rs(&can0_transceiver, PIN_CAN0_TR_RS_IDX);
   8280a:	4829      	ldr	r0, [pc, #164]	; (828b0 <can_initialize+0xb0>)
   8280c:	2134      	movs	r1, #52	; 0x34
   8280e:	4b29      	ldr	r3, [pc, #164]	; (828b4 <can_initialize+0xb4>)
   82810:	4798      	blx	r3
	sn65hvd234_set_en(&can0_transceiver, PIN_CAN0_TR_EN_IDX);
   82812:	4827      	ldr	r0, [pc, #156]	; (828b0 <can_initialize+0xb0>)
   82814:	2135      	movs	r1, #53	; 0x35
   82816:	4b28      	ldr	r3, [pc, #160]	; (828b8 <can_initialize+0xb8>)
   82818:	4798      	blx	r3
	/* Enable CAN0 Transceiver. */
	sn65hvd234_disable_low_power(&can0_transceiver);
   8281a:	4825      	ldr	r0, [pc, #148]	; (828b0 <can_initialize+0xb0>)
   8281c:	4b27      	ldr	r3, [pc, #156]	; (828bc <can_initialize+0xbc>)
   8281e:	4798      	blx	r3
	sn65hvd234_enable(&can0_transceiver);
   82820:	4823      	ldr	r0, [pc, #140]	; (828b0 <can_initialize+0xb0>)
   82822:	4b27      	ldr	r3, [pc, #156]	; (828c0 <can_initialize+0xc0>)
   82824:	4798      	blx	r3

	/* Initialize CAN1 Transceiver. */
	sn65hvd234_set_rs(&can1_transceiver, PIN_CAN1_TR_RS_IDX);
   82826:	4827      	ldr	r0, [pc, #156]	; (828c4 <can_initialize+0xc4>)
   82828:	218f      	movs	r1, #143	; 0x8f
   8282a:	4b22      	ldr	r3, [pc, #136]	; (828b4 <can_initialize+0xb4>)
   8282c:	4798      	blx	r3
	sn65hvd234_set_en(&can1_transceiver, PIN_CAN1_TR_EN_IDX);
   8282e:	4825      	ldr	r0, [pc, #148]	; (828c4 <can_initialize+0xc4>)
   82830:	2190      	movs	r1, #144	; 0x90
   82832:	4b21      	ldr	r3, [pc, #132]	; (828b8 <can_initialize+0xb8>)
   82834:	4798      	blx	r3
	/* Enable CAN1 Transceiver. */
	sn65hvd234_disable_low_power(&can1_transceiver);
   82836:	4823      	ldr	r0, [pc, #140]	; (828c4 <can_initialize+0xc4>)
   82838:	4b20      	ldr	r3, [pc, #128]	; (828bc <can_initialize+0xbc>)
   8283a:	4798      	blx	r3
	sn65hvd234_enable(&can1_transceiver);
   8283c:	4821      	ldr	r0, [pc, #132]	; (828c4 <can_initialize+0xc4>)
   8283e:	4b20      	ldr	r3, [pc, #128]	; (828c0 <can_initialize+0xc0>)
   82840:	4798      	blx	r3

	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
   82842:	202b      	movs	r0, #43	; 0x2b
   82844:	4b20      	ldr	r3, [pc, #128]	; (828c8 <can_initialize+0xc8>)
   82846:	4798      	blx	r3
	pmc_enable_periph_clk(ID_CAN1);
   82848:	202c      	movs	r0, #44	; 0x2c
   8284a:	4b1f      	ldr	r3, [pc, #124]	; (828c8 <can_initialize+0xc8>)
   8284c:	4798      	blx	r3

	ul_sysclk = sysclk_get_cpu_hz();
   8284e:	4b1f      	ldr	r3, [pc, #124]	; (828cc <can_initialize+0xcc>)
   82850:	4798      	blx	r3
   82852:	6038      	str	r0, [r7, #0]
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   82854:	481e      	ldr	r0, [pc, #120]	; (828d0 <can_initialize+0xd0>)
   82856:	6839      	ldr	r1, [r7, #0]
   82858:	22fa      	movs	r2, #250	; 0xfa
   8285a:	4b1e      	ldr	r3, [pc, #120]	; (828d4 <can_initialize+0xd4>)
   8285c:	4798      	blx	r3
   8285e:	4603      	mov	r3, r0
   82860:	2b00      	cmp	r3, #0
   82862:	d021      	beq.n	828a8 <can_initialize+0xa8>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {
   82864:	481c      	ldr	r0, [pc, #112]	; (828d8 <can_initialize+0xd8>)
   82866:	6839      	ldr	r1, [r7, #0]
   82868:	22fa      	movs	r2, #250	; 0xfa
   8286a:	4b1a      	ldr	r3, [pc, #104]	; (828d4 <can_initialize+0xd4>)
   8286c:	4798      	blx	r3
   8286e:	4603      	mov	r3, r0
	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
	pmc_enable_periph_clk(ID_CAN1);

	ul_sysclk = sysclk_get_cpu_hz();
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   82870:	2b00      	cmp	r3, #0
   82872:	d019      	beq.n	828a8 <can_initialize+0xa8>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {

	/* Disable all CAN0 & CAN1 interrupts. */
	can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   82874:	4816      	ldr	r0, [pc, #88]	; (828d0 <can_initialize+0xd0>)
   82876:	f04f 31ff 	mov.w	r1, #4294967295
   8287a:	4b18      	ldr	r3, [pc, #96]	; (828dc <can_initialize+0xdc>)
   8287c:	4798      	blx	r3
	can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   8287e:	4816      	ldr	r0, [pc, #88]	; (828d8 <can_initialize+0xd8>)
   82880:	f04f 31ff 	mov.w	r1, #4294967295
   82884:	4b15      	ldr	r3, [pc, #84]	; (828dc <can_initialize+0xdc>)
   82886:	4798      	blx	r3
		
	NVIC_EnableIRQ(CAN0_IRQn);
   82888:	202b      	movs	r0, #43	; 0x2b
   8288a:	4b15      	ldr	r3, [pc, #84]	; (828e0 <can_initialize+0xe0>)
   8288c:	4798      	blx	r3
	NVIC_EnableIRQ(CAN1_IRQn);
   8288e:	202c      	movs	r0, #44	; 0x2c
   82890:	4b13      	ldr	r3, [pc, #76]	; (828e0 <can_initialize+0xe0>)
   82892:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   82894:	480e      	ldr	r0, [pc, #56]	; (828d0 <can_initialize+0xd0>)
   82896:	4b13      	ldr	r3, [pc, #76]	; (828e4 <can_initialize+0xe4>)
   82898:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   8289a:	480f      	ldr	r0, [pc, #60]	; (828d8 <can_initialize+0xd8>)
   8289c:	4b11      	ldr	r3, [pc, #68]	; (828e4 <can_initialize+0xe4>)
   8289e:	4798      	blx	r3
	
	/* Initialize the CAN0 & CAN1 mailboxes */
	x = can_init_mailboxes(x); // Prevent Random PC jumps to this point.
   828a0:	6878      	ldr	r0, [r7, #4]
   828a2:	4b11      	ldr	r3, [pc, #68]	; (828e8 <can_initialize+0xe8>)
   828a4:	4798      	blx	r3
   828a6:	6078      	str	r0, [r7, #4]
	//configASSERT(x);
	
	
	}
	return;
   828a8:	bf00      	nop
}
   828aa:	3708      	adds	r7, #8
   828ac:	46bd      	mov	sp, r7
   828ae:	bd80      	pop	{r7, pc}
   828b0:	200705fc 	.word	0x200705fc
   828b4:	00080571 	.word	0x00080571
   828b8:	0008058d 	.word	0x0008058d
   828bc:	000805c5 	.word	0x000805c5
   828c0:	000805a9 	.word	0x000805a9
   828c4:	20070594 	.word	0x20070594
   828c8:	00081339 	.word	0x00081339
   828cc:	0008230d 	.word	0x0008230d
   828d0:	400b4000 	.word	0x400b4000
   828d4:	00080731 	.word	0x00080731
   828d8:	400b8000 	.word	0x400b8000
   828dc:	00080815 	.word	0x00080815
   828e0:	00082219 	.word	0x00082219
   828e4:	00080b71 	.word	0x00080b71
   828e8:	000828ed 	.word	0x000828ed

000828ec <can_init_mailboxes>:

uint32_t can_init_mailboxes(uint32_t x)
{
   828ec:	b580      	push	{r7, lr}
   828ee:	b082      	sub	sp, #8
   828f0:	af00      	add	r7, sp, #0
   828f2:	6078      	str	r0, [r7, #4]
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	//configASSERT(x);	//Check if this function was called naturally.
	
	reset_mailbox_conf(&can0_mailbox);
   828f4:	4824      	ldr	r0, [pc, #144]	; (82988 <can_init_mailboxes+0x9c>)
   828f6:	4b25      	ldr	r3, [pc, #148]	; (8298c <can_init_mailboxes+0xa0>)
   828f8:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   828fa:	4b23      	ldr	r3, [pc, #140]	; (82988 <can_init_mailboxes+0x9c>)
   828fc:	2207      	movs	r2, #7
   828fe:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   82900:	4b21      	ldr	r3, [pc, #132]	; (82988 <can_init_mailboxes+0x9c>)
   82902:	2203      	movs	r2, #3
   82904:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 5;		//Transmission Priority (Can be Changed dynamically)
   82906:	4b20      	ldr	r3, [pc, #128]	; (82988 <can_init_mailboxes+0x9c>)
   82908:	2205      	movs	r2, #5
   8290a:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   8290c:	4b1e      	ldr	r3, [pc, #120]	; (82988 <can_init_mailboxes+0x9c>)
   8290e:	2200      	movs	r2, #0
   82910:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   82912:	4b1d      	ldr	r3, [pc, #116]	; (82988 <can_init_mailboxes+0x9c>)
   82914:	2200      	movs	r2, #0
   82916:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   82918:	481d      	ldr	r0, [pc, #116]	; (82990 <can_init_mailboxes+0xa4>)
   8291a:	491b      	ldr	r1, [pc, #108]	; (82988 <can_init_mailboxes+0x9c>)
   8291c:	4b1d      	ldr	r3, [pc, #116]	; (82994 <can_init_mailboxes+0xa8>)
   8291e:	4798      	blx	r3
	
	/* Init CAN1 Mailbox 0 to Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   82920:	481d      	ldr	r0, [pc, #116]	; (82998 <can_init_mailboxes+0xac>)
   82922:	4b1a      	ldr	r3, [pc, #104]	; (8298c <can_init_mailboxes+0xa0>)
   82924:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 0;				// Mailbox 0
   82926:	4b1c      	ldr	r3, [pc, #112]	; (82998 <can_init_mailboxes+0xac>)
   82928:	2200      	movs	r2, #0
   8292a:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   8292c:	4b1a      	ldr	r3, [pc, #104]	; (82998 <can_init_mailboxes+0xac>)
   8292e:	2201      	movs	r2, #1
   82930:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MID_MIDvA_Msk | CAN_MID_MIDvB_Msk;	  // Compare the full 11 bits of the ID in both standard and extended.
   82932:	4b19      	ldr	r3, [pc, #100]	; (82998 <can_init_mailboxes+0xac>)
   82934:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   82938:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(NODE0_ID);					  // The ID of CAN1 MB0 is currently NODE0_ID (standard).
   8293a:	4b17      	ldr	r3, [pc, #92]	; (82998 <can_init_mailboxes+0xac>)
   8293c:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
   82940:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   82942:	4816      	ldr	r0, [pc, #88]	; (8299c <can_init_mailboxes+0xb0>)
   82944:	4914      	ldr	r1, [pc, #80]	; (82998 <can_init_mailboxes+0xac>)
   82946:	4b13      	ldr	r3, [pc, #76]	; (82994 <can_init_mailboxes+0xa8>)
   82948:	4798      	blx	r3
	
	can_enable_interrupt(CAN1, CAN_IER_MB0);
   8294a:	4814      	ldr	r0, [pc, #80]	; (8299c <can_init_mailboxes+0xb0>)
   8294c:	2101      	movs	r1, #1
   8294e:	4b14      	ldr	r3, [pc, #80]	; (829a0 <can_init_mailboxes+0xb4>)
   82950:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 6 to Housekeeping Request Mailbox. */	
	reset_mailbox_conf(&can0_mailbox);
   82952:	480d      	ldr	r0, [pc, #52]	; (82988 <can_init_mailboxes+0x9c>)
   82954:	4b0d      	ldr	r3, [pc, #52]	; (8298c <can_init_mailboxes+0xa0>)
   82956:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 6;			//Mailbox Number 6
   82958:	4b0b      	ldr	r3, [pc, #44]	; (82988 <can_init_mailboxes+0x9c>)
   8295a:	2206      	movs	r2, #6
   8295c:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   8295e:	4b0a      	ldr	r3, [pc, #40]	; (82988 <can_init_mailboxes+0x9c>)
   82960:	2203      	movs	r2, #3
   82962:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = HK_REQUEST_PRIO;		//Transmission Priority (Can be Changed dynamically)
   82964:	4b08      	ldr	r3, [pc, #32]	; (82988 <can_init_mailboxes+0x9c>)
   82966:	2214      	movs	r2, #20
   82968:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   8296a:	4b07      	ldr	r3, [pc, #28]	; (82988 <can_init_mailboxes+0x9c>)
   8296c:	2200      	movs	r2, #0
   8296e:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   82970:	4b05      	ldr	r3, [pc, #20]	; (82988 <can_init_mailboxes+0x9c>)
   82972:	2200      	movs	r2, #0
   82974:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   82976:	4806      	ldr	r0, [pc, #24]	; (82990 <can_init_mailboxes+0xa4>)
   82978:	4903      	ldr	r1, [pc, #12]	; (82988 <can_init_mailboxes+0x9c>)
   8297a:	4b06      	ldr	r3, [pc, #24]	; (82994 <can_init_mailboxes+0xa8>)
   8297c:	4798      	blx	r3

	return 1;
   8297e:	2301      	movs	r3, #1
}
   82980:	4618      	mov	r0, r3
   82982:	3708      	adds	r7, #8
   82984:	46bd      	mov	sp, r7
   82986:	bd80      	pop	{r7, pc}
   82988:	200705bc 	.word	0x200705bc
   8298c:	000825d9 	.word	0x000825d9
   82990:	400b4000 	.word	0x400b4000
   82994:	000808d5 	.word	0x000808d5
   82998:	20070574 	.word	0x20070574
   8299c:	400b8000 	.word	0x400b8000
   829a0:	000807f9 	.word	0x000807f9

000829a4 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   829a4:	b480      	push	{r7}
   829a6:	b085      	sub	sp, #20
   829a8:	af00      	add	r7, sp, #0
   829aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   829ac:	687b      	ldr	r3, [r7, #4]
   829ae:	f003 0307 	and.w	r3, r3, #7
   829b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   829b4:	4b0c      	ldr	r3, [pc, #48]	; (829e8 <NVIC_SetPriorityGrouping+0x44>)
   829b6:	68db      	ldr	r3, [r3, #12]
   829b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   829ba:	68ba      	ldr	r2, [r7, #8]
   829bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   829c0:	4013      	ands	r3, r2
   829c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   829c4:	68fb      	ldr	r3, [r7, #12]
   829c6:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   829c8:	68bb      	ldr	r3, [r7, #8]
   829ca:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   829cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   829d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   829d4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   829d6:	4b04      	ldr	r3, [pc, #16]	; (829e8 <NVIC_SetPriorityGrouping+0x44>)
   829d8:	68ba      	ldr	r2, [r7, #8]
   829da:	60da      	str	r2, [r3, #12]
}
   829dc:	3714      	adds	r7, #20
   829de:	46bd      	mov	sp, r7
   829e0:	f85d 7b04 	ldr.w	r7, [sp], #4
   829e4:	4770      	bx	lr
   829e6:	bf00      	nop
   829e8:	e000ed00 	.word	0xe000ed00

000829ec <main>:
/*		This is the function that is called when the reset handler		*/
/*		is triggered.													*/
/************************************************************************/

int main(void)
{
   829ec:	b580      	push	{r7, lr}
   829ee:	b082      	sub	sp, #8
   829f0:	af00      	add	r7, sp, #0
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
   829f2:	4b08      	ldr	r3, [pc, #32]	; (82a14 <main+0x28>)
   829f4:	4798      	blx	r3
		housekeep_test2();
	}
#endif
#if PROGRAM_CHOICE == 10
{
	uint32_t data = 0;
   829f6:	2300      	movs	r3, #0
   829f8:	607b      	str	r3, [r7, #4]
	
	pio_set_input(PIOC, ANALOG_IN1, 0x5);	// Enable the pin to being an input.
   829fa:	4807      	ldr	r0, [pc, #28]	; (82a18 <main+0x2c>)
   829fc:	2158      	movs	r1, #88	; 0x58
   829fe:	2205      	movs	r2, #5
   82a00:	4b06      	ldr	r3, [pc, #24]	; (82a1c <main+0x30>)
   82a02:	4798      	blx	r3
	
	pmc_enable_periph_clk(ID_PIOC);			// Enable the PIOC peripheral clock.
   82a04:	200d      	movs	r0, #13
   82a06:	4b06      	ldr	r3, [pc, #24]	; (82a20 <main+0x34>)
   82a08:	4798      	blx	r3
	
	while(1)
	{	
		data = pio_get_pin_value(ANALOG_IN1);
   82a0a:	2058      	movs	r0, #88	; 0x58
   82a0c:	4b05      	ldr	r3, [pc, #20]	; (82a24 <main+0x38>)
   82a0e:	4798      	blx	r3
   82a10:	6078      	str	r0, [r7, #4]
	}
   82a12:	e7fa      	b.n	82a0a <main+0x1e>
   82a14:	00082a29 	.word	0x00082a29
   82a18:	400e1200 	.word	0x400e1200
   82a1c:	00080c61 	.word	0x00080c61
   82a20:	00081339 	.word	0x00081339
   82a24:	00080d8d 	.word	0x00080d8d

00082a28 <prvSetupHardware>:

/**
 * \brief Initializes the hardware.	
 */
static void prvSetupHardware(void)
{
   82a28:	b580      	push	{r7, lr}
   82a2a:	af00      	add	r7, sp, #0
	extern void SystemCoreClockUpdate(void);

	/* ASF function to setup clocking. */
	sysclk_init();
   82a2c:	4b05      	ldr	r3, [pc, #20]	; (82a44 <prvSetupHardware+0x1c>)
   82a2e:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
   82a30:	2000      	movs	r0, #0
   82a32:	4b05      	ldr	r3, [pc, #20]	; (82a48 <prvSetupHardware+0x20>)
   82a34:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   82a36:	4b05      	ldr	r3, [pc, #20]	; (82a4c <prvSetupHardware+0x24>)
   82a38:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   82a3a:	4b05      	ldr	r3, [pc, #20]	; (82a50 <prvSetupHardware+0x28>)
   82a3c:	4798      	blx	r3
	
	/* Initialize CAN-related registers and functions for tests and operation */
	can_initialize();
   82a3e:	4b05      	ldr	r3, [pc, #20]	; (82a54 <prvSetupHardware+0x2c>)
   82a40:	4798      	blx	r3
	
}
   82a42:	bd80      	pop	{r7, pc}
   82a44:	00080431 	.word	0x00080431
   82a48:	000829a5 	.word	0x000829a5
   82a4c:	00080499 	.word	0x00080499
   82a50:	00082a95 	.word	0x00082a95
   82a54:	00082801 	.word	0x00082801

00082a58 <vApplicationStackOverflowHook>:

/**
 * \brief 
 */
void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   82a58:	b580      	push	{r7, lr}
   82a5a:	b082      	sub	sp, #8
   82a5c:	af00      	add	r7, sp, #0
   82a5e:	6078      	str	r0, [r7, #4]
   82a60:	6039      	str	r1, [r7, #0]
	(void)pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   82a62:	4b01      	ldr	r3, [pc, #4]	; (82a68 <vApplicationStackOverflowHook+0x10>)
   82a64:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   82a66:	e7fe      	b.n	82a66 <vApplicationStackOverflowHook+0xe>
   82a68:	000819cd 	.word	0x000819cd

00082a6c <WDT_Handler>:

/**
 * \brief Clears watchdog timer status bit and restarts the counter.
 */
void WDT_Handler(void)
{
   82a6c:	b580      	push	{r7, lr}
   82a6e:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   82a70:	4804      	ldr	r0, [pc, #16]	; (82a84 <WDT_Handler+0x18>)
   82a72:	4b05      	ldr	r3, [pc, #20]	; (82a88 <WDT_Handler+0x1c>)
   82a74:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   82a76:	2055      	movs	r0, #85	; 0x55
   82a78:	4b04      	ldr	r3, [pc, #16]	; (82a8c <WDT_Handler+0x20>)
   82a7a:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   82a7c:	4801      	ldr	r0, [pc, #4]	; (82a84 <WDT_Handler+0x18>)
   82a7e:	4b04      	ldr	r3, [pc, #16]	; (82a90 <WDT_Handler+0x24>)
   82a80:	4798      	blx	r3
}
   82a82:	bd80      	pop	{r7, pc}
   82a84:	400e1a50 	.word	0x400e1a50
   82a88:	000815a9 	.word	0x000815a9
   82a8c:	00080e2d 	.word	0x00080e2d
   82a90:	00081581 	.word	0x00081581

00082a94 <vParTestInitialise>:

/**
 * \brief Initializes the LEDs in the off state.
 */ 
void vParTestInitialise( void )
{
   82a94:	b580      	push	{r7, lr}
   82a96:	b082      	sub	sp, #8
   82a98:	af00      	add	r7, sp, #0
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   82a9a:	2300      	movs	r3, #0
   82a9c:	607b      	str	r3, [r7, #4]
   82a9e:	e00f      	b.n	82ac0 <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   82aa0:	4b0a      	ldr	r3, [pc, #40]	; (82acc <vParTestInitialise+0x38>)
   82aa2:	687a      	ldr	r2, [r7, #4]
   82aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   82aa8:	4618      	mov	r0, r3
   82aaa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82aae:	4b08      	ldr	r3, [pc, #32]	; (82ad0 <vParTestInitialise+0x3c>)
   82ab0:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   82ab2:	6878      	ldr	r0, [r7, #4]
   82ab4:	2100      	movs	r1, #0
   82ab6:	4b07      	ldr	r3, [pc, #28]	; (82ad4 <vParTestInitialise+0x40>)
   82ab8:	4798      	blx	r3
 */ 
void vParTestInitialise( void )
{
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   82aba:	687b      	ldr	r3, [r7, #4]
   82abc:	3301      	adds	r3, #1
   82abe:	607b      	str	r3, [r7, #4]
   82ac0:	687b      	ldr	r3, [r7, #4]
   82ac2:	2b02      	cmp	r3, #2
   82ac4:	d9ec      	bls.n	82aa0 <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   82ac6:	3708      	adds	r7, #8
   82ac8:	46bd      	mov	sp, r7
   82aca:	bd80      	pop	{r7, pc}
   82acc:	00082fa8 	.word	0x00082fa8
   82ad0:	00080e8d 	.word	0x00080e8d
   82ad4:	00082ad9 	.word	0x00082ad9

00082ad8 <vParTestSetLED>:
 						will be inverted.
 * @param xValue:		Boolean value - true to turn LED on,
 *									  - false to turn LED off
 */
void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   82ad8:	b580      	push	{r7, lr}
   82ada:	b082      	sub	sp, #8
   82adc:	af00      	add	r7, sp, #0
   82ade:	6078      	str	r0, [r7, #4]
   82ae0:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   82ae2:	687b      	ldr	r3, [r7, #4]
   82ae4:	2b02      	cmp	r3, #2
   82ae6:	d823      	bhi.n	82b30 <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   82ae8:	687b      	ldr	r3, [r7, #4]
   82aea:	2b00      	cmp	r3, #0
   82aec:	d106      	bne.n	82afc <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   82aee:	683b      	ldr	r3, [r7, #0]
   82af0:	2b00      	cmp	r3, #0
   82af2:	bf14      	ite	ne
   82af4:	2300      	movne	r3, #0
   82af6:	2301      	moveq	r3, #1
   82af8:	b2db      	uxtb	r3, r3
   82afa:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   82afc:	683b      	ldr	r3, [r7, #0]
   82afe:	2b00      	cmp	r3, #0
   82b00:	d00b      	beq.n	82b1a <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   82b02:	4b0d      	ldr	r3, [pc, #52]	; (82b38 <vParTestSetLED+0x60>)
   82b04:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   82b06:	4b0d      	ldr	r3, [pc, #52]	; (82b3c <vParTestSetLED+0x64>)
   82b08:	687a      	ldr	r2, [r7, #4]
   82b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   82b0e:	4618      	mov	r0, r3
   82b10:	4b0b      	ldr	r3, [pc, #44]	; (82b40 <vParTestSetLED+0x68>)
   82b12:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   82b14:	4b0b      	ldr	r3, [pc, #44]	; (82b44 <vParTestSetLED+0x6c>)
   82b16:	4798      	blx	r3
   82b18:	e00a      	b.n	82b30 <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   82b1a:	4b07      	ldr	r3, [pc, #28]	; (82b38 <vParTestSetLED+0x60>)
   82b1c:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   82b1e:	4b07      	ldr	r3, [pc, #28]	; (82b3c <vParTestSetLED+0x64>)
   82b20:	687a      	ldr	r2, [r7, #4]
   82b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   82b26:	4618      	mov	r0, r3
   82b28:	4b07      	ldr	r3, [pc, #28]	; (82b48 <vParTestSetLED+0x70>)
   82b2a:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   82b2c:	4b05      	ldr	r3, [pc, #20]	; (82b44 <vParTestSetLED+0x6c>)
   82b2e:	4798      	blx	r3
		}
	}
}
   82b30:	3708      	adds	r7, #8
   82b32:	46bd      	mov	sp, r7
   82b34:	bd80      	pop	{r7, pc}
   82b36:	bf00      	nop
   82b38:	00081951 	.word	0x00081951
   82b3c:	00082fa8 	.word	0x00082fa8
   82b40:	00080df9 	.word	0x00080df9
   82b44:	00081995 	.word	0x00081995
   82b48:	00080dc5 	.word	0x00080dc5

00082b4c <RTT_Handler>:
/************************************************************************/
/**
 * \brief Real-time timer interrupt handler.
 */
void RTT_Handler(void)
{
   82b4c:	b580      	push	{r7, lr}
   82b4e:	b082      	sub	sp, #8
   82b50:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status */
	ul_status = rtt_get_status(RTT); // Reading the status register clears the interrupt requests.
   82b52:	4812      	ldr	r0, [pc, #72]	; (82b9c <RTT_Handler+0x50>)
   82b54:	4b12      	ldr	r3, [pc, #72]	; (82ba0 <RTT_Handler+0x54>)
   82b56:	4798      	blx	r3
   82b58:	6078      	str	r0, [r7, #4]

	/* Time has changed*/
	pio_toggle_pin(LED0_GPIO);
   82b5a:	203b      	movs	r0, #59	; 0x3b
   82b5c:	4b11      	ldr	r3, [pc, #68]	; (82ba4 <RTT_Handler+0x58>)
   82b5e:	4798      	blx	r3
		
	/* Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
   82b60:	687b      	ldr	r3, [r7, #4]
   82b62:	f003 0301 	and.w	r3, r3, #1
   82b66:	2b00      	cmp	r3, #0
   82b68:	d015      	beq.n	82b96 <RTT_Handler+0x4a>
		g_uc_alarmed = 1;
   82b6a:	4b0f      	ldr	r3, [pc, #60]	; (82ba8 <RTT_Handler+0x5c>)
   82b6c:	2201      	movs	r2, #1
   82b6e:	701a      	strb	r2, [r3, #0]
		pio_toggle_pin(LED1_GPIO);
   82b70:	2055      	movs	r0, #85	; 0x55
   82b72:	4b0c      	ldr	r3, [pc, #48]	; (82ba4 <RTT_Handler+0x58>)
   82b74:	4798      	blx	r3
		rtt_init(RTT, 32768);
   82b76:	4809      	ldr	r0, [pc, #36]	; (82b9c <RTT_Handler+0x50>)
   82b78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82b7c:	4b0b      	ldr	r3, [pc, #44]	; (82bac <RTT_Handler+0x60>)
   82b7e:	4798      	blx	r3
		rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
   82b80:	4806      	ldr	r0, [pc, #24]	; (82b9c <RTT_Handler+0x50>)
   82b82:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   82b86:	4b0a      	ldr	r3, [pc, #40]	; (82bb0 <RTT_Handler+0x64>)
   82b88:	4798      	blx	r3
		rtt_write_alarm_time(RTT, g_ul_new_alarm);
   82b8a:	4b0a      	ldr	r3, [pc, #40]	; (82bb4 <RTT_Handler+0x68>)
   82b8c:	681b      	ldr	r3, [r3, #0]
   82b8e:	4803      	ldr	r0, [pc, #12]	; (82b9c <RTT_Handler+0x50>)
   82b90:	4619      	mov	r1, r3
   82b92:	4b09      	ldr	r3, [pc, #36]	; (82bb8 <RTT_Handler+0x6c>)
   82b94:	4798      	blx	r3
	}
}
   82b96:	3708      	adds	r7, #8
   82b98:	46bd      	mov	sp, r7
   82b9a:	bd80      	pop	{r7, pc}
   82b9c:	400e1a30 	.word	0x400e1a30
   82ba0:	00081439 	.word	0x00081439
   82ba4:	00080e2d 	.word	0x00080e2d
   82ba8:	20070604 	.word	0x20070604
   82bac:	000813bd 	.word	0x000813bd
   82bb0:	000813e1 	.word	0x000813e1
   82bb4:	20070608 	.word	0x20070608
   82bb8:	00081451 	.word	0x00081451

00082bbc <USART0_Handler>:
 * inside an interrupt service routine.  The serial driver used here is *not*
 * intended to represent an efficient implementation.  Real applications should
 * make use of the USARTS peripheral DMA channel (PDC).
 */
void USART0_Handler( void )
{
   82bbc:	b590      	push	{r4, r7, lr}
   82bbe:	b087      	sub	sp, #28
   82bc0:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
   82bc2:	2300      	movs	r3, #0
   82bc4:	60fb      	str	r3, [r7, #12]
	uint8_t ucChar;
	uint32_t ulChar;
	uint32_t ulUSARTStatus, ulUSARTMask;

	ulUSARTStatus = usart_get_status( serUSART_PORT );
   82bc6:	4826      	ldr	r0, [pc, #152]	; (82c60 <USART0_Handler+0xa4>)
   82bc8:	4b26      	ldr	r3, [pc, #152]	; (82c64 <USART0_Handler+0xa8>)
   82bca:	4798      	blx	r3
   82bcc:	6178      	str	r0, [r7, #20]
	ulUSARTMask = usart_get_interrupt_mask( serUSART_PORT );
   82bce:	4824      	ldr	r0, [pc, #144]	; (82c60 <USART0_Handler+0xa4>)
   82bd0:	4b25      	ldr	r3, [pc, #148]	; (82c68 <USART0_Handler+0xac>)
   82bd2:	4798      	blx	r3
   82bd4:	6138      	str	r0, [r7, #16]
	ulUSARTStatus &= ulUSARTMask;
   82bd6:	697a      	ldr	r2, [r7, #20]
   82bd8:	693b      	ldr	r3, [r7, #16]
   82bda:	4013      	ands	r3, r2
   82bdc:	617b      	str	r3, [r7, #20]

	if( ( ulUSARTStatus & US_CSR_TXRDY ) != 0UL )
   82bde:	697b      	ldr	r3, [r7, #20]
   82be0:	f003 0302 	and.w	r3, r3, #2
   82be4:	2b00      	cmp	r3, #0
   82be6:	d017      	beq.n	82c18 <USART0_Handler+0x5c>
	{
		/* The interrupt was caused by the TX register becoming empty.  Are
		there any more characters to transmit? */
		if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
   82be8:	4b20      	ldr	r3, [pc, #128]	; (82c6c <USART0_Handler+0xb0>)
   82bea:	6819      	ldr	r1, [r3, #0]
   82bec:	f107 020b 	add.w	r2, r7, #11
   82bf0:	f107 030c 	add.w	r3, r7, #12
   82bf4:	4608      	mov	r0, r1
   82bf6:	4611      	mov	r1, r2
   82bf8:	461a      	mov	r2, r3
   82bfa:	4b1d      	ldr	r3, [pc, #116]	; (82c70 <USART0_Handler+0xb4>)
   82bfc:	4798      	blx	r3
   82bfe:	4603      	mov	r3, r0
   82c00:	2b01      	cmp	r3, #1
   82c02:	d105      	bne.n	82c10 <USART0_Handler+0x54>
		{
			/* A character was retrieved from the queue so can be sent to the
			USART now. */
			usart_putchar( serUSART_PORT, ( uint32_t ) ucChar );
   82c04:	7afb      	ldrb	r3, [r7, #11]
   82c06:	4816      	ldr	r0, [pc, #88]	; (82c60 <USART0_Handler+0xa4>)
   82c08:	4619      	mov	r1, r3
   82c0a:	4b1a      	ldr	r3, [pc, #104]	; (82c74 <USART0_Handler+0xb8>)
   82c0c:	4798      	blx	r3
   82c0e:	e003      	b.n	82c18 <USART0_Handler+0x5c>
		}
		else
		{
			usart_disable_interrupt( serUSART_PORT, US_IER_TXRDY );
   82c10:	4813      	ldr	r0, [pc, #76]	; (82c60 <USART0_Handler+0xa4>)
   82c12:	2102      	movs	r1, #2
   82c14:	4b18      	ldr	r3, [pc, #96]	; (82c78 <USART0_Handler+0xbc>)
   82c16:	4798      	blx	r3
		}
	}

	if( ( ulUSARTStatus & US_CSR_RXRDY ) != 0UL )
   82c18:	697b      	ldr	r3, [r7, #20]
   82c1a:	f003 0301 	and.w	r3, r3, #1
   82c1e:	2b00      	cmp	r3, #0
   82c20:	d013      	beq.n	82c4a <USART0_Handler+0x8e>
	{
		/* A character has been received on the USART, send it to the Rx
		handler task. */
		usart_getchar( serUSART_PORT, &ulChar );
   82c22:	1d3b      	adds	r3, r7, #4
   82c24:	480e      	ldr	r0, [pc, #56]	; (82c60 <USART0_Handler+0xa4>)
   82c26:	4619      	mov	r1, r3
   82c28:	4b14      	ldr	r3, [pc, #80]	; (82c7c <USART0_Handler+0xc0>)
   82c2a:	4798      	blx	r3
		ucChar = ( uint8_t ) ( ulChar & 0xffUL );
   82c2c:	687b      	ldr	r3, [r7, #4]
   82c2e:	b2db      	uxtb	r3, r3
   82c30:	72fb      	strb	r3, [r7, #11]
		xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
   82c32:	4b13      	ldr	r3, [pc, #76]	; (82c80 <USART0_Handler+0xc4>)
   82c34:	6819      	ldr	r1, [r3, #0]
   82c36:	f107 020b 	add.w	r2, r7, #11
   82c3a:	f107 030c 	add.w	r3, r7, #12
   82c3e:	4608      	mov	r0, r1
   82c40:	4611      	mov	r1, r2
   82c42:	461a      	mov	r2, r3
   82c44:	2300      	movs	r3, #0
   82c46:	4c0f      	ldr	r4, [pc, #60]	; (82c84 <USART0_Handler+0xc8>)
   82c48:	47a0      	blx	r4
	the unblocked task has a priority equal to or higher than the currently
	running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
	will have automatically been set to pdTRUE within the queue send or receive
	function.  portEND_SWITCHING_ISR() will then ensure that this ISR returns
	directly to the higher priority unblocked task. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
   82c4a:	68fb      	ldr	r3, [r7, #12]
   82c4c:	2b00      	cmp	r3, #0
   82c4e:	d003      	beq.n	82c58 <USART0_Handler+0x9c>
   82c50:	4b0d      	ldr	r3, [pc, #52]	; (82c88 <USART0_Handler+0xcc>)
   82c52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82c56:	601a      	str	r2, [r3, #0]
}
   82c58:	371c      	adds	r7, #28
   82c5a:	46bd      	mov	sp, r7
   82c5c:	bd90      	pop	{r4, r7, pc}
   82c5e:	bf00      	nop
   82c60:	40098000 	.word	0x40098000
   82c64:	000814dd 	.word	0x000814dd
   82c68:	000814c5 	.word	0x000814c5
   82c6c:	20070570 	.word	0x20070570
   82c70:	00081bb9 	.word	0x00081bb9
   82c74:	000814f5 	.word	0x000814f5
   82c78:	000814a9 	.word	0x000814a9
   82c7c:	00081539 	.word	0x00081539
   82c80:	2007056c 	.word	0x2007056c
   82c84:	00081abd 	.word	0x00081abd
   82c88:	e000ed04 	.word	0xe000ed04

00082c8c <__libc_init_array>:
   82c8c:	b570      	push	{r4, r5, r6, lr}
   82c8e:	4e0f      	ldr	r6, [pc, #60]	; (82ccc <__libc_init_array+0x40>)
   82c90:	4d0f      	ldr	r5, [pc, #60]	; (82cd0 <__libc_init_array+0x44>)
   82c92:	1b76      	subs	r6, r6, r5
   82c94:	10b6      	asrs	r6, r6, #2
   82c96:	d007      	beq.n	82ca8 <__libc_init_array+0x1c>
   82c98:	3d04      	subs	r5, #4
   82c9a:	2400      	movs	r4, #0
   82c9c:	3401      	adds	r4, #1
   82c9e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82ca2:	4798      	blx	r3
   82ca4:	42a6      	cmp	r6, r4
   82ca6:	d1f9      	bne.n	82c9c <__libc_init_array+0x10>
   82ca8:	4e0a      	ldr	r6, [pc, #40]	; (82cd4 <__libc_init_array+0x48>)
   82caa:	4d0b      	ldr	r5, [pc, #44]	; (82cd8 <__libc_init_array+0x4c>)
   82cac:	f000 f986 	bl	82fbc <_init>
   82cb0:	1b76      	subs	r6, r6, r5
   82cb2:	10b6      	asrs	r6, r6, #2
   82cb4:	d008      	beq.n	82cc8 <__libc_init_array+0x3c>
   82cb6:	3d04      	subs	r5, #4
   82cb8:	2400      	movs	r4, #0
   82cba:	3401      	adds	r4, #1
   82cbc:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82cc0:	4798      	blx	r3
   82cc2:	42a6      	cmp	r6, r4
   82cc4:	d1f9      	bne.n	82cba <__libc_init_array+0x2e>
   82cc6:	bd70      	pop	{r4, r5, r6, pc}
   82cc8:	bd70      	pop	{r4, r5, r6, pc}
   82cca:	bf00      	nop
   82ccc:	00082fc8 	.word	0x00082fc8
   82cd0:	00082fc8 	.word	0x00082fc8
   82cd4:	00082fd0 	.word	0x00082fd0
   82cd8:	00082fc8 	.word	0x00082fc8

00082cdc <memcmp>:
   82cdc:	2a03      	cmp	r2, #3
   82cde:	b470      	push	{r4, r5, r6}
   82ce0:	d928      	bls.n	82d34 <memcmp+0x58>
   82ce2:	ea40 0301 	orr.w	r3, r0, r1
   82ce6:	079b      	lsls	r3, r3, #30
   82ce8:	d013      	beq.n	82d12 <memcmp+0x36>
   82cea:	7805      	ldrb	r5, [r0, #0]
   82cec:	780c      	ldrb	r4, [r1, #0]
   82cee:	42a5      	cmp	r5, r4
   82cf0:	d124      	bne.n	82d3c <memcmp+0x60>
   82cf2:	3a01      	subs	r2, #1
   82cf4:	2300      	movs	r3, #0
   82cf6:	e005      	b.n	82d04 <memcmp+0x28>
   82cf8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   82cfc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82d00:	42a5      	cmp	r5, r4
   82d02:	d11b      	bne.n	82d3c <memcmp+0x60>
   82d04:	4293      	cmp	r3, r2
   82d06:	f103 0301 	add.w	r3, r3, #1
   82d0a:	d1f5      	bne.n	82cf8 <memcmp+0x1c>
   82d0c:	2000      	movs	r0, #0
   82d0e:	bc70      	pop	{r4, r5, r6}
   82d10:	4770      	bx	lr
   82d12:	460c      	mov	r4, r1
   82d14:	4603      	mov	r3, r0
   82d16:	6825      	ldr	r5, [r4, #0]
   82d18:	681e      	ldr	r6, [r3, #0]
   82d1a:	4621      	mov	r1, r4
   82d1c:	42ae      	cmp	r6, r5
   82d1e:	4618      	mov	r0, r3
   82d20:	f104 0404 	add.w	r4, r4, #4
   82d24:	f103 0304 	add.w	r3, r3, #4
   82d28:	d104      	bne.n	82d34 <memcmp+0x58>
   82d2a:	3a04      	subs	r2, #4
   82d2c:	2a03      	cmp	r2, #3
   82d2e:	4618      	mov	r0, r3
   82d30:	4621      	mov	r1, r4
   82d32:	d8f0      	bhi.n	82d16 <memcmp+0x3a>
   82d34:	2a00      	cmp	r2, #0
   82d36:	d1d8      	bne.n	82cea <memcmp+0xe>
   82d38:	4610      	mov	r0, r2
   82d3a:	e7e8      	b.n	82d0e <memcmp+0x32>
   82d3c:	1b28      	subs	r0, r5, r4
   82d3e:	bc70      	pop	{r4, r5, r6}
   82d40:	4770      	bx	lr
   82d42:	bf00      	nop

00082d44 <memcpy>:
   82d44:	4684      	mov	ip, r0
   82d46:	ea41 0300 	orr.w	r3, r1, r0
   82d4a:	f013 0303 	ands.w	r3, r3, #3
   82d4e:	d149      	bne.n	82de4 <memcpy+0xa0>
   82d50:	3a40      	subs	r2, #64	; 0x40
   82d52:	d323      	bcc.n	82d9c <memcpy+0x58>
   82d54:	680b      	ldr	r3, [r1, #0]
   82d56:	6003      	str	r3, [r0, #0]
   82d58:	684b      	ldr	r3, [r1, #4]
   82d5a:	6043      	str	r3, [r0, #4]
   82d5c:	688b      	ldr	r3, [r1, #8]
   82d5e:	6083      	str	r3, [r0, #8]
   82d60:	68cb      	ldr	r3, [r1, #12]
   82d62:	60c3      	str	r3, [r0, #12]
   82d64:	690b      	ldr	r3, [r1, #16]
   82d66:	6103      	str	r3, [r0, #16]
   82d68:	694b      	ldr	r3, [r1, #20]
   82d6a:	6143      	str	r3, [r0, #20]
   82d6c:	698b      	ldr	r3, [r1, #24]
   82d6e:	6183      	str	r3, [r0, #24]
   82d70:	69cb      	ldr	r3, [r1, #28]
   82d72:	61c3      	str	r3, [r0, #28]
   82d74:	6a0b      	ldr	r3, [r1, #32]
   82d76:	6203      	str	r3, [r0, #32]
   82d78:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82d7a:	6243      	str	r3, [r0, #36]	; 0x24
   82d7c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82d7e:	6283      	str	r3, [r0, #40]	; 0x28
   82d80:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82d82:	62c3      	str	r3, [r0, #44]	; 0x2c
   82d84:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82d86:	6303      	str	r3, [r0, #48]	; 0x30
   82d88:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82d8a:	6343      	str	r3, [r0, #52]	; 0x34
   82d8c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82d8e:	6383      	str	r3, [r0, #56]	; 0x38
   82d90:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82d92:	63c3      	str	r3, [r0, #60]	; 0x3c
   82d94:	3040      	adds	r0, #64	; 0x40
   82d96:	3140      	adds	r1, #64	; 0x40
   82d98:	3a40      	subs	r2, #64	; 0x40
   82d9a:	d2db      	bcs.n	82d54 <memcpy+0x10>
   82d9c:	3230      	adds	r2, #48	; 0x30
   82d9e:	d30b      	bcc.n	82db8 <memcpy+0x74>
   82da0:	680b      	ldr	r3, [r1, #0]
   82da2:	6003      	str	r3, [r0, #0]
   82da4:	684b      	ldr	r3, [r1, #4]
   82da6:	6043      	str	r3, [r0, #4]
   82da8:	688b      	ldr	r3, [r1, #8]
   82daa:	6083      	str	r3, [r0, #8]
   82dac:	68cb      	ldr	r3, [r1, #12]
   82dae:	60c3      	str	r3, [r0, #12]
   82db0:	3010      	adds	r0, #16
   82db2:	3110      	adds	r1, #16
   82db4:	3a10      	subs	r2, #16
   82db6:	d2f3      	bcs.n	82da0 <memcpy+0x5c>
   82db8:	320c      	adds	r2, #12
   82dba:	d305      	bcc.n	82dc8 <memcpy+0x84>
   82dbc:	f851 3b04 	ldr.w	r3, [r1], #4
   82dc0:	f840 3b04 	str.w	r3, [r0], #4
   82dc4:	3a04      	subs	r2, #4
   82dc6:	d2f9      	bcs.n	82dbc <memcpy+0x78>
   82dc8:	3204      	adds	r2, #4
   82dca:	d008      	beq.n	82dde <memcpy+0x9a>
   82dcc:	07d2      	lsls	r2, r2, #31
   82dce:	bf1c      	itt	ne
   82dd0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82dd4:	f800 3b01 	strbne.w	r3, [r0], #1
   82dd8:	d301      	bcc.n	82dde <memcpy+0x9a>
   82dda:	880b      	ldrh	r3, [r1, #0]
   82ddc:	8003      	strh	r3, [r0, #0]
   82dde:	4660      	mov	r0, ip
   82de0:	4770      	bx	lr
   82de2:	bf00      	nop
   82de4:	2a08      	cmp	r2, #8
   82de6:	d313      	bcc.n	82e10 <memcpy+0xcc>
   82de8:	078b      	lsls	r3, r1, #30
   82dea:	d0b1      	beq.n	82d50 <memcpy+0xc>
   82dec:	f010 0303 	ands.w	r3, r0, #3
   82df0:	d0ae      	beq.n	82d50 <memcpy+0xc>
   82df2:	f1c3 0304 	rsb	r3, r3, #4
   82df6:	1ad2      	subs	r2, r2, r3
   82df8:	07db      	lsls	r3, r3, #31
   82dfa:	bf1c      	itt	ne
   82dfc:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82e00:	f800 3b01 	strbne.w	r3, [r0], #1
   82e04:	d3a4      	bcc.n	82d50 <memcpy+0xc>
   82e06:	f831 3b02 	ldrh.w	r3, [r1], #2
   82e0a:	f820 3b02 	strh.w	r3, [r0], #2
   82e0e:	e79f      	b.n	82d50 <memcpy+0xc>
   82e10:	3a04      	subs	r2, #4
   82e12:	d3d9      	bcc.n	82dc8 <memcpy+0x84>
   82e14:	3a01      	subs	r2, #1
   82e16:	f811 3b01 	ldrb.w	r3, [r1], #1
   82e1a:	f800 3b01 	strb.w	r3, [r0], #1
   82e1e:	d2f9      	bcs.n	82e14 <memcpy+0xd0>
   82e20:	780b      	ldrb	r3, [r1, #0]
   82e22:	7003      	strb	r3, [r0, #0]
   82e24:	784b      	ldrb	r3, [r1, #1]
   82e26:	7043      	strb	r3, [r0, #1]
   82e28:	788b      	ldrb	r3, [r1, #2]
   82e2a:	7083      	strb	r3, [r0, #2]
   82e2c:	4660      	mov	r0, ip
   82e2e:	4770      	bx	lr

00082e30 <register_fini>:
   82e30:	4b02      	ldr	r3, [pc, #8]	; (82e3c <register_fini+0xc>)
   82e32:	b113      	cbz	r3, 82e3a <register_fini+0xa>
   82e34:	4802      	ldr	r0, [pc, #8]	; (82e40 <register_fini+0x10>)
   82e36:	f000 b805 	b.w	82e44 <atexit>
   82e3a:	4770      	bx	lr
   82e3c:	00000000 	.word	0x00000000
   82e40:	00082e51 	.word	0x00082e51

00082e44 <atexit>:
   82e44:	4601      	mov	r1, r0
   82e46:	2000      	movs	r0, #0
   82e48:	4602      	mov	r2, r0
   82e4a:	4603      	mov	r3, r0
   82e4c:	f000 b818 	b.w	82e80 <__register_exitproc>

00082e50 <__libc_fini_array>:
   82e50:	b538      	push	{r3, r4, r5, lr}
   82e52:	4d09      	ldr	r5, [pc, #36]	; (82e78 <__libc_fini_array+0x28>)
   82e54:	4c09      	ldr	r4, [pc, #36]	; (82e7c <__libc_fini_array+0x2c>)
   82e56:	1b64      	subs	r4, r4, r5
   82e58:	10a4      	asrs	r4, r4, #2
   82e5a:	bf18      	it	ne
   82e5c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82e60:	d005      	beq.n	82e6e <__libc_fini_array+0x1e>
   82e62:	3c01      	subs	r4, #1
   82e64:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82e68:	4798      	blx	r3
   82e6a:	2c00      	cmp	r4, #0
   82e6c:	d1f9      	bne.n	82e62 <__libc_fini_array+0x12>
   82e6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82e72:	f000 b8ad 	b.w	82fd0 <_fini>
   82e76:	bf00      	nop
   82e78:	00082fdc 	.word	0x00082fdc
   82e7c:	00082fe0 	.word	0x00082fe0

00082e80 <__register_exitproc>:
   82e80:	b5f0      	push	{r4, r5, r6, r7, lr}
   82e82:	4c27      	ldr	r4, [pc, #156]	; (82f20 <__register_exitproc+0xa0>)
   82e84:	b085      	sub	sp, #20
   82e86:	6826      	ldr	r6, [r4, #0]
   82e88:	4607      	mov	r7, r0
   82e8a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   82e8e:	2c00      	cmp	r4, #0
   82e90:	d040      	beq.n	82f14 <__register_exitproc+0x94>
   82e92:	6865      	ldr	r5, [r4, #4]
   82e94:	2d1f      	cmp	r5, #31
   82e96:	dd1e      	ble.n	82ed6 <__register_exitproc+0x56>
   82e98:	4822      	ldr	r0, [pc, #136]	; (82f24 <__register_exitproc+0xa4>)
   82e9a:	b918      	cbnz	r0, 82ea4 <__register_exitproc+0x24>
   82e9c:	f04f 30ff 	mov.w	r0, #4294967295
   82ea0:	b005      	add	sp, #20
   82ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82ea4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82ea8:	9103      	str	r1, [sp, #12]
   82eaa:	9202      	str	r2, [sp, #8]
   82eac:	9301      	str	r3, [sp, #4]
   82eae:	f3af 8000 	nop.w
   82eb2:	9903      	ldr	r1, [sp, #12]
   82eb4:	4604      	mov	r4, r0
   82eb6:	9a02      	ldr	r2, [sp, #8]
   82eb8:	9b01      	ldr	r3, [sp, #4]
   82eba:	2800      	cmp	r0, #0
   82ebc:	d0ee      	beq.n	82e9c <__register_exitproc+0x1c>
   82ebe:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   82ec2:	2000      	movs	r0, #0
   82ec4:	6025      	str	r5, [r4, #0]
   82ec6:	6060      	str	r0, [r4, #4]
   82ec8:	4605      	mov	r5, r0
   82eca:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82ece:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   82ed2:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   82ed6:	b93f      	cbnz	r7, 82ee8 <__register_exitproc+0x68>
   82ed8:	1c6b      	adds	r3, r5, #1
   82eda:	2000      	movs	r0, #0
   82edc:	3502      	adds	r5, #2
   82ede:	6063      	str	r3, [r4, #4]
   82ee0:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   82ee4:	b005      	add	sp, #20
   82ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82ee8:	2601      	movs	r6, #1
   82eea:	40ae      	lsls	r6, r5
   82eec:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   82ef0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   82ef4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   82ef8:	2f02      	cmp	r7, #2
   82efa:	ea42 0206 	orr.w	r2, r2, r6
   82efe:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   82f02:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   82f06:	d1e7      	bne.n	82ed8 <__register_exitproc+0x58>
   82f08:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   82f0c:	431e      	orrs	r6, r3
   82f0e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   82f12:	e7e1      	b.n	82ed8 <__register_exitproc+0x58>
   82f14:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   82f18:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   82f1c:	e7b9      	b.n	82e92 <__register_exitproc+0x12>
   82f1e:	bf00      	nop
   82f20:	00082fb8 	.word	0x00082fb8
   82f24:	00000000 	.word	0x00000000

00082f28 <can_bit_time>:
   82f28:	02020308 02094b03 43020303 0303030a     .....K.....C....
   82f38:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   82f48:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   82f58:	05050510 06114504 47040505 06060512     .....E.....G....
   82f68:	06134304 44040606 06060714 08154604     .C.....D.....F..
   82f78:	47040606 07070716 08174404 46040708     ...G.....D.....F
   82f88:	08080718 08194304 44040808              .....C.....D

00082f94 <ucExpectedStackBytes.5295>:
   82f94:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   82fa4:	a5a5a5a5                                ....

00082fa8 <ulLED>:
   82fa8:	00000056 0000003b 00000055 00000043     V...;...U...C...

00082fb8 <_global_impure_ptr>:
   82fb8:	20070010                                ... 

00082fbc <_init>:
   82fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82fbe:	bf00      	nop
   82fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82fc2:	bc08      	pop	{r3}
   82fc4:	469e      	mov	lr, r3
   82fc6:	4770      	bx	lr

00082fc8 <__init_array_start>:
   82fc8:	00082e31 	.word	0x00082e31

00082fcc <__frame_dummy_init_array_entry>:
   82fcc:	00080119                                ....

00082fd0 <_fini>:
   82fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82fd2:	bf00      	nop
   82fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82fd6:	bc08      	pop	{r3}
   82fd8:	469e      	mov	lr, r3
   82fda:	4770      	bx	lr

00082fdc <__fini_array_start>:
   82fdc:	000800f5 	.word	0x000800f5
