/*
 * Copyright (C) 2021 - All Rights Reserved by 
 * filename : imx8mm-fire-pwm1-overlay.dts
 * brief : Device Tree overlay for ebf imx8mm pwm2 device
 * author : embedfire
 * date : 2021-08-01 
 * version : A001
 */


/dts-v1/;
/plugin/;

#include "../imx8mm-pinfunc.h"
#include "dt-bindings/gpio/gpio.h"
#include "dt-bindings/clock/imx8mm-clock.h"



/ {
	fragment@0 {
		target= <&pwm1>;
        __overlay__{
			pinctrl-names = "default";
		    pinctrl-0 = <&pinctrl_pwm1>;
		    status = "okay";
		};
	};

	fragment@1 {
		target= <&pwm2>;
        __overlay__{
			pinctrl-names = "default";
		    pinctrl-0 = <&pinctrl_pwm2>;
		    status = "okay";
		};
	};

	fragment@2 {
		target= <&pwm3>;
        __overlay__{
			pinctrl-names = "default";
		    pinctrl-0 = <&pinctrl_pwm3>;
		    status = "okay";
		};
	};

	fragment@3 {
		target= <&pwm4>;
        __overlay__{
			pinctrl-names = "default";
		    pinctrl-0 = <&pinctrl_pwm4>;
		    status = "okay";
		};
	};

/*
*	pwm1-----GPIO5_IO05
*	pwm2-----GPIO5_IO04
*	pwm3-----GPIO5_IO03
*	pwm4-----GPIO1_IO15
*/
	fragment@4 {
		target= <&iomuxc>;
		__overlay__{
			pinctrl_pwm1: pwm1grp {
				fsl,pins = <
					MX8MM_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT        0x00000116
				>;
			};
			pinctrl_pwm2: pwm2grp {
				fsl,pins = <
					MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT             0x00000116
				>;
			};
			pinctrl_pwm3: pwm3grp {
				fsl,pins = <
					MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT             0x00000116
				>;
			};
			pinctrl_pwm4: pwm4grp {
				fsl,pins = <
					MX8MM_IOMUXC_GPIO1_IO15_PWM4_OUT           0x00000116
				>;
			};
		};
	};
};