// Seed: 324075377
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    output tri   id_2,
    input  uwire id_3
);
  genvar id_5;
  reg id_6, id_7;
  id_8(
      (-1), id_5, id_6, -1
  );
  always
    if (id_0 !== 1)
      while (id_3) begin : LABEL_0
        @(id_8) begin : LABEL_0
          id_7 <= 1;
        end
      end
    else $display;
  wire id_9;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri0 id_3,
    output wire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1
  );
endmodule
