{"vcs1":{"timestamp_begin":1747653743.818334161, "rt":0.16, "ut":0.05, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747653743.173843487}
{"VCS_COMP_START_TIME": 1747653743.173843487}
{"VCS_COMP_END_TIME": 1747653744.021869532}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
