Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May 14 21:28:44 2019
| Host         : DESKTOP-4ICLTEQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ping_pong_rtl_control_sets_placed.rpt
| Design       : ping_pong_rtl
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              55 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------+------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------------------+------------------+------------------+----------------+
|  clk_10Hz/s_clk_div |                           | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG      | reg_ping/E[0]             | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG      | reg_ping/s_cnt0_reg[3][0] | reset_IBUF       |                2 |              4 |
|  clk_100Hz/CLK      |                           | reset_IBUF       |                4 |              9 |
|  clk_IBUF_BUFG      |                           | reset_IBUF       |               12 |             44 |
+---------------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


