// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _update_n_HH_
#define _update_n_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "execute.h"
#include "update_indata.h"
#include "update_outdata.h"
#include "update_n_ctrl_bus_s_axi.h"
#include "update_n_stable_para_m_axi.h"
#include "update_n_input01_m_axi.h"
#include "update_n_input00_m_axi.h"
#include "update_n_output0_s_m_axi.h"
#include "update_n_output1_s_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_STABLE_PARA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_STABLE_PARA_ID_WIDTH = 1,
         unsigned int C_M_AXI_STABLE_PARA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_STABLE_PARA_DATA_WIDTH = 512,
         unsigned int C_M_AXI_STABLE_PARA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_STABLE_PARA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_STABLE_PARA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_STABLE_PARA_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT01_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_INPUT01_ID_WIDTH = 1,
         unsigned int C_M_AXI_INPUT01_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT01_DATA_WIDTH = 1024,
         unsigned int C_M_AXI_INPUT01_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT01_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT01_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT01_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT00_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_INPUT00_ID_WIDTH = 1,
         unsigned int C_M_AXI_INPUT00_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT00_DATA_WIDTH = 1024,
         unsigned int C_M_AXI_INPUT00_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT00_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT00_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT00_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT0_S_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT0_S_ID_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT0_S_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT0_S_DATA_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT0_S_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT0_S_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT0_S_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT0_S_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT1_S_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT1_S_ID_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT1_S_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT1_S_DATA_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT1_S_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT1_S_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT1_S_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT1_S_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_BUS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_BUS_DATA_WIDTH = 32>
struct update_n : public sc_module {
    // Port declarations 245
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_stable_para_AWVALID;
    sc_in< sc_logic > m_axi_stable_para_AWREADY;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_ADDR_WIDTH> > m_axi_stable_para_AWADDR;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_ID_WIDTH> > m_axi_stable_para_AWID;
    sc_out< sc_lv<8> > m_axi_stable_para_AWLEN;
    sc_out< sc_lv<3> > m_axi_stable_para_AWSIZE;
    sc_out< sc_lv<2> > m_axi_stable_para_AWBURST;
    sc_out< sc_lv<2> > m_axi_stable_para_AWLOCK;
    sc_out< sc_lv<4> > m_axi_stable_para_AWCACHE;
    sc_out< sc_lv<3> > m_axi_stable_para_AWPROT;
    sc_out< sc_lv<4> > m_axi_stable_para_AWQOS;
    sc_out< sc_lv<4> > m_axi_stable_para_AWREGION;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_AWUSER_WIDTH> > m_axi_stable_para_AWUSER;
    sc_out< sc_logic > m_axi_stable_para_WVALID;
    sc_in< sc_logic > m_axi_stable_para_WREADY;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_DATA_WIDTH> > m_axi_stable_para_WDATA;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_DATA_WIDTH/8> > m_axi_stable_para_WSTRB;
    sc_out< sc_logic > m_axi_stable_para_WLAST;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_ID_WIDTH> > m_axi_stable_para_WID;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_WUSER_WIDTH> > m_axi_stable_para_WUSER;
    sc_out< sc_logic > m_axi_stable_para_ARVALID;
    sc_in< sc_logic > m_axi_stable_para_ARREADY;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_ADDR_WIDTH> > m_axi_stable_para_ARADDR;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_ID_WIDTH> > m_axi_stable_para_ARID;
    sc_out< sc_lv<8> > m_axi_stable_para_ARLEN;
    sc_out< sc_lv<3> > m_axi_stable_para_ARSIZE;
    sc_out< sc_lv<2> > m_axi_stable_para_ARBURST;
    sc_out< sc_lv<2> > m_axi_stable_para_ARLOCK;
    sc_out< sc_lv<4> > m_axi_stable_para_ARCACHE;
    sc_out< sc_lv<3> > m_axi_stable_para_ARPROT;
    sc_out< sc_lv<4> > m_axi_stable_para_ARQOS;
    sc_out< sc_lv<4> > m_axi_stable_para_ARREGION;
    sc_out< sc_uint<C_M_AXI_STABLE_PARA_ARUSER_WIDTH> > m_axi_stable_para_ARUSER;
    sc_in< sc_logic > m_axi_stable_para_RVALID;
    sc_out< sc_logic > m_axi_stable_para_RREADY;
    sc_in< sc_uint<C_M_AXI_STABLE_PARA_DATA_WIDTH> > m_axi_stable_para_RDATA;
    sc_in< sc_logic > m_axi_stable_para_RLAST;
    sc_in< sc_uint<C_M_AXI_STABLE_PARA_ID_WIDTH> > m_axi_stable_para_RID;
    sc_in< sc_uint<C_M_AXI_STABLE_PARA_RUSER_WIDTH> > m_axi_stable_para_RUSER;
    sc_in< sc_lv<2> > m_axi_stable_para_RRESP;
    sc_in< sc_logic > m_axi_stable_para_BVALID;
    sc_out< sc_logic > m_axi_stable_para_BREADY;
    sc_in< sc_lv<2> > m_axi_stable_para_BRESP;
    sc_in< sc_uint<C_M_AXI_STABLE_PARA_ID_WIDTH> > m_axi_stable_para_BID;
    sc_in< sc_uint<C_M_AXI_STABLE_PARA_BUSER_WIDTH> > m_axi_stable_para_BUSER;
    sc_out< sc_logic > m_axi_input01_AWVALID;
    sc_in< sc_logic > m_axi_input01_AWREADY;
    sc_out< sc_uint<C_M_AXI_INPUT01_ADDR_WIDTH> > m_axi_input01_AWADDR;
    sc_out< sc_uint<C_M_AXI_INPUT01_ID_WIDTH> > m_axi_input01_AWID;
    sc_out< sc_lv<8> > m_axi_input01_AWLEN;
    sc_out< sc_lv<3> > m_axi_input01_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input01_AWBURST;
    sc_out< sc_lv<2> > m_axi_input01_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input01_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input01_AWPROT;
    sc_out< sc_lv<4> > m_axi_input01_AWQOS;
    sc_out< sc_lv<4> > m_axi_input01_AWREGION;
    sc_out< sc_uint<C_M_AXI_INPUT01_AWUSER_WIDTH> > m_axi_input01_AWUSER;
    sc_out< sc_logic > m_axi_input01_WVALID;
    sc_in< sc_logic > m_axi_input01_WREADY;
    sc_out< sc_uint<C_M_AXI_INPUT01_DATA_WIDTH> > m_axi_input01_WDATA;
    sc_out< sc_uint<C_M_AXI_INPUT01_DATA_WIDTH/8> > m_axi_input01_WSTRB;
    sc_out< sc_logic > m_axi_input01_WLAST;
    sc_out< sc_uint<C_M_AXI_INPUT01_ID_WIDTH> > m_axi_input01_WID;
    sc_out< sc_uint<C_M_AXI_INPUT01_WUSER_WIDTH> > m_axi_input01_WUSER;
    sc_out< sc_logic > m_axi_input01_ARVALID;
    sc_in< sc_logic > m_axi_input01_ARREADY;
    sc_out< sc_uint<C_M_AXI_INPUT01_ADDR_WIDTH> > m_axi_input01_ARADDR;
    sc_out< sc_uint<C_M_AXI_INPUT01_ID_WIDTH> > m_axi_input01_ARID;
    sc_out< sc_lv<8> > m_axi_input01_ARLEN;
    sc_out< sc_lv<3> > m_axi_input01_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input01_ARBURST;
    sc_out< sc_lv<2> > m_axi_input01_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input01_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input01_ARPROT;
    sc_out< sc_lv<4> > m_axi_input01_ARQOS;
    sc_out< sc_lv<4> > m_axi_input01_ARREGION;
    sc_out< sc_uint<C_M_AXI_INPUT01_ARUSER_WIDTH> > m_axi_input01_ARUSER;
    sc_in< sc_logic > m_axi_input01_RVALID;
    sc_out< sc_logic > m_axi_input01_RREADY;
    sc_in< sc_uint<C_M_AXI_INPUT01_DATA_WIDTH> > m_axi_input01_RDATA;
    sc_in< sc_logic > m_axi_input01_RLAST;
    sc_in< sc_uint<C_M_AXI_INPUT01_ID_WIDTH> > m_axi_input01_RID;
    sc_in< sc_uint<C_M_AXI_INPUT01_RUSER_WIDTH> > m_axi_input01_RUSER;
    sc_in< sc_lv<2> > m_axi_input01_RRESP;
    sc_in< sc_logic > m_axi_input01_BVALID;
    sc_out< sc_logic > m_axi_input01_BREADY;
    sc_in< sc_lv<2> > m_axi_input01_BRESP;
    sc_in< sc_uint<C_M_AXI_INPUT01_ID_WIDTH> > m_axi_input01_BID;
    sc_in< sc_uint<C_M_AXI_INPUT01_BUSER_WIDTH> > m_axi_input01_BUSER;
    sc_out< sc_logic > m_axi_input00_AWVALID;
    sc_in< sc_logic > m_axi_input00_AWREADY;
    sc_out< sc_uint<C_M_AXI_INPUT00_ADDR_WIDTH> > m_axi_input00_AWADDR;
    sc_out< sc_uint<C_M_AXI_INPUT00_ID_WIDTH> > m_axi_input00_AWID;
    sc_out< sc_lv<8> > m_axi_input00_AWLEN;
    sc_out< sc_lv<3> > m_axi_input00_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input00_AWBURST;
    sc_out< sc_lv<2> > m_axi_input00_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input00_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input00_AWPROT;
    sc_out< sc_lv<4> > m_axi_input00_AWQOS;
    sc_out< sc_lv<4> > m_axi_input00_AWREGION;
    sc_out< sc_uint<C_M_AXI_INPUT00_AWUSER_WIDTH> > m_axi_input00_AWUSER;
    sc_out< sc_logic > m_axi_input00_WVALID;
    sc_in< sc_logic > m_axi_input00_WREADY;
    sc_out< sc_uint<C_M_AXI_INPUT00_DATA_WIDTH> > m_axi_input00_WDATA;
    sc_out< sc_uint<C_M_AXI_INPUT00_DATA_WIDTH/8> > m_axi_input00_WSTRB;
    sc_out< sc_logic > m_axi_input00_WLAST;
    sc_out< sc_uint<C_M_AXI_INPUT00_ID_WIDTH> > m_axi_input00_WID;
    sc_out< sc_uint<C_M_AXI_INPUT00_WUSER_WIDTH> > m_axi_input00_WUSER;
    sc_out< sc_logic > m_axi_input00_ARVALID;
    sc_in< sc_logic > m_axi_input00_ARREADY;
    sc_out< sc_uint<C_M_AXI_INPUT00_ADDR_WIDTH> > m_axi_input00_ARADDR;
    sc_out< sc_uint<C_M_AXI_INPUT00_ID_WIDTH> > m_axi_input00_ARID;
    sc_out< sc_lv<8> > m_axi_input00_ARLEN;
    sc_out< sc_lv<3> > m_axi_input00_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input00_ARBURST;
    sc_out< sc_lv<2> > m_axi_input00_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input00_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input00_ARPROT;
    sc_out< sc_lv<4> > m_axi_input00_ARQOS;
    sc_out< sc_lv<4> > m_axi_input00_ARREGION;
    sc_out< sc_uint<C_M_AXI_INPUT00_ARUSER_WIDTH> > m_axi_input00_ARUSER;
    sc_in< sc_logic > m_axi_input00_RVALID;
    sc_out< sc_logic > m_axi_input00_RREADY;
    sc_in< sc_uint<C_M_AXI_INPUT00_DATA_WIDTH> > m_axi_input00_RDATA;
    sc_in< sc_logic > m_axi_input00_RLAST;
    sc_in< sc_uint<C_M_AXI_INPUT00_ID_WIDTH> > m_axi_input00_RID;
    sc_in< sc_uint<C_M_AXI_INPUT00_RUSER_WIDTH> > m_axi_input00_RUSER;
    sc_in< sc_lv<2> > m_axi_input00_RRESP;
    sc_in< sc_logic > m_axi_input00_BVALID;
    sc_out< sc_logic > m_axi_input00_BREADY;
    sc_in< sc_lv<2> > m_axi_input00_BRESP;
    sc_in< sc_uint<C_M_AXI_INPUT00_ID_WIDTH> > m_axi_input00_BID;
    sc_in< sc_uint<C_M_AXI_INPUT00_BUSER_WIDTH> > m_axi_input00_BUSER;
    sc_out< sc_logic > m_axi_output0_s_AWVALID;
    sc_in< sc_logic > m_axi_output0_s_AWREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_ADDR_WIDTH> > m_axi_output0_s_AWADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_ID_WIDTH> > m_axi_output0_s_AWID;
    sc_out< sc_lv<8> > m_axi_output0_s_AWLEN;
    sc_out< sc_lv<3> > m_axi_output0_s_AWSIZE;
    sc_out< sc_lv<2> > m_axi_output0_s_AWBURST;
    sc_out< sc_lv<2> > m_axi_output0_s_AWLOCK;
    sc_out< sc_lv<4> > m_axi_output0_s_AWCACHE;
    sc_out< sc_lv<3> > m_axi_output0_s_AWPROT;
    sc_out< sc_lv<4> > m_axi_output0_s_AWQOS;
    sc_out< sc_lv<4> > m_axi_output0_s_AWREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_AWUSER_WIDTH> > m_axi_output0_s_AWUSER;
    sc_out< sc_logic > m_axi_output0_s_WVALID;
    sc_in< sc_logic > m_axi_output0_s_WREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_DATA_WIDTH> > m_axi_output0_s_WDATA;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_DATA_WIDTH/8> > m_axi_output0_s_WSTRB;
    sc_out< sc_logic > m_axi_output0_s_WLAST;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_ID_WIDTH> > m_axi_output0_s_WID;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_WUSER_WIDTH> > m_axi_output0_s_WUSER;
    sc_out< sc_logic > m_axi_output0_s_ARVALID;
    sc_in< sc_logic > m_axi_output0_s_ARREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_ADDR_WIDTH> > m_axi_output0_s_ARADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_ID_WIDTH> > m_axi_output0_s_ARID;
    sc_out< sc_lv<8> > m_axi_output0_s_ARLEN;
    sc_out< sc_lv<3> > m_axi_output0_s_ARSIZE;
    sc_out< sc_lv<2> > m_axi_output0_s_ARBURST;
    sc_out< sc_lv<2> > m_axi_output0_s_ARLOCK;
    sc_out< sc_lv<4> > m_axi_output0_s_ARCACHE;
    sc_out< sc_lv<3> > m_axi_output0_s_ARPROT;
    sc_out< sc_lv<4> > m_axi_output0_s_ARQOS;
    sc_out< sc_lv<4> > m_axi_output0_s_ARREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT0_S_ARUSER_WIDTH> > m_axi_output0_s_ARUSER;
    sc_in< sc_logic > m_axi_output0_s_RVALID;
    sc_out< sc_logic > m_axi_output0_s_RREADY;
    sc_in< sc_uint<C_M_AXI_OUTPUT0_S_DATA_WIDTH> > m_axi_output0_s_RDATA;
    sc_in< sc_logic > m_axi_output0_s_RLAST;
    sc_in< sc_uint<C_M_AXI_OUTPUT0_S_ID_WIDTH> > m_axi_output0_s_RID;
    sc_in< sc_uint<C_M_AXI_OUTPUT0_S_RUSER_WIDTH> > m_axi_output0_s_RUSER;
    sc_in< sc_lv<2> > m_axi_output0_s_RRESP;
    sc_in< sc_logic > m_axi_output0_s_BVALID;
    sc_out< sc_logic > m_axi_output0_s_BREADY;
    sc_in< sc_lv<2> > m_axi_output0_s_BRESP;
    sc_in< sc_uint<C_M_AXI_OUTPUT0_S_ID_WIDTH> > m_axi_output0_s_BID;
    sc_in< sc_uint<C_M_AXI_OUTPUT0_S_BUSER_WIDTH> > m_axi_output0_s_BUSER;
    sc_out< sc_logic > m_axi_output1_s_AWVALID;
    sc_in< sc_logic > m_axi_output1_s_AWREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_ADDR_WIDTH> > m_axi_output1_s_AWADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_ID_WIDTH> > m_axi_output1_s_AWID;
    sc_out< sc_lv<8> > m_axi_output1_s_AWLEN;
    sc_out< sc_lv<3> > m_axi_output1_s_AWSIZE;
    sc_out< sc_lv<2> > m_axi_output1_s_AWBURST;
    sc_out< sc_lv<2> > m_axi_output1_s_AWLOCK;
    sc_out< sc_lv<4> > m_axi_output1_s_AWCACHE;
    sc_out< sc_lv<3> > m_axi_output1_s_AWPROT;
    sc_out< sc_lv<4> > m_axi_output1_s_AWQOS;
    sc_out< sc_lv<4> > m_axi_output1_s_AWREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_AWUSER_WIDTH> > m_axi_output1_s_AWUSER;
    sc_out< sc_logic > m_axi_output1_s_WVALID;
    sc_in< sc_logic > m_axi_output1_s_WREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_DATA_WIDTH> > m_axi_output1_s_WDATA;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_DATA_WIDTH/8> > m_axi_output1_s_WSTRB;
    sc_out< sc_logic > m_axi_output1_s_WLAST;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_ID_WIDTH> > m_axi_output1_s_WID;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_WUSER_WIDTH> > m_axi_output1_s_WUSER;
    sc_out< sc_logic > m_axi_output1_s_ARVALID;
    sc_in< sc_logic > m_axi_output1_s_ARREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_ADDR_WIDTH> > m_axi_output1_s_ARADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_ID_WIDTH> > m_axi_output1_s_ARID;
    sc_out< sc_lv<8> > m_axi_output1_s_ARLEN;
    sc_out< sc_lv<3> > m_axi_output1_s_ARSIZE;
    sc_out< sc_lv<2> > m_axi_output1_s_ARBURST;
    sc_out< sc_lv<2> > m_axi_output1_s_ARLOCK;
    sc_out< sc_lv<4> > m_axi_output1_s_ARCACHE;
    sc_out< sc_lv<3> > m_axi_output1_s_ARPROT;
    sc_out< sc_lv<4> > m_axi_output1_s_ARQOS;
    sc_out< sc_lv<4> > m_axi_output1_s_ARREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT1_S_ARUSER_WIDTH> > m_axi_output1_s_ARUSER;
    sc_in< sc_logic > m_axi_output1_s_RVALID;
    sc_out< sc_logic > m_axi_output1_s_RREADY;
    sc_in< sc_uint<C_M_AXI_OUTPUT1_S_DATA_WIDTH> > m_axi_output1_s_RDATA;
    sc_in< sc_logic > m_axi_output1_s_RLAST;
    sc_in< sc_uint<C_M_AXI_OUTPUT1_S_ID_WIDTH> > m_axi_output1_s_RID;
    sc_in< sc_uint<C_M_AXI_OUTPUT1_S_RUSER_WIDTH> > m_axi_output1_s_RUSER;
    sc_in< sc_lv<2> > m_axi_output1_s_RRESP;
    sc_in< sc_logic > m_axi_output1_s_BVALID;
    sc_out< sc_logic > m_axi_output1_s_BREADY;
    sc_in< sc_lv<2> > m_axi_output1_s_BRESP;
    sc_in< sc_uint<C_M_AXI_OUTPUT1_S_ID_WIDTH> > m_axi_output1_s_BID;
    sc_in< sc_uint<C_M_AXI_OUTPUT1_S_BUSER_WIDTH> > m_axi_output1_s_BUSER;
    sc_in< sc_logic > s_axi_ctrl_bus_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_bus_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_ctrl_bus_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_bus_WVALID;
    sc_out< sc_logic > s_axi_ctrl_bus_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_ctrl_bus_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH/8> > s_axi_ctrl_bus_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_bus_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_bus_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_ctrl_bus_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_bus_RVALID;
    sc_in< sc_logic > s_axi_ctrl_bus_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_ctrl_bus_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_bus_RRESP;
    sc_out< sc_logic > s_axi_ctrl_bus_BVALID;
    sc_in< sc_logic > s_axi_ctrl_bus_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_bus_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const12;
    sc_signal< sc_lv<512> > ap_var_for_const8;
    sc_signal< sc_lv<64> > ap_var_for_const9;
    sc_signal< sc_lv<1024> > ap_var_for_const10;
    sc_signal< sc_lv<128> > ap_var_for_const11;


    // Module declarations
    update_n(sc_module_name name);
    SC_HAS_PROCESS(update_n);

    ~update_n();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    update_n_ctrl_bus_s_axi<C_S_AXI_CTRL_BUS_ADDR_WIDTH,C_S_AXI_CTRL_BUS_DATA_WIDTH>* update_n_ctrl_bus_s_axi_U;
    update_n_stable_para_m_axi<0,512,32,5,16,16,16,16,C_M_AXI_STABLE_PARA_ID_WIDTH,C_M_AXI_STABLE_PARA_ADDR_WIDTH,C_M_AXI_STABLE_PARA_DATA_WIDTH,C_M_AXI_STABLE_PARA_AWUSER_WIDTH,C_M_AXI_STABLE_PARA_ARUSER_WIDTH,C_M_AXI_STABLE_PARA_WUSER_WIDTH,C_M_AXI_STABLE_PARA_RUSER_WIDTH,C_M_AXI_STABLE_PARA_BUSER_WIDTH,C_M_AXI_STABLE_PARA_USER_VALUE,C_M_AXI_STABLE_PARA_PROT_VALUE,C_M_AXI_STABLE_PARA_CACHE_VALUE>* update_n_stable_para_m_axi_U;
    update_n_input01_m_axi<0,1024,32,5,16,16,16,16,C_M_AXI_INPUT01_ID_WIDTH,C_M_AXI_INPUT01_ADDR_WIDTH,C_M_AXI_INPUT01_DATA_WIDTH,C_M_AXI_INPUT01_AWUSER_WIDTH,C_M_AXI_INPUT01_ARUSER_WIDTH,C_M_AXI_INPUT01_WUSER_WIDTH,C_M_AXI_INPUT01_RUSER_WIDTH,C_M_AXI_INPUT01_BUSER_WIDTH,C_M_AXI_INPUT01_USER_VALUE,C_M_AXI_INPUT01_PROT_VALUE,C_M_AXI_INPUT01_CACHE_VALUE>* update_n_input01_m_axi_U;
    update_n_input00_m_axi<0,1024,32,5,16,16,16,16,C_M_AXI_INPUT00_ID_WIDTH,C_M_AXI_INPUT00_ADDR_WIDTH,C_M_AXI_INPUT00_DATA_WIDTH,C_M_AXI_INPUT00_AWUSER_WIDTH,C_M_AXI_INPUT00_ARUSER_WIDTH,C_M_AXI_INPUT00_WUSER_WIDTH,C_M_AXI_INPUT00_RUSER_WIDTH,C_M_AXI_INPUT00_BUSER_WIDTH,C_M_AXI_INPUT00_USER_VALUE,C_M_AXI_INPUT00_PROT_VALUE,C_M_AXI_INPUT00_CACHE_VALUE>* update_n_input00_m_axi_U;
    update_n_output0_s_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_OUTPUT0_S_ID_WIDTH,C_M_AXI_OUTPUT0_S_ADDR_WIDTH,C_M_AXI_OUTPUT0_S_DATA_WIDTH,C_M_AXI_OUTPUT0_S_AWUSER_WIDTH,C_M_AXI_OUTPUT0_S_ARUSER_WIDTH,C_M_AXI_OUTPUT0_S_WUSER_WIDTH,C_M_AXI_OUTPUT0_S_RUSER_WIDTH,C_M_AXI_OUTPUT0_S_BUSER_WIDTH,C_M_AXI_OUTPUT0_S_USER_VALUE,C_M_AXI_OUTPUT0_S_PROT_VALUE,C_M_AXI_OUTPUT0_S_CACHE_VALUE>* update_n_output0_s_m_axi_U;
    update_n_output1_s_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_OUTPUT1_S_ID_WIDTH,C_M_AXI_OUTPUT1_S_ADDR_WIDTH,C_M_AXI_OUTPUT1_S_DATA_WIDTH,C_M_AXI_OUTPUT1_S_AWUSER_WIDTH,C_M_AXI_OUTPUT1_S_ARUSER_WIDTH,C_M_AXI_OUTPUT1_S_WUSER_WIDTH,C_M_AXI_OUTPUT1_S_RUSER_WIDTH,C_M_AXI_OUTPUT1_S_BUSER_WIDTH,C_M_AXI_OUTPUT1_S_USER_VALUE,C_M_AXI_OUTPUT1_S_PROT_VALUE,C_M_AXI_OUTPUT1_S_CACHE_VALUE>* update_n_output1_s_m_axi_U;
    execute* grp_execute_fu_594;
    update_indata* grp_update_indata_fu_616;
    update_outdata* grp_update_outdata_fu_629;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<21> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > num;
    sc_signal< sc_lv<32> > num_0_data_reg;
    sc_signal< sc_logic > num_0_vld_reg;
    sc_signal< sc_logic > num_0_ack_out;
    sc_signal< sc_lv<32> > stable_para_offset;
    sc_signal< sc_lv<32> > stable_para_offset_0_data_reg;
    sc_signal< sc_logic > stable_para_offset_0_vld_reg;
    sc_signal< sc_logic > stable_para_offset_0_ack_out;
    sc_signal< sc_lv<32> > input00_V;
    sc_signal< sc_lv<32> > input00_V_0_data_reg;
    sc_signal< sc_logic > input00_V_0_vld_reg;
    sc_signal< sc_logic > input00_V_0_ack_out;
    sc_signal< sc_lv<32> > input01_V;
    sc_signal< sc_lv<32> > input01_V_0_data_reg;
    sc_signal< sc_logic > input01_V_0_vld_reg;
    sc_signal< sc_logic > input01_V_0_ack_out;
    sc_signal< sc_lv<32> > output0_offset;
    sc_signal< sc_lv<32> > output0_offset_0_data_reg;
    sc_signal< sc_logic > output0_offset_0_vld_reg;
    sc_signal< sc_logic > output0_offset_0_ack_out;
    sc_signal< sc_lv<32> > output1_offset;
    sc_signal< sc_lv<32> > output1_offset_0_data_reg;
    sc_signal< sc_logic > output1_offset_0_vld_reg;
    sc_signal< sc_logic > output1_offset_0_ack_out;
    sc_signal< sc_lv<32> > output2_s;
    sc_signal< sc_lv<32> > output2_s_0_data_reg;
    sc_signal< sc_logic > output2_s_0_vld_reg;
    sc_signal< sc_logic > output2_s_0_ack_out;
    sc_signal< sc_lv<32> > output3_s;
    sc_signal< sc_lv<32> > output3_s_0_data_reg;
    sc_signal< sc_logic > output3_s_0_vld_reg;
    sc_signal< sc_logic > output3_s_0_ack_out;
    sc_signal< sc_logic > stable_para_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > stable_para_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_update_indata_fu_616_input00_V_blk_n_AR;
    sc_signal< sc_logic > grp_update_indata_fu_616_input00_V_blk_n_R;
    sc_signal< sc_logic > input01_blk_n_AR;
    sc_signal< sc_logic > input01_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_8_reg_1992;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter4_reg;
    sc_signal< sc_logic > grp_update_indata_fu_616_input01_V_blk_n_AR;
    sc_signal< sc_logic > grp_update_indata_fu_616_input01_V_blk_n_R;
    sc_signal< sc_logic > input00_blk_n_AR;
    sc_signal< sc_logic > input00_blk_n_R;
    sc_signal< sc_logic > grp_update_outdata_fu_629_input01_V_blk_n_AW;
    sc_signal< sc_logic > grp_update_outdata_fu_629_input01_V_blk_n_W;
    sc_signal< sc_logic > grp_update_outdata_fu_629_input01_V_blk_n_B;
    sc_signal< sc_logic > input00_blk_n_AW;
    sc_signal< sc_logic > input00_blk_n_W;
    sc_signal< sc_logic > input00_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter11_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter13_reg;
    sc_signal< sc_logic > output0_s_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > output0_s_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > output0_s_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<1> > tmp_1_reg_2143;
    sc_signal< sc_lv<1> > tmp_1_reg_2143_pp0_iter13_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_2158;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<1> > tmp_4_reg_2158_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter14_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_4_reg_2158_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_2168;
    sc_signal< sc_lv<1> > tmp_5_reg_2168_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_5_reg_2168_pp0_iter13_reg;
    sc_signal< sc_logic > output1_s_blk_n_AW;
    sc_signal< sc_lv<1> > tmp_14_reg_2000;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_2208;
    sc_signal< sc_logic > output1_s_blk_n_W;
    sc_signal< sc_lv<1> > or_cond2_reg_2208_pp0_iter11_reg;
    sc_signal< sc_logic > output1_s_blk_n_B;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond2_reg_2208_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond1_reg_2178;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond1_reg_2178_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_16_reg_2182;
    sc_signal< sc_lv<1> > tmp_16_reg_2182_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_2212;
    sc_signal< sc_lv<1> > tmp_22_reg_2212_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_22_reg_2212_pp0_iter13_reg;
    sc_signal< sc_logic > stable_para_AWREADY;
    sc_signal< sc_logic > stable_para_WREADY;
    sc_signal< sc_logic > stable_para_ARVALID;
    sc_signal< sc_logic > stable_para_ARREADY;
    sc_signal< sc_lv<32> > stable_para_ARADDR;
    sc_signal< sc_logic > stable_para_RVALID;
    sc_signal< sc_logic > stable_para_RREADY;
    sc_signal< sc_lv<512> > stable_para_RDATA;
    sc_signal< sc_logic > stable_para_RLAST;
    sc_signal< sc_lv<1> > stable_para_RID;
    sc_signal< sc_lv<1> > stable_para_RUSER;
    sc_signal< sc_lv<2> > stable_para_RRESP;
    sc_signal< sc_logic > stable_para_BVALID;
    sc_signal< sc_lv<2> > stable_para_BRESP;
    sc_signal< sc_lv<1> > stable_para_BID;
    sc_signal< sc_lv<1> > stable_para_BUSER;
    sc_signal< sc_logic > input01_AWREADY;
    sc_signal< sc_logic > input01_WREADY;
    sc_signal< sc_logic > input01_ARVALID;
    sc_signal< sc_logic > input01_ARREADY;
    sc_signal< sc_logic > input01_RVALID;
    sc_signal< sc_logic > input01_RREADY;
    sc_signal< sc_lv<1024> > input01_RDATA;
    sc_signal< sc_logic > input01_RLAST;
    sc_signal< sc_lv<1> > input01_RID;
    sc_signal< sc_lv<1> > input01_RUSER;
    sc_signal< sc_lv<2> > input01_RRESP;
    sc_signal< sc_logic > input01_BVALID;
    sc_signal< sc_lv<2> > input01_BRESP;
    sc_signal< sc_lv<1> > input01_BID;
    sc_signal< sc_lv<1> > input01_BUSER;
    sc_signal< sc_logic > input00_AWVALID;
    sc_signal< sc_logic > input00_AWREADY;
    sc_signal< sc_logic > input00_WVALID;
    sc_signal< sc_logic > input00_WREADY;
    sc_signal< sc_logic > input00_ARVALID;
    sc_signal< sc_logic > input00_ARREADY;
    sc_signal< sc_logic > input00_RVALID;
    sc_signal< sc_logic > input00_RREADY;
    sc_signal< sc_lv<1024> > input00_RDATA;
    sc_signal< sc_logic > input00_RLAST;
    sc_signal< sc_lv<1> > input00_RID;
    sc_signal< sc_lv<1> > input00_RUSER;
    sc_signal< sc_lv<2> > input00_RRESP;
    sc_signal< sc_logic > input00_BVALID;
    sc_signal< sc_logic > input00_BREADY;
    sc_signal< sc_lv<2> > input00_BRESP;
    sc_signal< sc_lv<1> > input00_BID;
    sc_signal< sc_lv<1> > input00_BUSER;
    sc_signal< sc_logic > output0_s_AWVALID;
    sc_signal< sc_logic > output0_s_AWREADY;
    sc_signal< sc_lv<32> > output0_s_AWADDR;
    sc_signal< sc_logic > output0_s_WVALID;
    sc_signal< sc_logic > output0_s_WREADY;
    sc_signal< sc_lv<32> > output0_s_WDATA;
    sc_signal< sc_logic > output0_s_ARREADY;
    sc_signal< sc_logic > output0_s_RVALID;
    sc_signal< sc_lv<32> > output0_s_RDATA;
    sc_signal< sc_logic > output0_s_RLAST;
    sc_signal< sc_lv<1> > output0_s_RID;
    sc_signal< sc_lv<1> > output0_s_RUSER;
    sc_signal< sc_lv<2> > output0_s_RRESP;
    sc_signal< sc_logic > output0_s_BVALID;
    sc_signal< sc_logic > output0_s_BREADY;
    sc_signal< sc_lv<2> > output0_s_BRESP;
    sc_signal< sc_lv<1> > output0_s_BID;
    sc_signal< sc_lv<1> > output0_s_BUSER;
    sc_signal< sc_logic > output1_s_AWVALID;
    sc_signal< sc_logic > output1_s_AWREADY;
    sc_signal< sc_lv<32> > output1_s_AWADDR;
    sc_signal< sc_logic > output1_s_WVALID;
    sc_signal< sc_logic > output1_s_WREADY;
    sc_signal< sc_lv<32> > output1_s_WDATA;
    sc_signal< sc_logic > output1_s_ARREADY;
    sc_signal< sc_logic > output1_s_RVALID;
    sc_signal< sc_lv<32> > output1_s_RDATA;
    sc_signal< sc_logic > output1_s_RLAST;
    sc_signal< sc_lv<1> > output1_s_RID;
    sc_signal< sc_lv<1> > output1_s_RUSER;
    sc_signal< sc_lv<2> > output1_s_RRESP;
    sc_signal< sc_logic > output1_s_BVALID;
    sc_signal< sc_logic > output1_s_BREADY;
    sc_signal< sc_lv<2> > output1_s_BRESP;
    sc_signal< sc_lv<1> > output1_s_BID;
    sc_signal< sc_lv<1> > output1_s_BUSER;
    sc_signal< sc_lv<30> > i_reg_462;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter1_reg;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter11;
    sc_signal< sc_logic > ap_sig_ioackin_output0_s_AWREADY;
    sc_signal< bool > ap_predicate_op374_writereq_state34;
    sc_signal< sc_logic > ap_sig_ioackin_output1_s_AWREADY;
    sc_signal< bool > ap_predicate_op375_writereq_state34;
    sc_signal< bool > ap_predicate_op376_writereq_state34;
    sc_signal< bool > ap_block_state34_io;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter12;
    sc_signal< sc_logic > ap_sig_ioackin_output0_s_WREADY;
    sc_signal< bool > ap_predicate_op402_write_state36;
    sc_signal< bool > ap_predicate_op403_write_state36;
    sc_signal< sc_logic > ap_sig_ioackin_output1_s_WREADY;
    sc_signal< bool > ap_predicate_op406_write_state36;
    sc_signal< bool > ap_predicate_op407_write_state36;
    sc_signal< bool > ap_block_state36_io;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter13;
    sc_signal< bool > ap_predicate_op433_writeresp_state40;
    sc_signal< bool > ap_predicate_op436_writeresp_state40;
    sc_signal< bool > ap_predicate_op437_writeresp_state40;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter2_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter3_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter4_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter5_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter6_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter7_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter8_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter9_reg;
    sc_signal< sc_lv<30> > i_reg_462_pp0_iter10_reg;
    sc_signal< sc_lv<256> > num_o_reg_474;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state29_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter10;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter11;
    sc_signal< bool > ap_predicate_op393_write_state35;
    sc_signal< bool > ap_predicate_op394_writereq_state35;
    sc_signal< bool > ap_predicate_op395_writereq_state35;
    sc_signal< bool > ap_predicate_op396_write_state35;
    sc_signal< bool > ap_predicate_op397_write_state35;
    sc_signal< bool > ap_predicate_op398_writereq_state35;
    sc_signal< bool > ap_predicate_op399_writereq_state35;
    sc_signal< bool > ap_block_state35_io;
    sc_signal< bool > ap_block_state37_pp0_stage1_iter12;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter13;
    sc_signal< bool > ap_predicate_op440_writeresp_state41;
    sc_signal< bool > ap_predicate_op441_writeresp_state41;
    sc_signal< bool > ap_predicate_op442_writeresp_state41;
    sc_signal< bool > ap_predicate_op443_writeresp_state41;
    sc_signal< bool > ap_block_state41_pp0_stage1_iter14;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<256> > num_o_7_reg_579;
    sc_signal< sc_lv<256> > reg_760;
    sc_signal< bool > ap_block_state10;
    sc_signal< sc_lv<256> > reg_764;
    sc_signal< sc_lv<256> > reg_768;
    sc_signal< sc_lv<256> > reg_772;
    sc_signal< sc_lv<256> > reg_776;
    sc_signal< sc_lv<256> > reg_780;
    sc_signal< sc_lv<256> > reg_784;
    sc_signal< sc_lv<32> > reg_788;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_4_fu_1434_p2;
    sc_signal< sc_lv<32> > reg_788_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_5_fu_1482_p2;
    sc_signal< sc_lv<32> > reg_794;
    sc_signal< sc_lv<1> > tmp_16_fu_1551_p2;
    sc_signal< sc_lv<1> > or_cond1_fu_1536_p2;
    sc_signal< sc_lv<30> > output3_1_reg_1822;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<30> > output2_1_reg_1828;
    sc_signal< sc_lv<30> > output1_offset9_reg_1834;
    sc_signal< sc_lv<30> > output0_offset7_reg_1840;
    sc_signal< sc_lv<25> > input01_V5_reg_1846;
    sc_signal< sc_lv<25> > input00_V3_reg_1852;
    sc_signal< sc_lv<26> > stable_para_offset1_reg_1857;
    sc_signal< sc_lv<30> > time_s_fu_955_p3;
    sc_signal< sc_lv<30> > time_s_reg_1862;
    sc_signal< sc_lv<1> > tmp_fu_1009_p2;
    sc_signal< sc_lv<1> > tmp_reg_1867;
    sc_signal< sc_lv<1> > tmp_7_fu_1021_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_1873;
    sc_signal< sc_lv<1> > icmp_fu_1037_p2;
    sc_signal< sc_lv<1> > icmp_reg_1878;
    sc_signal< sc_logic > ap_sig_ioackin_stable_para_ARREADY;
    sc_signal< sc_lv<33> > tmp_9_cast_fu_1056_p1;
    sc_signal< sc_lv<33> > tmp_9_cast_reg_1889;
    sc_signal< sc_lv<32> > output1_addr_reg_1894;
    sc_signal< sc_lv<33> > tmp_25_cast_fu_1068_p1;
    sc_signal< sc_lv<33> > tmp_25_cast_reg_1901;
    sc_signal< sc_lv<32> > output1_addr_1_reg_1907;
    sc_signal< sc_lv<33> > tmp_26_cast_fu_1080_p1;
    sc_signal< sc_lv<33> > tmp_26_cast_reg_1913;
    sc_signal< sc_lv<32> > output0_addr_reg_1919;
    sc_signal< sc_lv<33> > tmp_27_cast_fu_1092_p1;
    sc_signal< sc_lv<33> > tmp_27_cast_reg_1925;
    sc_signal< sc_lv<32> > output0_addr_1_reg_1930;
    sc_signal< sc_lv<32> > P20_s_fu_1105_p1;
    sc_signal< sc_lv<32> > P20_s_reg_1936;
    sc_signal< sc_lv<32> > P22_s_fu_1119_p1;
    sc_signal< sc_lv<32> > P22_s_reg_1941;
    sc_signal< sc_lv<32> > P21ex_s_fu_1133_p1;
    sc_signal< sc_lv<32> > P21ex_s_reg_1946;
    sc_signal< sc_lv<32> > P21in_s_fu_1147_p1;
    sc_signal< sc_lv<32> > P21in_s_reg_1951;
    sc_signal< sc_lv<32> > P11ex_s_fu_1161_p1;
    sc_signal< sc_lv<32> > P11ex_s_reg_1956;
    sc_signal< sc_lv<32> > P11in_s_fu_1175_p1;
    sc_signal< sc_lv<32> > P11in_s_reg_1961;
    sc_signal< sc_lv<32> > Theta_s_fu_1189_p1;
    sc_signal< sc_lv<32> > Theta_s_reg_1966;
    sc_signal< sc_lv<32> > RefractoryCounts_s_fu_1203_p1;
    sc_signal< sc_lv<32> > RefractoryCounts_s_reg_1971;
    sc_signal< sc_lv<32> > V_reset_s_fu_1217_p1;
    sc_signal< sc_lv<32> > V_reset_s_reg_1976;
    sc_signal< sc_lv<31> > time_2_fu_1230_p3;
    sc_signal< sc_lv<31> > time_2_reg_1981;
    sc_signal< sc_lv<31> > tmp_6_fu_1237_p2;
    sc_signal< sc_lv<31> > tmp_6_reg_1986;
    sc_signal< sc_lv<1> > tmp_8_fu_1247_p2;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_1992_pp0_iter12_reg;
    sc_signal< sc_lv<1> > brmerge_fu_1257_p2;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter1_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter2_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter3_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter4_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter5_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter6_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter7_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter8_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter9_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter12_reg;
    sc_signal< sc_lv<1> > brmerge_reg_1996_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_14_fu_1262_p2;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_14_reg_2000_pp0_iter12_reg;
    sc_signal< sc_lv<30> > i_1_fu_1267_p2;
    sc_signal< sc_lv<30> > i_1_reg_2004;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_41_fu_1273_p1;
    sc_signal< sc_lv<1> > tmp_41_reg_2009;
    sc_signal< sc_lv<1> > tmp_41_reg_2009_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_41_reg_2009_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_41_reg_2009_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_41_reg_2009_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_41_reg_2009_pp0_iter9_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > tmp_1_fu_1372_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_2143_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_1_reg_2143_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_49_fu_1378_p1;
    sc_signal< sc_lv<32> > tmp_49_reg_2147;
    sc_signal< sc_lv<32> > output0_addr_2_reg_2152;
    sc_signal< sc_lv<1> > tmp_4_reg_2158_pp0_iter12_reg;
    sc_signal< sc_lv<32> > output0_addr_3_reg_2162;
    sc_signal< sc_lv<1> > tmp_5_reg_2168_pp0_iter12_reg;
    sc_signal< sc_lv<32> > output0_addr_4_reg_2172;
    sc_signal< sc_lv<1> > or_cond1_reg_2178_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond1_reg_2178_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_16_reg_2182_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_16_reg_2182_pp0_iter12_reg;
    sc_signal< sc_lv<32> > output1_addr_3_reg_2186;
    sc_signal< sc_lv<256> > num_o_9_fu_1576_p5;
    sc_signal< sc_lv<32> > output1_addr_2_reg_2197;
    sc_signal< sc_lv<256> > num_o_8_fu_1607_p5;
    sc_signal< sc_lv<1> > or_cond2_fu_1635_p2;
    sc_signal< sc_lv<1> > or_cond2_reg_2208_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_22_fu_1650_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_2212_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_65_reg_2216;
    sc_signal< sc_lv<32> > tmp_65_reg_2216_pp0_iter11_reg;
    sc_signal< sc_lv<32> > grp_fu_750_p4;
    sc_signal< sc_lv<32> > tmp_64_reg_2221;
    sc_signal< sc_lv<32> > output1_addr_4_reg_2226;
    sc_signal< sc_lv<32> > tmp_47_fu_1704_p1;
    sc_signal< sc_lv<32> > tmp_47_reg_2232;
    sc_signal< bool > ap_block_state42_io;
    sc_signal< sc_lv<32> > tmp_44_reg_2237;
    sc_signal< sc_lv<32> > tmp_45_reg_2242;
    sc_signal< sc_lv<32> > tmp_46_reg_2247;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter10_state33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<30> > grp_execute_fu_594_i;
    sc_signal< sc_lv<256> > grp_execute_fu_594_weighted_spikes_ex_s;
    sc_signal< sc_lv<256> > grp_execute_fu_594_weighted_spikes_in_s;
    sc_signal< sc_lv<256> > grp_execute_fu_594_I_e_read;
    sc_signal< sc_lv<256> > grp_execute_fu_594_i_syn_ex_read;
    sc_signal< sc_lv<256> > grp_execute_fu_594_i_syn_in_read;
    sc_signal< sc_lv<256> > grp_execute_fu_594_r_ref_read;
    sc_signal< sc_lv<256> > grp_execute_fu_594_V_m_read;
    sc_signal< sc_lv<256> > grp_execute_fu_594_ap_return_0;
    sc_signal< sc_lv<256> > grp_execute_fu_594_ap_return_1;
    sc_signal< sc_lv<256> > grp_execute_fu_594_ap_return_2;
    sc_signal< sc_lv<256> > grp_execute_fu_594_ap_return_3;
    sc_signal< sc_lv<256> > grp_execute_fu_594_ap_return_4;
    sc_signal< sc_lv<256> > grp_execute_fu_594_ap_return_5;
    sc_signal< sc_logic > grp_execute_fu_594_ap_ce;
    sc_signal< bool > ap_predicate_op224_call_state20;
    sc_signal< bool > ap_predicate_op253_call_state22;
    sc_signal< bool > ap_predicate_op243_call_state21;
    sc_signal< sc_logic > grp_update_indata_fu_616_ap_start;
    sc_signal< sc_logic > grp_update_indata_fu_616_ap_done;
    sc_signal< sc_logic > grp_update_indata_fu_616_ap_idle;
    sc_signal< sc_logic > grp_update_indata_fu_616_ap_ready;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input00_V_AWVALID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input00_V_AWADDR;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input00_V_AWID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input00_V_AWLEN;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input00_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input00_V_AWBURST;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input00_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input00_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input00_V_AWPROT;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input00_V_AWQOS;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input00_V_AWREGION;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input00_V_AWUSER;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input00_V_WVALID;
    sc_signal< sc_lv<1024> > grp_update_indata_fu_616_m_axi_input00_V_WDATA;
    sc_signal< sc_lv<128> > grp_update_indata_fu_616_m_axi_input00_V_WSTRB;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input00_V_WLAST;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input00_V_WID;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input00_V_WUSER;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input00_V_ARVALID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input00_V_ARADDR;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input00_V_ARID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input00_V_ARLEN;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input00_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input00_V_ARBURST;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input00_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input00_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input00_V_ARPROT;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input00_V_ARQOS;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input00_V_ARREGION;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input00_V_ARUSER;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input00_V_RREADY;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input00_V_BREADY;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input01_V_AWVALID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input01_V_AWADDR;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input01_V_AWID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input01_V_AWLEN;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input01_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input01_V_AWBURST;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input01_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input01_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input01_V_AWPROT;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input01_V_AWQOS;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input01_V_AWREGION;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input01_V_AWUSER;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input01_V_WVALID;
    sc_signal< sc_lv<1024> > grp_update_indata_fu_616_m_axi_input01_V_WDATA;
    sc_signal< sc_lv<128> > grp_update_indata_fu_616_m_axi_input01_V_WSTRB;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input01_V_WLAST;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input01_V_WID;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input01_V_WUSER;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input01_V_ARVALID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input01_V_ARADDR;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input01_V_ARID;
    sc_signal< sc_lv<32> > grp_update_indata_fu_616_m_axi_input01_V_ARLEN;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input01_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input01_V_ARBURST;
    sc_signal< sc_lv<2> > grp_update_indata_fu_616_m_axi_input01_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input01_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_update_indata_fu_616_m_axi_input01_V_ARPROT;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input01_V_ARQOS;
    sc_signal< sc_lv<4> > grp_update_indata_fu_616_m_axi_input01_V_ARREGION;
    sc_signal< sc_lv<1> > grp_update_indata_fu_616_m_axi_input01_V_ARUSER;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input01_V_RREADY;
    sc_signal< sc_logic > grp_update_indata_fu_616_m_axi_input01_V_BREADY;
    sc_signal< sc_logic > grp_update_indata_fu_616_ap_ce;
    sc_signal< sc_lv<30> > grp_update_indata_fu_616_i;
    sc_signal< sc_lv<25> > grp_update_indata_fu_616_input00_V_offset;
    sc_signal< sc_lv<25> > grp_update_indata_fu_616_input01_V_offset;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_0;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_1;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_2;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_3;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_4;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_5;
    sc_signal< sc_lv<256> > grp_update_indata_fu_616_ap_return_6;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_update_outdata_fu_629_ap_start;
    sc_signal< sc_logic > grp_update_outdata_fu_629_ap_done;
    sc_signal< sc_logic > grp_update_outdata_fu_629_ap_idle;
    sc_signal< sc_logic > grp_update_outdata_fu_629_ap_ready;
    sc_signal< sc_logic > grp_update_outdata_fu_629_m_axi_input01_V_AWVALID;
    sc_signal< sc_lv<32> > grp_update_outdata_fu_629_m_axi_input01_V_AWADDR;
    sc_signal< sc_lv<1> > grp_update_outdata_fu_629_m_axi_input01_V_AWID;
    sc_signal< sc_lv<32> > grp_update_outdata_fu_629_m_axi_input01_V_AWLEN;
    sc_signal< sc_lv<3> > grp_update_outdata_fu_629_m_axi_input01_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_update_outdata_fu_629_m_axi_input01_V_AWBURST;
    sc_signal< sc_lv<2> > grp_update_outdata_fu_629_m_axi_input01_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_update_outdata_fu_629_m_axi_input01_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_update_outdata_fu_629_m_axi_input01_V_AWPROT;
    sc_signal< sc_lv<4> > grp_update_outdata_fu_629_m_axi_input01_V_AWQOS;
    sc_signal< sc_lv<4> > grp_update_outdata_fu_629_m_axi_input01_V_AWREGION;
    sc_signal< sc_lv<1> > grp_update_outdata_fu_629_m_axi_input01_V_AWUSER;
    sc_signal< sc_logic > grp_update_outdata_fu_629_m_axi_input01_V_WVALID;
    sc_signal< sc_lv<1024> > grp_update_outdata_fu_629_m_axi_input01_V_WDATA;
    sc_signal< sc_lv<128> > grp_update_outdata_fu_629_m_axi_input01_V_WSTRB;
    sc_signal< sc_logic > grp_update_outdata_fu_629_m_axi_input01_V_WLAST;
    sc_signal< sc_lv<1> > grp_update_outdata_fu_629_m_axi_input01_V_WID;
    sc_signal< sc_lv<1> > grp_update_outdata_fu_629_m_axi_input01_V_WUSER;
    sc_signal< sc_logic > grp_update_outdata_fu_629_m_axi_input01_V_ARVALID;
    sc_signal< sc_lv<32> > grp_update_outdata_fu_629_m_axi_input01_V_ARADDR;
    sc_signal< sc_lv<1> > grp_update_outdata_fu_629_m_axi_input01_V_ARID;
    sc_signal< sc_lv<32> > grp_update_outdata_fu_629_m_axi_input01_V_ARLEN;
    sc_signal< sc_lv<3> > grp_update_outdata_fu_629_m_axi_input01_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_update_outdata_fu_629_m_axi_input01_V_ARBURST;
    sc_signal< sc_lv<2> > grp_update_outdata_fu_629_m_axi_input01_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_update_outdata_fu_629_m_axi_input01_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_update_outdata_fu_629_m_axi_input01_V_ARPROT;
    sc_signal< sc_lv<4> > grp_update_outdata_fu_629_m_axi_input01_V_ARQOS;
    sc_signal< sc_lv<4> > grp_update_outdata_fu_629_m_axi_input01_V_ARREGION;
    sc_signal< sc_lv<1> > grp_update_outdata_fu_629_m_axi_input01_V_ARUSER;
    sc_signal< sc_logic > grp_update_outdata_fu_629_m_axi_input01_V_RREADY;
    sc_signal< sc_logic > grp_update_outdata_fu_629_m_axi_input01_V_BREADY;
    sc_signal< sc_logic > grp_update_outdata_fu_629_ap_ce;
    sc_signal< sc_lv<30> > ap_phi_mux_i_phi_fu_466_p4;
    sc_signal< sc_lv<256> > ap_phi_mux_num_o_phi_fu_478_p4;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_signal_1_1_reg_486;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_signal_1_18_reg_495;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_r_ref_r_1_reg_504;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_i_syn_in_rr_1_reg_514;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_i_syn_ex_rr_1_reg_524;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_V_m_r_1_reg_534;
    sc_signal< sc_lv<256> > ap_phi_mux_num_o_1_phi_fu_547_p4;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_num_o_1_reg_544;
    sc_signal< sc_lv<256> > num_o_2_fu_1411_p5;
    sc_signal< sc_lv<256> > ap_phi_mux_num_o_3_phi_fu_557_p6;
    sc_signal< sc_lv<256> > num_o_4_fu_1459_p5;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_num_o_3_reg_554;
    sc_signal< sc_lv<256> > num_o_6_fu_1507_p5;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter0_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter1_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter2_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter3_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter4_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter5_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter6_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter7_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter8_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter9_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter10_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter11_num_o_5_reg_567;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter11_num_o_7_reg_579;
    sc_signal< sc_lv<256> > num_o_10_fu_1691_p5;
    sc_signal< sc_logic > grp_update_indata_fu_616_ap_start_reg;
    sc_signal< sc_lv<21> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state2;
    sc_signal< sc_logic > grp_update_outdata_fu_629_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_30_fu_1043_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_1053_p1;
    sc_signal< sc_lv<64> > tmp_25_fu_1065_p1;
    sc_signal< sc_lv<64> > tmp_26_fu_1077_p1;
    sc_signal< sc_lv<64> > tmp_27_fu_1089_p1;
    sc_signal< sc_lv<64> > output0_8_sum_cast_fu_1395_p1;
    sc_signal< sc_lv<64> > output1_10_sum_cast_fu_1449_p1;
    sc_signal< sc_lv<64> > output1_10_sum1_cast_fu_1497_p1;
    sc_signal< sc_lv<64> > output2_12_sum_cast_fu_1566_p1;
    sc_signal< sc_lv<64> > output2_12_sum1_cast_fu_1597_p1;
    sc_signal< sc_lv<64> > output3_14_sum_cast_fu_1675_p1;
    sc_signal< sc_logic > ap_reg_ioackin_stable_para_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_output0_s_AWREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_reg_ioackin_output1_s_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_output0_s_WREADY;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_logic > ap_reg_ioackin_output1_s_WREADY;
    sc_signal< bool > ap_block_state43_io;
    sc_signal< bool > ap_block_state49;
    sc_signal< bool > ap_block_state48;
    sc_signal< bool > ap_block_state44_io;
    sc_signal< sc_lv<256> > weighted_spikes_ex_1_fu_178;
    sc_signal< sc_lv<256> > weighted_spikes_in_1_fu_182;
    sc_signal< sc_lv<256> > I_e_1_fu_186;
    sc_signal< sc_lv<256> > i_syn_ex_1_fu_190;
    sc_signal< sc_lv<256> > i_syn_in_1_fu_194;
    sc_signal< sc_lv<256> > r_ref_1_fu_198;
    sc_signal< sc_lv<256> > V_m_1_fu_202;
    sc_signal< sc_lv<256> > weighted_spikes_ex_2_fu_206;
    sc_signal< sc_lv<256> > weighted_spikes_in_2_fu_210;
    sc_signal< sc_lv<256> > I_e_2_fu_214;
    sc_signal< sc_lv<256> > i_syn_ex_2_fu_218;
    sc_signal< sc_lv<256> > i_syn_in_2_fu_222;
    sc_signal< sc_lv<256> > r_ref_2_fu_226;
    sc_signal< sc_lv<256> > V_m_2_fu_230;
    sc_signal< sc_lv<32> > grp_fu_708_p4;
    sc_signal< sc_lv<32> > grp_fu_734_p4;
    sc_signal< sc_lv<32> > p_neg_fu_915_p2;
    sc_signal< sc_lv<29> > tmp_32_fu_921_p4;
    sc_signal< sc_lv<30> > p_lshr_cast_fu_931_p1;
    sc_signal< sc_lv<29> > tmp_33_fu_941_p4;
    sc_signal< sc_lv<1> > tmp_12_fu_907_p3;
    sc_signal< sc_lv<30> > p_neg_t_fu_935_p2;
    sc_signal< sc_lv<30> > p_lshr_f_cast_fu_951_p1;
    sc_signal< sc_lv<3> > tmp_17_fu_963_p1;
    sc_signal< sc_lv<3> > tmp_19_fu_975_p1;
    sc_signal< sc_lv<32> > p_and_t_fu_979_p3;
    sc_signal< sc_lv<32> > p_neg_t1_fu_987_p2;
    sc_signal< sc_lv<32> > p_and_f_fu_967_p3;
    sc_signal< sc_lv<32> > rmd_fu_993_p3;
    sc_signal< sc_lv<4> > tmp_28_fu_1005_p1;
    sc_signal< sc_lv<5> > tmp_23_fu_1001_p1;
    sc_signal< sc_lv<5> > rmd_0_off_fu_1015_p2;
    sc_signal< sc_lv<4> > tmp_29_fu_1027_p4;
    sc_signal< sc_lv<32> > tmp_10_fu_1101_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_1109_p4;
    sc_signal< sc_lv<32> > tmp_34_fu_1123_p4;
    sc_signal< sc_lv<32> > tmp_35_fu_1137_p4;
    sc_signal< sc_lv<32> > tmp_36_fu_1151_p4;
    sc_signal< sc_lv<32> > tmp_37_fu_1165_p4;
    sc_signal< sc_lv<32> > tmp_38_fu_1179_p4;
    sc_signal< sc_lv<32> > tmp_39_fu_1193_p4;
    sc_signal< sc_lv<32> > tmp_40_fu_1207_p4;
    sc_signal< sc_lv<31> > time_cast_fu_1221_p1;
    sc_signal< sc_lv<31> > time_1_fu_1224_p2;
    sc_signal< sc_lv<31> > i_cast_fu_1243_p1;
    sc_signal< sc_lv<1> > p_not_fu_1252_p2;
    sc_signal< sc_lv<32> > tmp_48_fu_1368_p1;
    sc_signal< sc_lv<32> > tmp_67_fu_1382_p1;
    sc_signal< sc_lv<33> > tmp_2_cast_fu_1386_p1;
    sc_signal< sc_lv<33> > output0_8_sum_fu_1390_p2;
    sc_signal< sc_lv<32> > tmp_3_fu_1405_p2;
    sc_signal< sc_lv<32> > tmp_50_fu_1424_p4;
    sc_signal< sc_lv<33> > tmp_10_cast_fu_1440_p1;
    sc_signal< sc_lv<33> > output1_10_sum_fu_1444_p2;
    sc_signal< sc_lv<32> > grp_fu_718_p2;
    sc_signal< sc_lv<32> > tmp_51_fu_1472_p4;
    sc_signal< sc_lv<33> > tmp_12_cast_fu_1488_p1;
    sc_signal< sc_lv<33> > output1_10_sum1_fu_1492_p2;
    sc_signal< sc_lv<32> > tmp_56_fu_1520_p4;
    sc_signal< sc_lv<1> > tmp_15_fu_1530_p2;
    sc_signal< sc_lv<32> > tmp_57_fu_1541_p4;
    sc_signal< sc_lv<33> > tmp_19_cast_fu_1557_p1;
    sc_signal< sc_lv<33> > output2_12_sum_fu_1561_p2;
    sc_signal< sc_lv<32> > grp_fu_744_p2;
    sc_signal< sc_lv<33> > tmp_17_cast_fu_1588_p1;
    sc_signal< sc_lv<33> > output2_12_sum1_fu_1592_p2;
    sc_signal< sc_lv<32> > tmp_62_fu_1619_p4;
    sc_signal< sc_lv<1> > tmp_21_fu_1629_p2;
    sc_signal< sc_lv<32> > tmp_63_fu_1640_p4;
    sc_signal< sc_lv<32> > tmp_23_cast_fu_1666_p0;
    sc_signal< sc_lv<33> > tmp_23_cast_fu_1666_p1;
    sc_signal< sc_lv<33> > output3_14_sum_fu_1670_p2;
    sc_signal< sc_lv<32> > tmp_24_fu_1685_p0;
    sc_signal< sc_lv<32> > tmp_24_fu_1685_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_2404;
    sc_signal< bool > ap_condition_1417;
    sc_signal< bool > ap_condition_2314;
    sc_signal< bool > ap_condition_1429;
    sc_signal< bool > ap_condition_2301;
    sc_signal< bool > ap_condition_1444;
    sc_signal< bool > ap_condition_2336;
    sc_signal< bool > ap_condition_1441;
    sc_signal< bool > ap_condition_1411;
    sc_signal< bool > ap_condition_3399;
    sc_signal< bool > ap_condition_3402;
    sc_signal< bool > ap_condition_2455;
    sc_signal< bool > ap_condition_2497;
    sc_signal< bool > ap_condition_2507;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<21> ap_ST_fsm_state1;
    static const sc_lv<21> ap_ST_fsm_state2;
    static const sc_lv<21> ap_ST_fsm_state3;
    static const sc_lv<21> ap_ST_fsm_state4;
    static const sc_lv<21> ap_ST_fsm_state5;
    static const sc_lv<21> ap_ST_fsm_state6;
    static const sc_lv<21> ap_ST_fsm_state7;
    static const sc_lv<21> ap_ST_fsm_state8;
    static const sc_lv<21> ap_ST_fsm_state9;
    static const sc_lv<21> ap_ST_fsm_state10;
    static const sc_lv<21> ap_ST_fsm_state11;
    static const sc_lv<21> ap_ST_fsm_pp0_stage0;
    static const sc_lv<21> ap_ST_fsm_pp0_stage1;
    static const sc_lv<21> ap_ST_fsm_state42;
    static const sc_lv<21> ap_ST_fsm_state43;
    static const sc_lv<21> ap_ST_fsm_state44;
    static const sc_lv<21> ap_ST_fsm_state45;
    static const sc_lv<21> ap_ST_fsm_state46;
    static const sc_lv<21> ap_ST_fsm_state47;
    static const sc_lv<21> ap_ST_fsm_state48;
    static const sc_lv<21> ap_ST_fsm_state49;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_STABLE_PARA_USER_VALUE;
    static const int C_M_AXI_STABLE_PARA_PROT_VALUE;
    static const int C_M_AXI_STABLE_PARA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_INPUT01_USER_VALUE;
    static const int C_M_AXI_INPUT01_PROT_VALUE;
    static const int C_M_AXI_INPUT01_CACHE_VALUE;
    static const int C_M_AXI_INPUT00_USER_VALUE;
    static const int C_M_AXI_INPUT00_PROT_VALUE;
    static const int C_M_AXI_INPUT00_CACHE_VALUE;
    static const int C_M_AXI_OUTPUT0_S_USER_VALUE;
    static const int C_M_AXI_OUTPUT0_S_PROT_VALUE;
    static const int C_M_AXI_OUTPUT0_S_CACHE_VALUE;
    static const int C_M_AXI_OUTPUT1_S_USER_VALUE;
    static const int C_M_AXI_OUTPUT1_S_PROT_VALUE;
    static const int C_M_AXI_OUTPUT1_S_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<256> ap_const_lv256_lc_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<1024> ap_const_lv1024_lc_1;
    static const sc_lv<128> ap_const_lv128_lc_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_clk_no_reset_();
    void thread_P11ex_s_fu_1161_p1();
    void thread_P11in_s_fu_1175_p1();
    void thread_P20_s_fu_1105_p1();
    void thread_P21ex_s_fu_1133_p1();
    void thread_P21in_s_fu_1147_p1();
    void thread_P22_s_fu_1119_p1();
    void thread_RefractoryCounts_s_fu_1203_p1();
    void thread_Theta_s_fu_1189_p1();
    void thread_V_reset_s_fu_1217_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_NS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10();
    void thread_ap_block_state12_pp0_stage0_iter0();
    void thread_ap_block_state13_pp0_stage1_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage1_iter1();
    void thread_ap_block_state16_pp0_stage0_iter2();
    void thread_ap_block_state17_pp0_stage1_iter2();
    void thread_ap_block_state18_pp0_stage0_iter3();
    void thread_ap_block_state19_pp0_stage1_iter3();
    void thread_ap_block_state20_pp0_stage0_iter4();
    void thread_ap_block_state21_pp0_stage1_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage0_iter6();
    void thread_ap_block_state25_pp0_stage1_iter6();
    void thread_ap_block_state26_pp0_stage0_iter7();
    void thread_ap_block_state27_pp0_stage1_iter7();
    void thread_ap_block_state28_pp0_stage0_iter8();
    void thread_ap_block_state29_pp0_stage1_iter8();
    void thread_ap_block_state3();
    void thread_ap_block_state30_pp0_stage0_iter9();
    void thread_ap_block_state31_pp0_stage1_iter9();
    void thread_ap_block_state32_pp0_stage0_iter10();
    void thread_ap_block_state33_pp0_stage1_iter10();
    void thread_ap_block_state34_io();
    void thread_ap_block_state34_pp0_stage0_iter11();
    void thread_ap_block_state35_io();
    void thread_ap_block_state35_pp0_stage1_iter11();
    void thread_ap_block_state36_io();
    void thread_ap_block_state36_pp0_stage0_iter12();
    void thread_ap_block_state37_pp0_stage1_iter12();
    void thread_ap_block_state38_pp0_stage0_iter13();
    void thread_ap_block_state39_pp0_stage1_iter13();
    void thread_ap_block_state40_pp0_stage0_iter14();
    void thread_ap_block_state41_pp0_stage1_iter14();
    void thread_ap_block_state42_io();
    void thread_ap_block_state43_io();
    void thread_ap_block_state44_io();
    void thread_ap_block_state48();
    void thread_ap_block_state49();
    void thread_ap_condition_1411();
    void thread_ap_condition_1417();
    void thread_ap_condition_1429();
    void thread_ap_condition_1441();
    void thread_ap_condition_1444();
    void thread_ap_condition_2301();
    void thread_ap_condition_2314();
    void thread_ap_condition_2336();
    void thread_ap_condition_2404();
    void thread_ap_condition_2455();
    void thread_ap_condition_2497();
    void thread_ap_condition_2507();
    void thread_ap_condition_3399();
    void thread_ap_condition_3402();
    void thread_ap_condition_pp0_exit_iter10_state33();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_466_p4();
    void thread_ap_phi_mux_num_o_1_phi_fu_547_p4();
    void thread_ap_phi_mux_num_o_3_phi_fu_557_p6();
    void thread_ap_phi_mux_num_o_phi_fu_478_p4();
    void thread_ap_phi_reg_pp0_iter0_V_m_r_1_reg_534();
    void thread_ap_phi_reg_pp0_iter0_i_syn_ex_rr_1_reg_524();
    void thread_ap_phi_reg_pp0_iter0_i_syn_in_rr_1_reg_514();
    void thread_ap_phi_reg_pp0_iter0_num_o_5_reg_567();
    void thread_ap_phi_reg_pp0_iter0_r_ref_r_1_reg_504();
    void thread_ap_phi_reg_pp0_iter0_signal_1_18_reg_495();
    void thread_ap_phi_reg_pp0_iter0_signal_1_1_reg_486();
    void thread_ap_phi_reg_pp0_iter10_num_o_1_reg_544();
    void thread_ap_phi_reg_pp0_iter10_num_o_3_reg_554();
    void thread_ap_phi_reg_pp0_iter11_num_o_7_reg_579();
    void thread_ap_predicate_op224_call_state20();
    void thread_ap_predicate_op243_call_state21();
    void thread_ap_predicate_op253_call_state22();
    void thread_ap_predicate_op374_writereq_state34();
    void thread_ap_predicate_op375_writereq_state34();
    void thread_ap_predicate_op376_writereq_state34();
    void thread_ap_predicate_op393_write_state35();
    void thread_ap_predicate_op394_writereq_state35();
    void thread_ap_predicate_op395_writereq_state35();
    void thread_ap_predicate_op396_write_state35();
    void thread_ap_predicate_op397_write_state35();
    void thread_ap_predicate_op398_writereq_state35();
    void thread_ap_predicate_op399_writereq_state35();
    void thread_ap_predicate_op402_write_state36();
    void thread_ap_predicate_op403_write_state36();
    void thread_ap_predicate_op406_write_state36();
    void thread_ap_predicate_op407_write_state36();
    void thread_ap_predicate_op433_writeresp_state40();
    void thread_ap_predicate_op436_writeresp_state40();
    void thread_ap_predicate_op437_writeresp_state40();
    void thread_ap_predicate_op440_writeresp_state41();
    void thread_ap_predicate_op441_writeresp_state41();
    void thread_ap_predicate_op442_writeresp_state41();
    void thread_ap_predicate_op443_writeresp_state41();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_output0_s_AWREADY();
    void thread_ap_sig_ioackin_output0_s_WREADY();
    void thread_ap_sig_ioackin_output1_s_AWREADY();
    void thread_ap_sig_ioackin_output1_s_WREADY();
    void thread_ap_sig_ioackin_stable_para_ARREADY();
    void thread_brmerge_fu_1257_p2();
    void thread_grp_execute_fu_594_I_e_read();
    void thread_grp_execute_fu_594_V_m_read();
    void thread_grp_execute_fu_594_ap_ce();
    void thread_grp_execute_fu_594_i();
    void thread_grp_execute_fu_594_i_syn_ex_read();
    void thread_grp_execute_fu_594_i_syn_in_read();
    void thread_grp_execute_fu_594_r_ref_read();
    void thread_grp_execute_fu_594_weighted_spikes_ex_s();
    void thread_grp_execute_fu_594_weighted_spikes_in_s();
    void thread_grp_fu_708_p4();
    void thread_grp_fu_718_p2();
    void thread_grp_fu_734_p4();
    void thread_grp_fu_744_p2();
    void thread_grp_fu_750_p4();
    void thread_grp_update_indata_fu_616_ap_ce();
    void thread_grp_update_indata_fu_616_ap_start();
    void thread_grp_update_indata_fu_616_i();
    void thread_grp_update_indata_fu_616_input00_V_offset();
    void thread_grp_update_indata_fu_616_input01_V_offset();
    void thread_grp_update_outdata_fu_629_ap_ce();
    void thread_grp_update_outdata_fu_629_ap_start();
    void thread_i_1_fu_1267_p2();
    void thread_i_cast_fu_1243_p1();
    void thread_icmp_fu_1037_p2();
    void thread_input00_ARVALID();
    void thread_input00_AWVALID();
    void thread_input00_BREADY();
    void thread_input00_RREADY();
    void thread_input00_V_0_ack_out();
    void thread_input00_WVALID();
    void thread_input00_blk_n_AR();
    void thread_input00_blk_n_AW();
    void thread_input00_blk_n_B();
    void thread_input00_blk_n_R();
    void thread_input00_blk_n_W();
    void thread_input01_ARVALID();
    void thread_input01_RREADY();
    void thread_input01_V_0_ack_out();
    void thread_input01_blk_n_AR();
    void thread_input01_blk_n_R();
    void thread_num_0_ack_out();
    void thread_num_o_10_fu_1691_p5();
    void thread_num_o_2_fu_1411_p5();
    void thread_num_o_4_fu_1459_p5();
    void thread_num_o_6_fu_1507_p5();
    void thread_num_o_8_fu_1607_p5();
    void thread_num_o_9_fu_1576_p5();
    void thread_or_cond1_fu_1536_p2();
    void thread_or_cond2_fu_1635_p2();
    void thread_output0_8_sum_cast_fu_1395_p1();
    void thread_output0_8_sum_fu_1390_p2();
    void thread_output0_offset_0_ack_out();
    void thread_output0_s_AWADDR();
    void thread_output0_s_AWVALID();
    void thread_output0_s_BREADY();
    void thread_output0_s_WDATA();
    void thread_output0_s_WVALID();
    void thread_output0_s_blk_n_AW();
    void thread_output0_s_blk_n_B();
    void thread_output0_s_blk_n_W();
    void thread_output1_10_sum1_cast_fu_1497_p1();
    void thread_output1_10_sum1_fu_1492_p2();
    void thread_output1_10_sum_cast_fu_1449_p1();
    void thread_output1_10_sum_fu_1444_p2();
    void thread_output1_offset_0_ack_out();
    void thread_output1_s_AWADDR();
    void thread_output1_s_AWVALID();
    void thread_output1_s_BREADY();
    void thread_output1_s_WDATA();
    void thread_output1_s_WVALID();
    void thread_output1_s_blk_n_AW();
    void thread_output1_s_blk_n_B();
    void thread_output1_s_blk_n_W();
    void thread_output2_12_sum1_cast_fu_1597_p1();
    void thread_output2_12_sum1_fu_1592_p2();
    void thread_output2_12_sum_cast_fu_1566_p1();
    void thread_output2_12_sum_fu_1561_p2();
    void thread_output2_s_0_ack_out();
    void thread_output3_14_sum_cast_fu_1675_p1();
    void thread_output3_14_sum_fu_1670_p2();
    void thread_output3_s_0_ack_out();
    void thread_p_and_f_fu_967_p3();
    void thread_p_and_t_fu_979_p3();
    void thread_p_lshr_cast_fu_931_p1();
    void thread_p_lshr_f_cast_fu_951_p1();
    void thread_p_neg_fu_915_p2();
    void thread_p_neg_t1_fu_987_p2();
    void thread_p_neg_t_fu_935_p2();
    void thread_p_not_fu_1252_p2();
    void thread_rmd_0_off_fu_1015_p2();
    void thread_rmd_fu_993_p3();
    void thread_stable_para_ARADDR();
    void thread_stable_para_ARVALID();
    void thread_stable_para_RREADY();
    void thread_stable_para_blk_n_AR();
    void thread_stable_para_blk_n_R();
    void thread_stable_para_offset_0_ack_out();
    void thread_time_1_fu_1224_p2();
    void thread_time_2_fu_1230_p3();
    void thread_time_cast_fu_1221_p1();
    void thread_time_s_fu_955_p3();
    void thread_tmp_10_cast_fu_1440_p1();
    void thread_tmp_10_fu_1101_p1();
    void thread_tmp_12_cast_fu_1488_p1();
    void thread_tmp_12_fu_907_p3();
    void thread_tmp_14_fu_1262_p2();
    void thread_tmp_15_fu_1530_p2();
    void thread_tmp_16_fu_1551_p2();
    void thread_tmp_17_cast_fu_1588_p1();
    void thread_tmp_17_fu_963_p1();
    void thread_tmp_19_cast_fu_1557_p1();
    void thread_tmp_19_fu_975_p1();
    void thread_tmp_1_fu_1372_p2();
    void thread_tmp_21_fu_1629_p2();
    void thread_tmp_22_fu_1650_p2();
    void thread_tmp_23_cast_fu_1666_p0();
    void thread_tmp_23_cast_fu_1666_p1();
    void thread_tmp_23_fu_1001_p1();
    void thread_tmp_24_fu_1685_p0();
    void thread_tmp_24_fu_1685_p2();
    void thread_tmp_25_cast_fu_1068_p1();
    void thread_tmp_25_fu_1065_p1();
    void thread_tmp_26_cast_fu_1080_p1();
    void thread_tmp_26_fu_1077_p1();
    void thread_tmp_27_cast_fu_1092_p1();
    void thread_tmp_27_fu_1089_p1();
    void thread_tmp_28_fu_1005_p1();
    void thread_tmp_29_fu_1027_p4();
    void thread_tmp_2_cast_fu_1386_p1();
    void thread_tmp_30_fu_1043_p1();
    void thread_tmp_32_fu_921_p4();
    void thread_tmp_33_fu_941_p4();
    void thread_tmp_34_fu_1123_p4();
    void thread_tmp_35_fu_1137_p4();
    void thread_tmp_36_fu_1151_p4();
    void thread_tmp_37_fu_1165_p4();
    void thread_tmp_38_fu_1179_p4();
    void thread_tmp_39_fu_1193_p4();
    void thread_tmp_3_fu_1405_p2();
    void thread_tmp_40_fu_1207_p4();
    void thread_tmp_41_fu_1273_p1();
    void thread_tmp_47_fu_1704_p1();
    void thread_tmp_48_fu_1368_p1();
    void thread_tmp_49_fu_1378_p1();
    void thread_tmp_4_fu_1434_p2();
    void thread_tmp_50_fu_1424_p4();
    void thread_tmp_51_fu_1472_p4();
    void thread_tmp_56_fu_1520_p4();
    void thread_tmp_57_fu_1541_p4();
    void thread_tmp_5_fu_1482_p2();
    void thread_tmp_62_fu_1619_p4();
    void thread_tmp_63_fu_1640_p4();
    void thread_tmp_67_fu_1382_p1();
    void thread_tmp_6_fu_1237_p2();
    void thread_tmp_7_fu_1021_p2();
    void thread_tmp_8_fu_1247_p2();
    void thread_tmp_9_cast_fu_1056_p1();
    void thread_tmp_9_fu_1053_p1();
    void thread_tmp_fu_1009_p2();
    void thread_tmp_s_fu_1109_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
