#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 15 00:24:21 2020
# Process ID: 6280
# Current directory: /home/alan/kl10/kl10.sim/kl10pv/behav/xsim
# Command line: xsim -log simulate.log -mode tcl -source {xsim.dir/kl10pv_tb_behav/xsim_script.tcl}
# Log file: /home/alan/kl10/kl10.sim/kl10pv/behav/xsim/simulate.log
# Journal file: /home/alan/kl10/kl10.sim/kl10pv/behav/xsim/xsim.jou
#-----------------------------------------------------------
source xsim.dir/kl10pv_tb_behav/xsim_script.tcl
# xsim {kl10pv_tb_behav} -view {{/home/alan/kl10/kl10pv_tb_behav.wcfg}} -view {{/home/alan/kl10/kl10pv_tb_CLK-behav.wcfg}} -tclbatch {kl10pv_tb.tcl} -key {Behavioral:kl10pv:Functional:kl10pv_tb}
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/alan/kl10/kl10pv_tb_behav.wcfg
open_wave_config /home/alan/kl10/kl10pv_tb_CLK-behav.wcfg
source kl10pv_tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 5000ns
                   0 CRAM[0]=1072000100000000000000240020
WARNING: 1310ns : none of the conditions were true for unique case from File:/home/alan/kl10/rtl/ebox/edp.sv:171
WARNING: 3550ns : none of the conditions were true for unique case from File:/home/alan/kl10/rtl/ebox/edp.sv:171
help
Topic Categories:
FileIO
GUIControl
Object
Project
PropertyAndParameter
Report
Simulation
TclBuiltIn
TclPackage
Tools
Waveform
XDC
To list help topics by category, type 'help -category <category>'. For example:
% help -category Project
help Simulation 
ERROR: [Common 17-25] No topics matched 'Simulation'
help -category Simulation

Topic               Description
add_bp              Add breakpoint at a line of a HDL source
add_condition       Conditionally execute Tcl commands
add_force           Force value of signal, wire, or reg to a specified value
checkpoint_vcd      Create a VCD checkpoint (equivalent of Verilog $dumpall 
                    system task)
close_saif          Flush SAIF toggle information to the SAIF output file and 
                    close the file
close_sim           Unload the current simulation without exiting Vivado
close_vcd           Flush VCD information to the VCD output file and close the 
                    file
current_frame       Get index of the selected subprogram frame (default, top 
                    i.e. most recent subprogram call) in the call-stack of the 
                    HDL process scope (current_scope). Sets current stack frame
                    for the subprogram call-stack of the current_scope.
current_scope       Get the current scope or set the current scope
current_sim         Set the current simulation object or get the current 
                    simulation object
current_time        Report current simulation time
current_vcd         Return the current VCD object or make VCDObject the current
                    VCD object
describe            Describe an HDL object (variable, signal, wire, or reg) by 
                    printing type and declaration information
flush_vcd           Flush VCD simulation output to the VCD output file 
                    (equivalent of $dumpflush verilog system task)
get_objects         Get a list of HDL objects in one or more HDL scopes as per 
                    the specified pattern
get_scopes          Get a list of children HDL scopes of a scope
get_stacks          Get list of processes in a design, which are waiting inside
                    a subprogram
get_value           Get current value of the selected HDL object (variable, 
                    signal, wire, reg)
limit_vcd           Limit the maximum size of the VCD file on disk (equivalent 
                    of $dumplimit verilog task)
log_saif            Log Switching Activity Interchange Format (SAIF) toggle for
                    specified wire, signal, or reg
log_vcd             Log Value Change Dump (VCD) simulation output for specified
                    wire, signal, or reg
log_wave            Log simulation output for specified wire, signal, or reg 
                    for viewing using Vivado Simulators waveform viewer. Unlike
                    add_wave, this command does not add the waveform object to 
                    waveform viewer (i.e. Waveform Configuration). It simply 
                    enables logging of output to the Vivado Simulators Waveform
                    Database (WDB).
ltrace              Turns on or off printing of file name and line number of 
                    the hdl statement being simulated
open_saif           Open file for storing signal switching rate for power 
                    estimation. The switching rate is written out in Switching 
                    Activity Interchange Format (SAIF) Only one SAIF is allowed
                    to be open per simulation run.
open_vcd            Open a Value Change Dump (VCD) file for capturing 
                    simulation output. This Tcl command models behavior of 
                    $dumpfile Verilog system task 
open_wave_database  Open Waveform Database (WDB) file produced by a prior 
                    simulation run and return a simulation object
ptrace              Turns on or off printing of name of the hdl process being 
                    simulated
relaunch_sim        Recompile the design without changing compilation options 
                    and restart the current simulation
remove_bps          Remove breakpoints from a simulation
remove_conditions   Remove conditions from a simulation. The names can be 
                    specified as Tcl glob pattern
remove_forces       Release force on signal, wire, or reg applied using 
                    'add_force' command
report_bps          Print details of the given breakpoint objects
report_conditions   Print details of the given condition objects
report_drivers      Print drivers along with current driving values for an HDL 
                    wire or signal object
report_frames       Print, in textual format, stack frames when current_scope 
                    is a process waiting inside subprogram 
report_objects      Print details of the given hdl objects (variable, signal, 
                    wire, or reg)
report_scopes       Print names of the children scopes (declarative regions) of
                    given scope(s) or the current scope
report_stacks       Print names of processes in a design, which are waiting 
                    inside a subprogram, in textual format
report_values       Print current simulated value of given HDL objects 
                    (variable, signal, wire, or reg)
restart             Rewind simulation to post loading state (as if design was 
                    reloaded), time is set to 0
run                 Run the simulation for the specified time
set_value           Set the current value of an HDL object (variable, signal, 
                    wire, or reg) to a specified value
start_vcd           Start capturing VCD output (equivalent of $dumpon verilog 
                    system task). This can be used after a stop_vcd TCL command
                    has stopped VCD generation started by open_vcd
step                Step simulation to the next statement
stop                Use within a condition to tell simulation to stop when a 
                    condition is true
stop_vcd            Stop capturing VCD output (equivalent of $dumpoff verilog 
                    system task). The start_vcd TCL command can be used to 
                    resume capturing VCD
xsim                Load a simulation snapshot for simulation and return a 
                    simulation object

For help on an individual topic, type 'help <topic>'. For example:
% help create_project
quit
INFO: [Common 17-206] Exiting xsim at Sat Feb 15 00:26:10 2020...
