INFO-FLOW: Workspace C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/2019/mat_mul/solution1 opened at Fri May 30 14:35:10 +0530 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 0.608 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu28dr 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.211 sec.
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.394 sec.
Execute         source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.135 sec.
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.545 sec.
Command         ap_source done; 0.567 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 1.044 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source C:/Xilinx2/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.195 sec.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.99 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.089 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_tb.cpp 
Execute     is_xip C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix_tb.cpp 
Execute     is_encrypted C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix.cpp 
Execute     is_xip C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix.cpp 
Execute     is_encrypted C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix.h 
Execute     is_xip C:/Users/Samarth/Desktop/IIIT_Intern/Tutorial_matrix/matrix_8_unopt/matrix.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.431 sec.
Command ap_source done; error code: 1; 8.579 sec.
Execute cleanup_all 
