vendor_name = ModelSim
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Testbenches/fetch_tb.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/DRAM.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/Risc-V_Core.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/Risc-V_Defines&Packages.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Waveform.vwf
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/IRAM_Init.mem
source_file = 1, /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/db/Risc-V_Core.cbx.xml
design_name = RISCV_Core
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, RISCV_Core, 1
instance = comp, \clk_i~input , clk_i~input, RISCV_Core, 1
instance = comp, \rst_i~input , rst_i~input, RISCV_Core, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, RISCV_Core, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, RISCV_Core, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, RISCV_Core, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
