@article{kirkpatrick1983,
  title={Optimization by simulated annealing},
  author={Kirkpatrick, S. and Gelatt, C. D. and Vecchi, M. P.},
  journal={Science},
  volume={220},
  number={4598},
  pages={671--680},
  year={1983},
  publisher={AAAS},
  url={https://www2.stat.duke.edu/~scs/Courses/Stat376/Papers/TemperAnneal/KirkpatrickAnnealScience1983.pdf}
}

@article{chen2011,
  title={A Hybrid Simulated Annealing Algorithm for Nonslicing VLSI Floorplanning},
  author={Chen, Jianli and Zhu, Wenxing and Ali, Montaz M.},
  journal={IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews)},
  volume={41},
  number={4},
  pages={544--553},
  year={2011},
  publisher={IEEE},
  url={https://www.researchgate.net/profile/Montaz-Ali/publication/224174253_A_Hybrid_Simulated_Annealing_Algorithm_for_Nonslicing_VLSI_Floorplanning/links/554218860cf21b214375a699/A-Hybrid-Simulated-Annealing-Algorithm-for-Nonslicing-VLSI-Floorplanning.pdf}
}

@inproceedings{chen2005,
  title={Modern Floorplanning Based on Fast Simulated Annealing},
  author={Chen, Tung-Chieh and Chang, Yao-Wen},
  booktitle={Proceedings of the 2005 International Symposium on Physical Design (ISPD)},
  pages={104--112},
  year={2005},
  organization={ACM},
  url={https://cc.ee.ntu.edu.tw/~ywchang/Papers/ispd05-floorplanning.pdf}
}

@article{ictact2016,
  title={Simulated Annealing Algorithm for Modern VLSI Floorplanning Problem},
  author={Rajesh, K. and Kumar, R.},
  journal={ICTACT Journal on Microelectronics},
  volume={2},
  number={1},
  pages={175--181},
  year={2016},
  publisher={ICT Academy},
  url={https://ictactjournals.in/paper/IJME_V2_I1_paper_1_175_181.pdf}
}

@inproceedings{fang2009,
  title={A Parallel Simulated Annealing Approach for Floorplanning in VLSI},
  author={Fang, J. P. and Lin, Y. L. and Chang, Y. W.},
  booktitle={International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP)},
  pages={291--302},
  year={2009},
  publisher={Springer},
  url={https://link.springer.com/chapter/10.1007/978-3-642-03095-6_29}
}

@article{parsac2024,
  title={PARSAC: Fast, Human-quality Floorplanning for Modern SoCs with Complex Design Constraints},
  author={Mostafa, H. and Gaillardon, P. E. and De Micheli, G.},
  journal={arXiv preprint arXiv:2405.05495},
  year={2024},
  url={https://arxiv.org/abs/2405.05495}
}

@article{sun2024,
  title={Floorplanning of VLSI by Mixed-Variable Optimization},
  author={Sun, J. and Liu, M. and Qiu, Z.},
  journal={arXiv preprint arXiv:2401.15317},
  year={2024},
  url={https://arxiv.org/abs/2401.15317}
}

@article{banerjee2017,
  title={Satisfiability Modulo Theory Based Methodology for Floorplanning in VLSI Circuits},
  author={Banerjee, S. and Chatterjee, D. and Dasgupta, P.},
  journal={arXiv preprint arXiv:1709.07241},
  year={2017},
  url={https://arxiv.org/abs/1709.07241}
}
