# compile :	iverilog -o control_unit.vvp testbench.v

# Run	:	vvp control_unit.vvp

# Open with gtkwave tool	:	cpu_wavedata.vcd

# Timing Diagrams

<img src ="https://github.com/kavindumadushanka972/simple-processor/blob/master/Timming%20Diagrams/1.png">
<img src ="https://github.com/kavindumadushanka972/simple-processor/blob/master/Timming%20Diagrams/2.png">
<img src ="https://github.com/kavindumadushanka972/simple-processor/blob/master/Timming%20Diagrams/3.png">
<img src ="https://github.com/kavindumadushanka972/simple-processor/blob/master/Timming%20Diagrams/full.png">
