{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559740752113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559740752120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:19:12 2019 " "Processing started: Wed Jun 05 21:19:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559740752120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559740752120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KeyDebounce -c KeyDebounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off KeyDebounce -c KeyDebounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559740752120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559740752443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559740752443 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 detect_module.v(29) " "Verilog HDL Expression warning at detect_module.v(29): truncated literal to match 11 bits" {  } { { "../src/Debounce/detect_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/detect_module.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1559740759854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/05_inputoutput/01_keydebounce/src/debounce/detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/05_inputoutput/01_keydebounce/src/debounce/detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_module " "Found entity 1: detect_module" {  } { { "../src/Debounce/detect_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/detect_module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559740759855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559740759855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/05_inputoutput/01_keydebounce/src/debounce/delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/05_inputoutput/01_keydebounce/src/debounce/delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "../src/Debounce/delay_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/delay_module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559740759857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559740759857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/05_inputoutput/01_keydebounce/src/debounce/debounce_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/05_inputoutput/01_keydebounce/src/debounce/debounce_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_module " "Found entity 1: debounce_module" {  } { { "../src/Debounce/debounce_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/debounce_module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559740759858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559740759858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debounce_module " "Elaborating entity \"debounce_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559740759884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_module detect_module:U1 " "Elaborating entity \"detect_module\" for hierarchy \"detect_module:U1\"" {  } { { "../src/Debounce/debounce_module.v" "U1" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/debounce_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559740759886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_module delay_module:U2 " "Elaborating entity \"delay_module\" for hierarchy \"delay_module:U2\"" {  } { { "../src/Debounce/debounce_module.v" "U2" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/debounce_module.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559740759887 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/Debounce/detect_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/detect_module.v" 49 -1 0 } } { "../src/Debounce/detect_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/05_InputOutput/01_KeyDebounce/src/Debounce/detect_module.v" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559740760315 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559740760315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559740760389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559740760684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559740760754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559740760754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559740760781 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559740760781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559740760781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559740760781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559740760791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:19:20 2019 " "Processing ended: Wed Jun 05 21:19:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559740760791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559740760791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559740760791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559740760791 ""}
