<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CLA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND3Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND4Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND5Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="HAdelay.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HAdelay_HAdelay_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HAdelay_HAdelay_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="HAdelay_HAdelay_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR3Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR4Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR5Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1592233945" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1592233945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592233945" xil_pn:in_ck="2214493500905650571" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1592233945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND2Delay.vhd"/>
      <outfile xil_pn:name="AND3Delay.vhd"/>
      <outfile xil_pn:name="AND4Delay.vhd"/>
      <outfile xil_pn:name="AND5Delay.vhd"/>
      <outfile xil_pn:name="HAdelay_tb.vhd"/>
      <outfile xil_pn:name="OR2Delay.vhd"/>
      <outfile xil_pn:name="OR3Delay.vhd"/>
      <outfile xil_pn:name="OR4Delay.vhd"/>
      <outfile xil_pn:name="OR5Delay.vhd"/>
      <outfile xil_pn:name="XOR2Delay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592233945" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1505263511166741725" xil_pn:start_ts="1592233945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592233947" xil_pn:in_ck="113435522169683972" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8927819259248570331" xil_pn:start_ts="1592233945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HAdelay.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1592233947" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1891590221556648878" xil_pn:start_ts="1592233947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592233947" xil_pn:in_ck="6202628961054131957" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1592233947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND2Delay.vhd"/>
      <outfile xil_pn:name="AND3Delay.vhd"/>
      <outfile xil_pn:name="AND4Delay.vhd"/>
      <outfile xil_pn:name="AND5Delay.vhd"/>
      <outfile xil_pn:name="HAdelay.vhf"/>
      <outfile xil_pn:name="HAdelay_tb.vhd"/>
      <outfile xil_pn:name="OR2Delay.vhd"/>
      <outfile xil_pn:name="OR3Delay.vhd"/>
      <outfile xil_pn:name="OR4Delay.vhd"/>
      <outfile xil_pn:name="OR5Delay.vhd"/>
      <outfile xil_pn:name="XOR2Delay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592233951" xil_pn:in_ck="6202628961054131957" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4379818174296393236" xil_pn:start_ts="1592233947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HAdelay_HAdelay_sch_tb_beh.prj"/>
      <outfile xil_pn:name="HAdelay_HAdelay_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1592233951" xil_pn:in_ck="-7082953334375671952" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6486971868200963329" xil_pn:start_ts="1592233951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="HAdelay_HAdelay_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
