;redcode
;assert 1
	SPL 0, @74
	MOV -1, @-326
	SUB 421, 1
	SLT 121, 0
	ADD 270, 60
	ADD <300, 90
	SLT 121, 0
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB -17, <-32
	MOV #121, -6
	MOV 101, <-16
	MOV 101, <-16
	MOV -17, <-32
	MOV -1, <-26
	CMP <0, 0
	CMP @0, @2
	SUB 421, 1
	SUB 124, 0
	SUB 124, 0
	CMP @0, @2
	ADD 270, 60
	SUB @0, @2
	SUB @0, @2
	SUB -17, <-32
	SUB 421, 1
	SUB -210, 10
	SUB 290, 30
	ADD 270, 60
	SUB <0, 0
	SUB 4, <-0
	SUB <0, 0
	MOV -1, <-26
	SUB 4, <-0
	SUB 42, @0
	SUB #0, 7
	DAT #129, #106
	SLT 1, <0
	ADD 270, 60
	SUB 421, 1
	SLT 0, 900
	SUB 421, 1
	SPL 0, <320
	SLT 1, <0
	ADD <127, @106
	MOV -1, @-326
	SPL 0, @74
	MOV -1, @-326
	SUB 421, 1
	SLT 121, 0
