{
  "DESIGN_NAME": "tt_um_sensor_hub_top",
  "VERILOG_FILES": "dir::*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 20.0
}
