
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354541000                       # Number of ticks simulated
final_tick                               2261605701500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              197290989                       # Simulator instruction rate (inst/s)
host_op_rate                                197283330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              593306353                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741384                       # Number of bytes of host memory used
host_seconds                                     0.60                       # Real time elapsed on the host
sim_insts                                   117885826                       # Number of instructions simulated
sim_ops                                     117885826                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       178880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             190336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        97024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           97024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      6679058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     11191935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13719147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       722060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    504539672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             536851873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      6679058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       722060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7401119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       273660874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            273660874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       273660874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      6679058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     11191935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13719147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       722060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    504539672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            810512747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138947500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151207000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61965000     75.51%     75.51% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.49%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.413774                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.937077                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.593314                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.820461                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048034                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921524                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130043                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130043                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30568                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56272                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56272                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56272                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33435                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61276                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61276                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61276                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61276                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085748                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085748                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076757                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076757                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081663                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081663                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081663                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081663                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4175                       # number of writebacks
system.cpu0.dcache.writebacks::total             4175                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338127                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.231668                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.616754                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.355207                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334685                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334685                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163618                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163618                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163618                       # number of overall hits
system.cpu0.icache.overall_hits::total         163618                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166101                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166101                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166101                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166101                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166101                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166101                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014949                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014949                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014949                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014949                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014949                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014949                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351590500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357376500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018002000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2118                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.269279                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.148253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.288828                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.980451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78637                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34989                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2250                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2250                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1525                       # number of writebacks
system.cpu1.dcache.writebacks::total             1525                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803958                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.394137                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.409820                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375770                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623847                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357113000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357277500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.196767                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.047466                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149301                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531343                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533587                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551062000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560495000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509970000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12731                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.813792                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.439164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.660449                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.153342                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335274                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956668                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5823                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8731                       # number of writebacks
system.cpu3.dcache.writebacks::total             8731                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871197                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.405199                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.465997                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401182                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598566                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2944                       # number of replacements
system.l2.tags.tagsinuse                 32365.493032                       # Cycle average of tags in use
system.l2.tags.total_refs                       40805                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.860394                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    19046.400738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1114.274506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       768.198195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       296.580015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       332.986938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      3406.701592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      4770.794869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst      1416.902309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data      1122.936324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    34.508991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    15.042583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     5.729257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     1.772933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    32.663782                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.581250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.034005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.023444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.009051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.010162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.103964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.145593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.043240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.034269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3515                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985748                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    419997                       # Number of tag accesses
system.l2.tags.data_accesses                   419997                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        14432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14432                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         4111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6689                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         4267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7982                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         5774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9594                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4459                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1939                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         4267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         9885                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24265                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2446                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4459                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1269                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1939                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         4267                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         9885                       # number of overall hits
system.l2.overall_hits::total                   24265                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2872                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              87                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           76                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2821                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3000                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           76                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst            4                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2821                       # number of overall misses
system.l2.overall_misses::total                  3000                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        14432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               23                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2466                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4521                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2015                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27265                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4521                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2015                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27265                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.739130                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.021898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.105512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.401688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.300387                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.014901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.000937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005110                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.006894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.006522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.010454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008987                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.014901                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.013714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.037717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.000937                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.222021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110031                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.014901                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.013714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.037717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.000937                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.222021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110031                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1516                       # number of writebacks
system.l2.writebacks::total                      1516                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                128                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1516                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              152                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              48                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2890                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           128                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       287360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       287440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  287440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6174                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    6174    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6174                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33933                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28434                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62367                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12734                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301720                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165989                       # Number of instructions committed
system.switch_cpus0.committedOps               165989                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160182                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17159                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160182                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220906                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112945                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62631                       # number of memory refs
system.switch_cpus0.num_load_insts              34137                       # Number of load instructions
system.switch_cpus0.num_store_insts             28494                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231003.138567                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70716.861433                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234379                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765621                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22557                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95944     57.76%     59.49% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35097     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28774     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166101                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522804325                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655412915.236895                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867391409.763105                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191782                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808218                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522804211                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520450583.705623                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353627.294377                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523211404                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644497951.805580                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878713452.194420                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636431                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363569                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             13                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18546                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3773                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10523                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       590096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       241816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1379680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3072976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2944                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            59189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.280170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.730597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  49836     84.20%     84.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4721      7.98%     92.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2034      3.44%     95.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2598      4.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59189                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.972659                       # Number of seconds simulated
sim_ticks                                972658541500                       # Number of ticks simulated
final_tick                               3234620735500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1495428                       # Simulator instruction rate (inst/s)
host_op_rate                                  1495427                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              706466843                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746536                       # Number of bytes of host memory used
host_seconds                                  1376.79                       # Real time elapsed on the host
sim_insts                                  2058893924                       # Number of instructions simulated
sim_ops                                    2058893924                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        99584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       100672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        19904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        56896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3344064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    486181376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        37440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        68864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          489908800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        99584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        19904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3344064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3500992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    160101760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       160101760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         1573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        52251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      7596584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7654825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2501590                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2501590                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       102383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       103502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        20464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        58495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3438066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    499847948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        38492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data        70800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503680150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       102383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        20464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3438066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        38492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3599405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       164602225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164602225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       164602225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       102383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       103502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        20464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        58495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3438066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    499847948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        38492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data        70800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            668282375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     999                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     21695                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5001     25.39%     25.39% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    297      1.51%     26.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    996      5.06%     31.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     31.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  13402     68.04%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               19697                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5001     44.27%     44.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     297      2.63%     46.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     996      8.82%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     55.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5001     44.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11296                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            971902721500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               22275000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               48804000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              891512000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        972865477000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.373153                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.573488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpctx                    4      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl                17111     83.87%     83.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1994      9.77%     93.67% # number of callpals executed
system.cpu0.kern.callpal::rti                    1292      6.33%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 20401                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1298                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       4                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             4620                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          483.712745                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             557919                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4620                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           120.761688                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   483.712745                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.944751                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.944751                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1716371                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1716371                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       537036                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         537036                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       292462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        292462                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7890                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7890                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         6728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6728                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       829498                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          829498                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       829498                       # number of overall hits
system.cpu0.dcache.overall_hits::total         829498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5296                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5296                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4164                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          275                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          275                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1138                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9460                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9460                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       542332                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       542332                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       296626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       296626                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         8165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       838958                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       838958                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       838958                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       838958                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009765                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014038                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.033680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.033680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.144673                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.144673                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011276                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011276                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011276                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011276                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2115                       # number of writebacks
system.cpu0.dcache.writebacks::total             2115                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9670                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1105984                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9670                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           114.372699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5001952                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5001952                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2486471                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2486471                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2486471                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2486471                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2486471                       # number of overall hits
system.cpu0.icache.overall_hits::total        2486471                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9670                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9670                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9670                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9670                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9670                       # number of overall misses
system.cpu0.icache.overall_misses::total         9670                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2496141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2496141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2496141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2496141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2496141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2496141                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003874                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003874                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003874                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003874                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9670                       # number of writebacks
system.cpu0.icache.writebacks::total             9670                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     998                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     18125                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4208     26.60%     26.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    996      6.30%     32.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     32.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10617     67.10%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               15822                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4208     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     996     10.58%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.01%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4207     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 9412                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            971833568000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              531139500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        972413676000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.396251                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.594868                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   18      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.01%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                13808     81.95%     82.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1992     11.82%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rti                    1017      6.04%     99.94% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.05%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 16849                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               36                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1000                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.638889                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.003000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.043561                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          72833000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            50750500      0.01%      0.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        780886171500     99.98%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             9704                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          493.151750                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             336280                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             9704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            34.653751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   493.151750                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.963187                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963187                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1263914                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1263914                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       384382                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         384382                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       220187                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        220187                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3567                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3567                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3440                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3440                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       604569                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          604569                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       604569                       # number of overall hits
system.cpu1.dcache.overall_hits::total         604569                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10371                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3156                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          124                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          249                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          249                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13527                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13527                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13527                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13527                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       394753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       394753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       223343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       223343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3689                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3689                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       618096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       618096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       618096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       618096                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.014131                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014131                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.033595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.033595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.067498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021885                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4555                       # number of writebacks
system.cpu1.dcache.writebacks::total             4555                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            10150                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999986                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1106211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10150                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           108.986305                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000061                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999925                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3696510                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3696510                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1833027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1833027                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1833027                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1833027                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1833027                       # number of overall hits
system.cpu1.icache.overall_hits::total        1833027                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        10152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10152                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        10152                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        10152                       # number of overall misses
system.cpu1.icache.overall_misses::total        10152                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1843179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1843179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1843179                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1843179                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1843179                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1843179                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005508                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005508                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005508                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005508                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005508                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005508                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        10150                       # number of writebacks
system.cpu1.icache.writebacks::total            10150                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     175                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  11781056                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   18207     39.63%     39.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     55      0.12%     39.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    996      2.17%     41.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     41.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  26685     58.08%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               45944                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    18206     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      55      0.15%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     996      2.66%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   18205     48.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                37463                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            970629820000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                3932500      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               48804000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2182793000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        972865461500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999945                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.682218                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.815406                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       427     62.34%     62.34% # number of syscalls executed
system.cpu2.kern.syscall::4                        12      1.75%     64.09% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.29%     64.38% # number of syscalls executed
system.cpu2.kern.syscall::17                      235     34.31%     98.69% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.15%     98.83% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.15%     98.98% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     99.12% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.15%     99.27% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      0.29%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.71% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   685                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  229      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                37794      2.96%      2.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2263      0.18%      3.15% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      3.15% # number of callpals executed
system.cpu2.kern.callpal::rti                    7098      0.56%      3.71% # number of callpals executed
system.cpu2.kern.callpal::callsys                 700      0.05%      3.77% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      3.77% # number of callpals executed
system.cpu2.kern.callpal::rdunique            1229298     96.23%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1277395                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7326                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               7049                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               7048                      
system.cpu2.kern.mode_good::user                 7049                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.962053                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.980661                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       13042497000      1.34%      1.34% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        960601548500     98.66%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     229                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         25305320                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.931851                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          485550314                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25305320                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.187677                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.029154                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.902697                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000057                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999810                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1047077090                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1047077090                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    324937800                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      324937800                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    147977001                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     147977001                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      6297327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      6297327                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      6361541                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      6361541                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    472914801                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       472914801                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    472914801                       # number of overall hits
system.cpu2.dcache.overall_hits::total      472914801                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     23418450                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23418450                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1826928                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1826928                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        64584                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        64584                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          308                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          308                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     25245378                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      25245378                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     25245378                       # number of overall misses
system.cpu2.dcache.overall_misses::total     25245378                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    348356250                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    348356250                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    149803929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    149803929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      6361911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      6361911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      6361849                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      6361849                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    498160179                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    498160179                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    498160179                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    498160179                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.067226                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.067226                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.012195                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012195                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.010152                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.010152                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.050677                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.050677                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.050677                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.050677                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     13160323                       # number of writebacks
system.cpu2.dcache.writebacks::total         13160323                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         12250094                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1914797945                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         12250094                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           156.308837                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.056417                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.943583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000110                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999890                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          357                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       3901809054                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      3901809054                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1932529386                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1932529386                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1932529386                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1932529386                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1932529386                       # number of overall hits
system.cpu2.icache.overall_hits::total     1932529386                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     12250094                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     12250094                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     12250094                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      12250094                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     12250094                       # number of overall misses
system.cpu2.icache.overall_misses::total     12250094                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1944779480                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1944779480                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1944779480                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1944779480                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1944779480                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1944779480                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.006299                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006299                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.006299                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006299                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.006299                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006299                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     12250094                       # number of writebacks
system.cpu2.icache.writebacks::total         12250094                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1001                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     17571                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    4084     26.24%     26.24% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    996      6.40%     32.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.02%     32.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  10483     67.35%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               15566                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     4084     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     996     10.87%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.03%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4083     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 9166                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            972048164500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              522994000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        972620314000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.389488                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.588847                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    7      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl                13570     81.89%     81.94% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1995     12.04%     93.98% # number of callpals executed
system.cpu3.kern.callpal::rti                     998      6.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 16570                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1005                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       7                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             5084                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          461.990782                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             272761                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5084                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            53.650865                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   461.990782                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.902326                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.902326                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1102830                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1102830                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       342634                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         342634                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       189209                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        189209                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         3073                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3073                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2879                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2879                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       531843                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          531843                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       531843                       # number of overall hits
system.cpu3.dcache.overall_hits::total         531843                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7847                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7847                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1249                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          234                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9096                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9096                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9096                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9096                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       350481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       350481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       190458                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       190458                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         3121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         3113                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3113                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       540939                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       540939                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       540939                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       540939                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022389                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022389                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.006558                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006558                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.015380                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.015380                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.075169                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.075169                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016815                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016815                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016815                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016815                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          706                       # number of writebacks
system.cpu3.dcache.writebacks::total              706                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             8553                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             743571                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8553                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            86.936864                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          3268913                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         3268913                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1621627                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1621627                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1621627                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1621627                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1621627                       # number of overall hits
system.cpu3.icache.overall_hits::total        1621627                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         8553                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8553                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         8553                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8553                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         8553                       # number of overall misses
system.cpu3.icache.overall_misses::total         8553                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1630180                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1630180                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1630180                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1630180                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1630180                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1630180                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005247                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005247                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005247                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005247                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005247                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005247                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         8553                       # number of writebacks
system.cpu3.icache.writebacks::total             8553                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2503                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2503                       # Transaction distribution
system.iobus.trans_dist::WriteReq               81208                       # Transaction distribution
system.iobus.trans_dist::WriteResp              81208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         8912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  167422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        35648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3266                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        42111                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4847999                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                75232                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75232                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677088                       # Number of tag accesses
system.iocache.tags.data_accesses              677088                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          160                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              160                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        75072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        75072                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          160                       # number of demand (read+write) misses
system.iocache.demand_misses::total               160                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          160                       # number of overall misses
system.iocache.overall_misses::total              160                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          160                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            160                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          160                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             160                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          160                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            160                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   7672316                       # number of replacements
system.l2.tags.tagsinuse                 32723.138332                       # Cycle average of tags in use
system.l2.tags.total_refs                    28100250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7672316                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.662551                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5007.725528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.991504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.541862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.569856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.434360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         5.559238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         6.353380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         3.948485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         1.548134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    10.002651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     2.565188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     1.447452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     4.238898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   423.750643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 27243.988198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.928576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     3.544379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.152824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.012932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.831421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998322                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 608517219                       # Number of tag accesses
system.l2.tags.data_accesses                608517219                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     13167699                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13167699                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     12089087                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12089087                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          209                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          206                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  419                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          201                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                208                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       975285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                977588                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         8114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         9840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst     12197842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         7968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12223764                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         6790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data     16730712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         3865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16743576                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         8114                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         9840                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         8842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst     12197842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data     17705997                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4040                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29944928                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         8114                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2285                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         9840                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         8842                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst     12197842                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data     17705997                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7968                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4040                       # number of overall hits
system.l2.overall_hits::total                29944928                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          638                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          625                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4414                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1082                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          219                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          210                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1538                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       850850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              851771                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        52251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54703                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      6745780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6748399                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1556                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          890                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        52251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      7596630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          585                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1077                       # number of demand (read+write) misses
system.l2.demand_misses::total                7654873                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1556                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1573                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          311                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          890                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        52251                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      7596630                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          585                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1077                       # number of overall misses
system.l2.overall_misses::total               7654873                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     13167699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13167699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     12089087                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12089087                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          641                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          626                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4833                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1088                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          228                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1746                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1826135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1829359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        10151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst     12250093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         8553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12278467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         3242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data     23476492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         4747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23491975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        10151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         9732                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst     12250093                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data     25302627                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         8553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5117                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37599801                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        10151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         9732                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst     12250093                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data     25302627                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         8553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5117                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37599801                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.936839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.198444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.998403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.913304                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.994485                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.995455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.118421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880871                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.876623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.083110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.465929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.527027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.465612                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.160910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.030637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.004265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.068397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004455                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.318630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.093942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.287342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.185802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.287264                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.160910                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.407724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.030637                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.091451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.004265                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.300231                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.068397                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.210475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203588                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.160910                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.407724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.030637                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.091451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.004265                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.300231                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.068397                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.210475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203588                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2426518                       # number of writebacks
system.l2.writebacks::total                   2426518                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2343                       # Transaction distribution
system.membus.trans_dist::ReadResp            6805605                       # Transaction distribution
system.membus.trans_dist::WriteReq               6136                       # Transaction distribution
system.membus.trans_dist::WriteResp              6136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2501590                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5204134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5056                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1721                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5986                       # Transaction distribution
system.membus.trans_dist::ReadExReq            852434                       # Transaction distribution
system.membus.trans_dist::ReadExResp           851737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6803262                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         75072                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        75072                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22953790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     22970748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23196284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4814848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4814848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        42111                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    645206848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    645248959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               650063807                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          15451908                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                15451908    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15451908                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              551662                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             306962                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              858624                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             270255                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         270255                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1945731958                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2496141                       # Number of instructions committed
system.switch_cpus0.committedOps              2496141                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2396354                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             131036                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       174714                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2396354                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  268                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3238508                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1877398                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               860247                       # number of memory refs
system.switch_cpus0.num_load_insts             552276                       # Number of load instructions
system.switch_cpus0.num_store_insts            307971                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1943236284.862839                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2495673.137161                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001283                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998717                       # Percentage of idle cycles
system.switch_cpus0.Branches                   350536                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        11459      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1504541     60.27%     60.73% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8574      0.34%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              8      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.08% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          571120     22.88%     83.96% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         309967     12.42%     96.38% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         90472      3.62%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2496141                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              398294                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           21797                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             227996                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          12576                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              626290                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           34373                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             313485                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         313606                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1944827902                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1843021                       # Number of instructions committed
system.switch_cpus1.committedOps              1843021                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1768363                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           629                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              71987                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       141347                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1768363                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  629                       # number of float instructions
system.switch_cpus1.num_int_register_reads      2428944                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1382578                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          328                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               627650                       # number of memory refs
system.switch_cpus1.num_load_insts             398574                       # Number of load instructions
system.switch_cpus1.num_store_insts            229076                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1942986062.276468                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1841839.723532                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000947                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999053                       # Percentage of idle cycles
system.switch_cpus1.Branches                   247636                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        13896      0.75%      0.75% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1112883     60.38%     61.13% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            6360      0.35%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             54      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          405847     22.02%     83.50% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         229361     12.44%     95.94% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         74775      4.06%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1843179                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           351960260                       # DTB read hits
system.switch_cpus2.dtb.read_misses          10255855                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       359424531                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          156173136                       # DTB write hits
system.switch_cpus2.dtb.write_misses           246050                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      149567345                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           508133396                       # DTB hits
system.switch_cpus2.dtb.data_misses          10501905                       # DTB misses
system.switch_cpus2.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       508991876                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1921886644                       # ITB hits
system.switch_cpus2.itb.fetch_misses              684                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1921887328                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1945731157                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1934277555                       # Number of instructions committed
system.switch_cpus2.committedOps           1934277555                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1709497908                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       1668598                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           87754663                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    255153418                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1709497908                       # number of integer instructions
system.switch_cpus2.num_fp_insts              1668598                       # number of float instructions
system.switch_cpus2.num_int_register_reads   2229327581                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1250354410                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1003537                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1003612                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            521395471                       # number of memory refs
system.switch_cpus2.num_load_insts          364974588                       # Number of load instructions
system.switch_cpus2.num_store_insts         156420883                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      537201.276618                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1945193955.723382                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999724                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000276                       # Percentage of idle cycles
system.switch_cpus2.Branches                400408796                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    157012846      8.07%      8.07% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1149568147     59.11%     67.18% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          496387      0.03%     67.21% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         662219      0.03%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         300167      0.02%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         100058      0.01%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       373704940     19.22%     86.48% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      156427501      8.04%     94.52% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     106507214      5.48%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1944779480                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              353569                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             194565                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              548134                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             209291                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         209291                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1945241629                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1630177                       # Number of instructions committed
system.switch_cpus3.committedOps              1630177                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      1562655                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           409                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              66832                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       118674                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             1562655                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  409                       # number of float instructions
system.switch_cpus3.num_int_register_reads      2146896                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1235236                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          198                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          204                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               549193                       # number of memory refs
system.switch_cpus3.num_load_insts             353609                       # Number of load instructions
system.switch_cpus3.num_store_insts            195584                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1943612513.191794                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1629115.808206                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000837                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999163                       # Percentage of idle cycles
system.switch_cpus3.Branches                   218263                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9797      0.60%      0.60% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           987213     60.56%     61.16% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6228      0.38%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             19      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          359983     22.08%     83.63% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         195594     12.00%     95.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         71346      4.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1630180                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     75226085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     37387786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       569140                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          42553                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        28144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        14409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2343                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          35787807                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              6136                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             6136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13167699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12089087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12013347                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5441                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1929                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1830056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1830056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12278469                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23506995                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        21568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        32449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        22616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        35504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     36580247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     75796629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        21594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        22264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             112532871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       761472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       559614                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       797696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1129072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   1557129792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2462061261                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       834624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       596164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4023869695                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7822780                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         83057344                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217823                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               82327340     99.12%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 260682      0.31%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 107823      0.13%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 357954      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3545      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83057344                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.072793                       # Number of seconds simulated
sim_ticks                                 72792738000                       # Number of ticks simulated
final_tick                               3307413473500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9364268                       # Simulator instruction rate (inst/s)
host_op_rate                                  9364267                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              280445490                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746536                       # Number of bytes of host memory used
host_seconds                                   259.56                       # Real time elapsed on the host
sim_insts                                  2430599285                       # Number of instructions simulated
sim_ops                                    2430599285                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       343296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     87722944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       211968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     57303488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       114048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     27062976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       176512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     57321472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          230256704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       343296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       211968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       114048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       176512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        845824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     10940032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10940032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1370671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       895367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       422859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       895648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3597761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        170938                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             170938                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4716075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1205105707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2911939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    787214351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1566750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    371781262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      2424857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    787461409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3163182349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4716075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2911939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1566750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      2424857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11619621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       150290157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150290157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       150290157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4716075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1205105707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2911939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    787214351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1566750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    371781262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      2424857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    787461409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3313472506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   2098362                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     853     31.34%     31.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     55      2.02%     33.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     74      2.72%     36.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     39      1.43%     37.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1701     62.49%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2722                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      853     46.08%     46.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      55      2.97%     49.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      74      4.00%     53.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      39      2.11%     55.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     830     44.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1851                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             72594283500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4125000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3626000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                4747000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              185028000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         72791809500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.487948                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.680015                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   62      0.20%      0.20% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   99      0.32%      0.53% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2279      7.45%      7.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                    150      0.49%      8.47% # number of callpals executed
system.cpu0.kern.callpal::rti                     276      0.90%      9.37% # number of callpals executed
system.cpu0.kern.callpal::callsys                 102      0.33%      9.70% # number of callpals executed
system.cpu0.kern.callpal::rdunique              27627     90.30%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 30595                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              373                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                195                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                195                      
system.cpu0.kern.mode_good::user                  195                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.522788                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.686620                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      973542575000     93.10%     93.10% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         72135609000      6.90%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      99                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2981957                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.862084                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19961481                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2981957                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.694087                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.862084                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          266                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48303236                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48303236                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     15169963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15169963                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4349865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4349865                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        77065                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        77065                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        76966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        76966                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19519828                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19519828                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19519828                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19519828                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2960334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2960334                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        24369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        24369                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          614                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          614                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          630                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          630                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2984703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2984703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2984703                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2984703                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     18130297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18130297                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4374234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4374234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        77679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        77679                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        77596                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        77596                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     22504531                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22504531                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     22504531                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22504531                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.163281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.163281                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005571                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005571                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.007904                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.007904                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.008119                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.008119                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.132627                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132627                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.132627                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132627                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       186971                       # number of writebacks
system.cpu0.dcache.writebacks::total           186971                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            13815                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          135708040                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13815                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9823.238509                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          272                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        289561187                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       289561187                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    144759871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      144759871                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    144759871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       144759871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    144759871                       # number of overall hits
system.cpu0.icache.overall_hits::total      144759871                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        13815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13815                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        13815                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13815                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        13815                       # number of overall misses
system.cpu0.icache.overall_misses::total        13815                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    144773686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    144773686                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    144773686                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    144773686                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    144773686                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    144773686                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        13815                       # number of writebacks
system.cpu0.icache.writebacks::total            13815                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      75                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1349049                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     573     32.08%     32.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     74      4.14%     36.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     55      3.08%     39.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1084     60.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1786                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      573     46.78%     46.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      74      6.04%     52.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      55      4.49%     57.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     523     42.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1225                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             72904901000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3626000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                6799500      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              121094000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         73036420500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.482472                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.685890                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   15      0.05%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   99      0.34%      0.40% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1465      5.08%      5.48% # number of callpals executed
system.cpu1.kern.callpal::rdps                    163      0.57%      6.04% # number of callpals executed
system.cpu1.kern.callpal::rti                     192      0.67%      6.71% # number of callpals executed
system.cpu1.kern.callpal::callsys                  62      0.22%      6.92% # number of callpals executed
system.cpu1.kern.callpal::rdunique              26828     93.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 28824                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              169                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                117                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                122                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                163                      
system.cpu1.kern.mode_good::user                  117                      
system.cpu1.kern.mode_good::idle                   46                      
system.cpu1.kern.mode_switch_good::kernel     0.964497                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.377049                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.799020                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         125036000      0.05%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         46715721500     17.67%     17.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        217599522000     82.29%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      99                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1892213                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.193327                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13164578                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1892213                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.957239                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   506.193327                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.988659                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988659                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31463494                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31463494                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9873189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9873189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      2921884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2921884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        47317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47317                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        47242                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        47242                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     12795073                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12795073                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     12795073                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12795073                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1883772                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1883772                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        10505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10505                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          397                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          447                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          447                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1894277                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1894277                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1894277                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1894277                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11756961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11756961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      2932389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2932389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        47714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        47714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        47689                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47689                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14689350                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14689350                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14689350                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14689350                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.160226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160226                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003582                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003582                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.008320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.008320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.009373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.009373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.128956                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.128956                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.128956                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.128956                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       106886                       # number of writebacks
system.cpu1.dcache.writebacks::total           106886                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             9368                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           64459730                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9368                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6880.842229                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        187547246                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       187547246                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     93759571                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       93759571                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     93759571                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        93759571                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     93759571                       # number of overall hits
system.cpu1.icache.overall_hits::total       93759571                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         9368                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9368                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         9368                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9368                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         9368                       # number of overall misses
system.cpu1.icache.overall_misses::total         9368                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     93768939                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     93768939                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     93768939                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     93768939                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     93768939                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     93768939                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000100                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000100                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         9368                       # number of writebacks
system.cpu1.icache.writebacks::total             9368                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    662708                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     478     29.95%     29.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     74      4.64%     34.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     13      0.81%     35.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1031     64.60%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1596                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      478     46.05%     46.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      74      7.13%     53.18% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      13      1.25%     54.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     473     45.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1038                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             72710063500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3626000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1722000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               76802500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         72792214000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.458778                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.650376                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu2.kern.syscall::71                        5     38.46%     46.15% # number of syscalls executed
system.cpu2.kern.syscall::73                        2     15.38%     61.54% # number of syscalls executed
system.cpu2.kern.syscall::74                        5     38.46%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    13                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   48      0.17%      0.17% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   22      0.08%      0.25% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1391      4.96%      5.21% # number of callpals executed
system.cpu2.kern.callpal::rdps                    155      0.55%      5.76% # number of callpals executed
system.cpu2.kern.callpal::rti                     122      0.43%      6.19% # number of callpals executed
system.cpu2.kern.callpal::callsys                  34      0.12%      6.32% # number of callpals executed
system.cpu2.kern.callpal::rdunique              26284     93.68%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 28056                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              144                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 61                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 61                      
system.cpu2.kern.mode_good::user                   61                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.423611                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.595122                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       50672495500     69.61%     69.61% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         22119718500     30.39%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           918346                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          485.440372                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6173363                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           918346                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             6.722263                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   485.440372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.948126                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.948126                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15055795                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15055795                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4602602                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4602602                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1509914                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1509914                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17438                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17438                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17426                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17426                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      6112516                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6112516                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      6112516                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6112516                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       906460                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       906460                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        13643                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        13643                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          260                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          260                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          265                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          265                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       920103                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        920103                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       920103                       # number of overall misses
system.cpu2.dcache.overall_misses::total       920103                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      5509062                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5509062                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1523557                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1523557                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17691                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17691                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      7032619                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7032619                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      7032619                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7032619                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.164540                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164540                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008955                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008955                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.014691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.014691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.014979                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.014979                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.130834                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.130834                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.130834                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.130834                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        61476                       # number of writebacks
system.cpu2.dcache.writebacks::total            61476                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5036                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           55866204                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5036                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11093.368546                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         89017758                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        89017758                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     44501325                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       44501325                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     44501325                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        44501325                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     44501325                       # number of overall hits
system.cpu2.icache.overall_hits::total       44501325                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         5036                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5036                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         5036                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5036                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         5036                       # number of overall misses
system.cpu2.icache.overall_misses::total         5036                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     44506361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44506361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     44506361                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44506361                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     44506361                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44506361                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         5036                       # number of writebacks
system.cpu2.icache.writebacks::total             5036                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1362726                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     581     32.03%     32.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     74      4.08%     36.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     55      3.03%     39.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1104     60.86%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1814                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      581     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      74      5.91%     52.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      55      4.39%     56.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     542     43.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1252                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             72911478000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                3626000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                6082500      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              115907000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         73037093500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.490942                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.690187                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   28      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   93      0.32%      0.42% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1502      5.21%      5.63% # number of callpals executed
system.cpu3.kern.callpal::rdps                    160      0.56%      6.19% # number of callpals executed
system.cpu3.kern.callpal::rti                     188      0.65%      6.84% # number of callpals executed
system.cpu3.kern.callpal::callsys                  59      0.20%      7.04% # number of callpals executed
system.cpu3.kern.callpal::rdunique              26787     92.96%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 28817                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              281                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                119                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                119                      
system.cpu3.kern.mode_good::user                  119                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.423488                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.595000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      998878890000     95.52%     95.52% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         46843389500      4.48%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      93                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1966312                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.164365                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           13099500                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1966312                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.661964                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   506.164365                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.988602                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988602                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         31578855                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        31578855                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9831132                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9831132                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      2910404                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2910404                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        47358                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        47358                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        47217                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        47217                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     12741536                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12741536                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     12741536                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12741536                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1942710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1942710                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        25639                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        25639                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          414                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          414                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          535                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          535                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1968349                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1968349                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1968349                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1968349                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11773842                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11773842                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      2936043                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2936043                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        47772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        47772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        47752                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        47752                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14709885                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14709885                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14709885                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14709885                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.165002                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.165002                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.008733                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008733                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.008666                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.008666                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.011204                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.011204                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.133811                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.133811                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.133811                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.133811                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       131572                       # number of writebacks
system.cpu3.dcache.writebacks::total           131572                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             9364                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           86791330                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9364                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9268.617044                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          264                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        188033810                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       188033810                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     94002859                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       94002859                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     94002859                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        94002859                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     94002859                       # number of overall hits
system.cpu3.icache.overall_hits::total       94002859                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         9364                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         9364                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         9364                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          9364                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         9364                       # number of overall misses
system.cpu3.icache.overall_misses::total         9364                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     94012223                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     94012223                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     94012223                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     94012223                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     94012223                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     94012223                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000100                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000100                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         9364                       # number of writebacks
system.cpu3.icache.writebacks::total             9364                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 824                       # Transaction distribution
system.iobus.trans_dist::WriteResp                824                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          606                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     6134                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3603165                       # number of replacements
system.l2.tags.tagsinuse                 32755.411008                       # Cycle average of tags in use
system.l2.tags.total_refs                    46345517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3603165                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.862446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      166.083977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    60.417371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data 14419.223860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    35.259530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  7608.427992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    14.543384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2729.409747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    31.143398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  7690.901750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.440040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.232191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.083295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.234708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999616                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        24181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          528                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996155                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 117953487                       # Number of tag accesses
system.l2.tags.data_accesses                117953487                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       486905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           486905                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10493                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10493                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          154                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  294                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          127                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                395                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        20412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         8364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        11058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        23592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 63426                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         8451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         6056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         3254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         6606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24367                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1586303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       985628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       483675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1044827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4100433                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         8451                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1606715                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         6056                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       993992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         3254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       494733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         6606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1068419                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4188226                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         8451                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1606715                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         6056                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       993992                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         3254                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       494733                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         6606                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1068419                       # number of overall hits
system.l2.overall_hits::total                 4188226                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          485                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                863                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              201                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         1950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         1227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6672                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         5364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13216                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1368535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       894010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       420912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       894427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3577884                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         5364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1370673                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       895367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       422862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2758                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       895654                       # number of demand (read+write) misses
system.l2.demand_misses::total                3597772                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         5364                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1370673                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3312                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       895367                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1782                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       422862                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2758                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       895654                       # number of overall misses
system.l2.overall_misses::total               3597772                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       486905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       486905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10493                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10493                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          639                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1157                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            596                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        22550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9721                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        13008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        24819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        13815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         9368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         5036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         9364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2954838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1879638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       904587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1939254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7678317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        13815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2977388                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         9368                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1889359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         5036                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       917595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         9364                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1964073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7785998                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        13815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2977388                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         9368                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1889359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         5036                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       917595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         9364                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1964073                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7785998                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.758998                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.705584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.883929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.669856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.745895                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.335079                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.291339                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.385321                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.343195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.337248                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.094812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.139595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.149908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.049438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.095181                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.388274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.353544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.353852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.294532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.351648                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.463151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.475629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.465308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.461222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465972                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.388274                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.460361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.353544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.473900                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.353852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.460837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.294532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.456019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.462082                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.388274                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.460361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.353544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.473900                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.353852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.460837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.294532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.456019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.462082                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               170938                       # number of writebacks
system.l2.writebacks::total                    170938                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 333                       # Transaction distribution
system.membus.trans_dist::ReadResp            3591433                       # Transaction distribution
system.membus.trans_dist::WriteReq                824                       # Transaction distribution
system.membus.trans_dist::WriteResp               824                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       170938                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3417048                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3406                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1482                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1075                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7030                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3591100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10789840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10792154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10792154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6134                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    241196736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    241202870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               241202870                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7192175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7192175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7192175                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            17753215                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2045666                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        19693434                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            4452034                       # DTB write hits
system.switch_cpus0.dtb.write_misses            21887                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        4406662                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            22205249                       # DTB hits
system.switch_cpus0.dtb.data_misses           2067553                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        24100096                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          144313809                       # ITB hits
system.switch_cpus0.itb.fetch_misses               47                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      144313856                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               145583694                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          142706133                       # Number of instructions committed
system.switch_cpus0.committedOps            142706133                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    104206371                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      32206743                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2058726                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      8694925                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           104206371                       # number of integer instructions
system.switch_cpus0.num_fp_insts             32206743                       # number of float instructions
system.switch_cpus0.num_int_register_reads    165224047                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     80825039                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     41403560                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     30891821                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             24728367                       # number of memory refs
system.switch_cpus0.num_load_insts           20253975                       # Number of load instructions
system.switch_cpus0.num_store_insts           4474392                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      811752.065834                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      144771941.934166                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.994424                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.005576                       # Percentage of idle cycles
system.switch_cpus0.Branches                 12294833                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     11313612      7.81%      7.81% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         55740708     38.50%     46.32% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2687      0.00%     46.32% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     46.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       22096963     15.26%     61.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         541579      0.37%     61.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        6627945      4.58%     66.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       1003988      0.69%     67.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         108456      0.07%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        22144691     15.30%     82.60% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4474763      3.09%     85.69% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      20718294     14.31%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         144773686                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            11535652                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1305825                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        12769276                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            2979973                       # DTB write hits
system.switch_cpus1.dtb.write_misses            14228                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        2952105                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            14515625                       # DTB hits
system.switch_cpus1.dtb.data_misses           1320053                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        15721381                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           93460927                       # ITB hits
system.switch_cpus1.itb.fetch_misses               43                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       93460970                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               146072976                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts           92448886                       # Number of instructions committed
system.switch_cpus1.committedOps             92448886                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     67630306                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      20720722                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            1377475                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      5667587                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            67630306                       # number of integer instructions
system.switch_cpus1.num_fp_insts             20720722                       # number of float instructions
system.switch_cpus1.num_int_register_reads    106912067                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     52398118                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     26574893                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     19851665                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             16105142                       # number of memory refs
system.switch_cpus1.num_load_insts           13110500                       # Number of load instructions
system.switch_cpus1.num_store_insts           2994642                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      51990079.285983                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      94082896.714017                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.644081                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.355919                       # Percentage of idle cycles
system.switch_cpus1.Branches                  8071113                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      7281144      7.76%      7.76% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         36318248     38.73%     46.50% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1702      0.00%     46.50% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     46.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       14316668     15.27%     61.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         353969      0.38%     62.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        4315633      4.60%     66.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult        534792      0.57%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          71320      0.08%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        14343000     15.30%     82.69% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2994688      3.19%     85.88% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      13237775     14.12%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          93768939                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             5369436                       # DTB read hits
system.switch_cpus2.dtb.read_misses            627355                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         5944971                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1541307                       # DTB write hits
system.switch_cpus2.dtb.write_misses             7152                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1508529                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             6910743                       # DTB hits
system.switch_cpus2.dtb.data_misses            634507                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         7453500                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           44262655                       # ITB hits
system.switch_cpus2.itb.fetch_misses               62                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       44262717                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               145585537                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           43871854                       # Number of instructions committed
system.switch_cpus2.committedOps             43871854                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     32412381                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       9267543                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             705316                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      2786830                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            32412381                       # number of integer instructions
system.switch_cpus2.num_fp_insts              9267543                       # number of float instructions
system.switch_cpus2.num_int_register_reads     50128549                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     25075708                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     11782552                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      8831442                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              7702771                       # number of memory refs
system.switch_cpus2.num_load_insts            6154115                       # Number of load instructions
system.switch_cpus2.num_store_insts           1548656                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      101079156.350542                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      44506380.649458                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.305706                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.694294                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4002946                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      3558710      8.00%      8.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         17480062     39.28%     47.27% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             686      0.00%     47.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     47.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        6536509     14.69%     61.96% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         169337      0.38%     62.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        1996644      4.49%     66.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult         74409      0.17%     66.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          34228      0.08%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.07% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         6727447     15.12%     82.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1548807      3.48%     85.67% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       6379522     14.33%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          44506361                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            11550622                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1319010                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        12799957                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            2983708                       # DTB write hits
system.switch_cpus3.dtb.write_misses            14725                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        2957603                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            14534330                       # DTB hits
system.switch_cpus3.dtb.data_misses           1333735                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        15757560                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           93716213                       # ITB hits
system.switch_cpus3.itb.fetch_misses               50                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       93716263                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               146075721                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts           92678488                       # Number of instructions committed
system.switch_cpus3.committedOps             92678488                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     67828671                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      20717738                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            1376168                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      5686476                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            67828671                       # number of integer instructions
system.switch_cpus3.num_fp_insts             20717738                       # number of float instructions
system.switch_cpus3.num_int_register_reads    107114537                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     52561447                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     26570987                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     19849536                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             16139488                       # number of memory refs
system.switch_cpus3.num_load_insts           13140624                       # Number of load instructions
system.switch_cpus3.num_store_insts           2998864                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      51746937.994517                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      94328783.005483                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.645753                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.354247                       # Percentage of idle cycles
system.switch_cpus3.Branches                  8089992                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      7312186      7.78%      7.78% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         36360585     38.68%     46.45% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1631      0.00%     46.46% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     46.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       14315995     15.23%     61.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         353590      0.38%     62.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        4315561      4.59%     66.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult        534338      0.57%     67.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          71208      0.08%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     67.29% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        14373589     15.29%     82.58% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        2998937      3.19%     85.77% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      13374603     14.23%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          94012223                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     15604988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7061252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2050134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19381                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         9059                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                333                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7732877                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               824                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       486905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5999629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3689                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1877                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7694961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        32005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8484963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5386205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2592890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        20386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5566778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22116495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1164160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202920798                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       695936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    128057088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       511360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     62801368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       705408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    134376192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              531232310                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3603165                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19209310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.240662                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.664334                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16572847     86.28%     86.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1143144      5.95%     92.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1004192      5.23%     97.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 485077      2.53%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4050      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19209310                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083203                       # Number of seconds simulated
sim_ticks                                 83202601000                       # Number of ticks simulated
final_tick                               3390616074500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19953824                       # Simulator instruction rate (inst/s)
host_op_rate                                 19953821                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              639885606                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747560                       # Number of bytes of host memory used
host_seconds                                   130.03                       # Real time elapsed on the host
sim_insts                                  2594541056                       # Number of instructions simulated
sim_ops                                    2594541056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        75456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       566016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       301184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    224596736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        39744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        81984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          225677696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        75456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       301184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        39744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        423936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     67098304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67098304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      3509324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3526214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1048411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1048411                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       906895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      6802864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        90766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       108458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3619887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   2699395611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       477677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       985354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2712387513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       906895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        90766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3619887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       477677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5095225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       806444789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            806444789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       806444789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       906895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      6802864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        90766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       108458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3619887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   2699395611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       477677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       985354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3518832302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      88                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3710                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     961     33.98%     33.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    123      4.35%     38.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     85      3.01%     41.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     41.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1658     58.63%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2828                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      959     45.11%     45.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     123      5.79%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      85      4.00%     54.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.05%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     958     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2126                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             83062970000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                9225000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4165000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              126863500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         83203335500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997919                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.577805                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.751768                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.85%      1.95% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2311     80.61%     82.56% # number of callpals executed
system.cpu0.kern.callpal::rdps                    174      6.07%     88.63% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     88.66% # number of callpals executed
system.cpu0.kern.callpal::rti                     308     10.74%     99.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.52%     99.93% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.07%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2867                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              360                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.266667                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.422319                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       83130553000     99.91%     99.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12561                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          474.455095                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             282861                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13073                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.637038                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   474.455095                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.926670                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.926670                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           565301                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          565301                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       141936                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         141936                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       116359                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        116359                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2488                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2488                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2461                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2461                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       258295                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          258295                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       258295                       # number of overall hits
system.cpu0.dcache.overall_hits::total         258295                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5721                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7069                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          172                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12790                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12790                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12790                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12790                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       147657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       147657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       123428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       123428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2527                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2527                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       271085                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       271085                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       271085                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       271085                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038745                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038745                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.057272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057272                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.064662                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064662                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.026118                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026118                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.047181                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.047181                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.047181                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.047181                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8178                       # number of writebacks
system.cpu0.dcache.writebacks::total             8178                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4904                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999994                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11247720                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5416                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2076.757755                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999994                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1537264                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1537264                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       761273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         761273                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       761273                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          761273                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       761273                       # number of overall hits
system.cpu0.icache.overall_hits::total         761273                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4906                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4906                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4906                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4906                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4906                       # number of overall misses
system.cpu0.icache.overall_misses::total         4906                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       766179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       766179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       766179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       766179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       766179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       766179                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006403                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006403                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006403                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006403                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006403                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006403                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4904                       # number of writebacks
system.cpu0.icache.writebacks::total             4904                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      86                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1487                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     347     26.35%     26.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     85      6.45%     32.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.08%     32.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    884     67.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1317                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      347     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      85     10.91%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.13%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     346     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  779                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             82951809500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4165000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               44173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         83000312500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.391403                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.591496                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 1145     81.73%     81.73% # number of callpals executed
system.cpu1.kern.callpal::rdps                    170     12.13%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rti                      86      6.14%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1401                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 86                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              341                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          469.399940                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49139                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              728                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.498626                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   469.399940                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.916797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            85949                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           85949                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26851                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14734                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          242                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          242                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        41585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           41585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        41585                       # number of overall hits
system.cpu1.dcache.overall_hits::total          41585                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          482                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           94                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           10                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           28                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          576                       # number of overall misses
system.cpu1.dcache.overall_misses::total          576                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        27333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        27333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        14828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        14828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          270                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42161                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42161                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42161                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42161                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017634                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006339                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006339                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.036364                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.036364                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.103704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.013662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.013662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013662                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu1.dcache.writebacks::total               28                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              558                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30387311                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1070                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28399.356075                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           250208                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          250208                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124267                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124267                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124267                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124267                       # number of overall hits
system.cpu1.icache.overall_hits::total         124267                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          558                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          558                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          558                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           558                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          558                       # number of overall misses
system.cpu1.icache.overall_misses::total          558                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124825                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124825                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124825                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124825                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124825                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124825                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004470                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004470                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004470                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004470                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004470                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004470                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          558                       # number of writebacks
system.cpu1.icache.writebacks::total              558                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   3086499                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6214     47.08%     47.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.01%     47.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     85      0.64%     47.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     47.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6897     52.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               13198                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6214     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.01%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      85      0.68%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6213     49.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12514                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             81686604500     98.42%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4165000      0.01%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1308496000      1.58%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         82999501500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.900826                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.948174                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     45.45%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.31%      0.31% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.02%      0.34% # number of callpals executed
system.cpu2.kern.callpal::swpipl                12981     96.88%     97.22% # number of callpals executed
system.cpu2.kern.callpal::rdps                    175      1.31%     98.52% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     98.53% # number of callpals executed
system.cpu2.kern.callpal::rti                     130      0.97%     99.50% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      0.15%     99.65% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.04%     99.69% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 41      0.31%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 13399                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              172                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                126                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                127                      
system.cpu2.kern.mode_good::user                  126                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.738372                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.848993                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2047775000      2.47%      2.47% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         80885239500     97.53%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          5640432                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.951068                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30643357                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5640928                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.432325                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.951068                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999904                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999904                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         78199239                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        78199239                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18472867                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18472867                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     10004779                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10004779                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       986822                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       986822                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1173938                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1173938                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     28477646                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        28477646                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     28477646                       # number of overall hits
system.cpu2.dcache.overall_hits::total       28477646                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      5406172                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5406172                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        47467                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        47467                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       187193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       187193                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           69                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5453639                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5453639                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5453639                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5453639                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23879039                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23879039                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     10052246                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10052246                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1174015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1174015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1174007                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1174007                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     33931285                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     33931285                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     33931285                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     33931285                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.226398                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.226398                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004722                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.159447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.159447                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000059                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000059                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.160726                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160726                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.160726                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160726                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1195337                       # number of writebacks
system.cpu2.dcache.writebacks::total          1195337                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             7961                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999429                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          172265995                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8473                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         20331.169007                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999429                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        331722490                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       331722490                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    165849296                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      165849296                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    165849296                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       165849296                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    165849296                       # number of overall hits
system.cpu2.icache.overall_hits::total      165849296                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         7966                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7966                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         7966                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7966                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         7966                       # number of overall misses
system.cpu2.icache.overall_misses::total         7966                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    165857262                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    165857262                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    165857262                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    165857262                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    165857262                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    165857262                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000048                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000048                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         7961                       # number of writebacks
system.cpu2.icache.writebacks::total             7961                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      88                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      2281                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     439     28.81%     28.81% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     85      5.58%     34.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.20%     34.58% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    997     65.42%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1524                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      439     45.54%     45.54% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      85      8.82%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.31%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     437     45.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  964                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             82944912000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4165000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               50385500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         82999814000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.438315                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.632546                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   59      3.50%      3.56% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.30%      3.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1283     76.19%     80.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                    171     10.15%     90.20% # number of callpals executed
system.cpu3.kern.callpal::rti                     154      9.14%     99.35% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.53%     99.88% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.12%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1684                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              213                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.314554                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.478571                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       82971228000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      59                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2583                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          471.118931                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              83627                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3033                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            27.572371                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   471.118931                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.920154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.920154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           168165                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          168165                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        50037                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          50037                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        28075                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         28075                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          699                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          699                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          710                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          710                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        78112                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           78112                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        78112                       # number of overall hits
system.cpu3.dcache.overall_hits::total          78112                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2216                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2216                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          778                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          778                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           48                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           33                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2994                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2994                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2994                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2994                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        52253                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        52253                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        28853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        28853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          743                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          743                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        81106                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        81106                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        81106                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        81106                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.042409                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042409                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.026964                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026964                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.064257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064257                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.044415                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044415                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.036915                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.036915                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.036915                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036915                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1180                       # number of writebacks
system.cpu3.dcache.writebacks::total             1180                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1934                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8404821                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2446                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3436.149223                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           536062                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          536062                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       265130                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         265130                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       265130                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          265130                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       265130                       # number of overall hits
system.cpu3.icache.overall_hits::total         265130                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1934                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1934                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1934                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1934                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1934                       # number of overall misses
system.cpu3.icache.overall_misses::total         1934                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       267064                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       267064                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       267064                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       267064                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       267064                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       267064                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007242                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007242                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007242                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007242                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007242                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007242                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1934                       # number of writebacks
system.cpu3.icache.writebacks::total             1934                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  751                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 751                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2017                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2017                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          621                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5809                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    79561                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3527263                       # number of replacements
system.l2.tags.tagsinuse                 32758.072505                       # Cycle average of tags in use
system.l2.tags.total_refs                    10714959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3559682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.010089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      556.950103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     3.914384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    57.769922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     4.488784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    47.138816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    48.835980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data 31980.263895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     4.670343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    54.040278                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.975960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999697                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989349                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91809360                       # Number of tag accesses
system.l2.tags.data_accesses                 91809360                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1204723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1204723                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9756                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         5903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6860                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3726                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         3260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8739                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      2124978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         1275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2129374                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3726                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3754                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          208                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         3260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2130881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1313                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1391                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2144973                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3726                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3754                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          440                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          208                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         3260                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2130881                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1313                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1391                       # number of overall hits
system.l2.overall_hits::total                 2144973                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          151                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                391                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               89                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        41331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               47951                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         4706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6624                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      3468005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3471655                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8848                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4706                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      3509336                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          621                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1281                       # number of demand (read+write) misses
system.l2.demand_misses::total                3526230                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1179                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8848                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          118                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          141                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4706                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      3509336                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          621                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1281                       # number of overall misses
system.l2.overall_misses::total               3526230                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1204723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1204723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9756                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              408                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           35                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        47234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         7966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      5592983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5601029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4905                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         7966                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      5640217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1934                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2672                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5671203                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4905                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         7966                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      5640217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1934                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2672                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5671203                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.962500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.967949                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.869565                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.958333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.843750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.908163                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.877500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.942857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.875026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.832612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874843                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.240367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.211470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.590761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.321096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.431166                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.493308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.343949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.620064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.355735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.619825                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.240367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.702111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.211470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.404011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.590761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.622199                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.321096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.479416                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621778                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.240367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.702111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.211470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.404011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.590761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.622199                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.321096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.479416                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621778                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1047259                       # number of writebacks
system.l2.writebacks::total                   1047259                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 748                       # Transaction distribution
system.membus.trans_dist::ReadResp            3479030                       # Transaction distribution
system.membus.trans_dist::WriteReq                865                       # Transaction distribution
system.membus.trans_dist::WriteResp               865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1048411                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2468316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              529                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            187                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             496                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48002                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3478282                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10569282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10572508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10575970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    292702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    292708081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               292782001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           7046495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 7046495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7046495                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              150341                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             126602                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              276943                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             198579                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         198731                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               166407092                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             765697                       # Number of instructions committed
system.switch_cpus0.committedOps               765697                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       735477                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              30987                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        67569                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              735477                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1018636                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       529587                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               278387                       # number of memory refs
system.switch_cpus0.num_load_insts             151426                       # Number of load instructions
system.switch_cpus0.num_store_insts            126961                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      165640841.295172                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      766250.704828                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004605                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995395                       # Percentage of idle cycles
system.switch_cpus0.Branches                   106635                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        11225      1.47%      1.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           447480     58.40%     59.87% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1221      0.16%     60.03% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.15%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.03%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          157470     20.55%     80.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         127199     16.60%     97.37% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         20185      2.63%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            766179                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               27608                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15188                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               42796                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              17779                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          17779                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               166000651                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             124825                       # Number of instructions committed
system.switch_cpus1.committedOps               124825                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       119254                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5222                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         8676                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              119254                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads       162646                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        94450                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                42882                       # number of memory refs
system.switch_cpus1.num_load_insts              27608                       # Number of load instructions
system.switch_cpus1.num_store_insts             15274                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      165876215.255468                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      124435.744532                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000750                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999250                       # Percentage of idle cycles
system.switch_cpus1.Branches                    16556                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          787      0.63%      0.63% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            74084     59.35%     59.98% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             477      0.38%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           28161     22.56%     82.92% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15274     12.24%     95.16% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6042      4.84%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            124825                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            24590565                       # DTB read hits
system.switch_cpus2.dtb.read_misses           3035632                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        26932448                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           11226282                       # DTB write hits
system.switch_cpus2.dtb.write_misses            37048                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       10906372                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35816847                       # DTB hits
system.switch_cpus2.dtb.data_misses           3072680                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        37838820                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          161896146                       # ITB hits
system.switch_cpus2.itb.fetch_misses              321                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      161896467                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               165997902                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          162784570                       # Number of instructions committed
system.switch_cpus2.committedOps            162784570                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    138981301                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       8400953                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            3775888                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     17926177                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           138981301                       # number of integer instructions
system.switch_cpus2.num_fp_insts              8400953                       # number of float instructions
system.switch_cpus2.num_int_register_reads    177628011                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    103894771                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     10800546                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      8400474                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             39352248                       # number of memory refs
system.switch_cpus2.num_load_insts           28088696                       # Number of load instructions
system.switch_cpus2.num_store_insts          11263552                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      546282.907413                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      165451619.092587                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.996709                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.003291                       # Percentage of idle cycles
system.switch_cpus2.Branches                 23690477                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     12916157      7.79%      7.79% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         71904091     43.35%     51.14% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           16438      0.01%     51.15% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     51.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        6400149      3.86%     55.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     55.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2000004      1.21%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        30573282     18.43%     74.65% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11263861      6.79%     81.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      30783261     18.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         165857262                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               52449                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              29577                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               82026                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              41001                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          41126                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               165998248                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             266679                       # Number of instructions committed
system.switch_cpus3.committedOps               266679                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       255721                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           363                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8144                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        25341                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              255721                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  363                       # number of float instructions
system.switch_cpus3.num_int_register_reads       344727                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       198534                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          186                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          189                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                83227                       # number of memory refs
system.switch_cpus3.num_load_insts              53338                       # Number of load instructions
system.switch_cpus3.num_store_insts             29889                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      165731799.214122                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      266448.785878                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001605                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998395                       # Percentage of idle cycles
system.switch_cpus3.Branches                    37241                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3612      1.35%      1.35% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           165552     61.99%     63.34% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             585      0.22%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             26      0.01%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           54938     20.57%     84.14% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          29899     11.20%     95.34% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         12449      4.66%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            267064                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     11344256                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5535711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       451041                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12113                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3879                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                748                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5618126                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               865                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1204723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9756                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4142213                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             530                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15364                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5602014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        40474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         1509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        21761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     16615063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         8352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16705882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       511680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1343507                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        42880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        36848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       882880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    437502318                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       170240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       266496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              440756849                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3529573                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14875442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14233247     95.68%     95.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 366330      2.46%     98.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 161773      1.09%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 113403      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    689      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14875442                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
