
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001478  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00081478  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b4  2000043c  000818b4  0002043c  2**2
                  ALLOC
  3 .stack        00000400  200004f0  00081968  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008f0  00081d68  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006c46  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001217  00000000  00000000  00027104  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000115d  00000000  00000000  0002831b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000208  00000000  00000000  00029478  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001c8  00000000  00000000  00029680  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012e48  00000000  00000000  00029848  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004900  00000000  00000000  0003c690  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005562e  00000000  00000000  00040f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000674  00000000  00000000  000965c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	f0 08 00 20 75 03 08 00 71 03 08 00 71 03 08 00     ... u...q...q...
   80010:	71 03 08 00 71 03 08 00 71 03 08 00 00 00 00 00     q...q...q.......
	...
   8002c:	71 03 08 00 71 03 08 00 00 00 00 00 71 03 08 00     q...q.......q...
   8003c:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   8004c:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   8005c:	71 03 08 00 15 0d 08 00 71 03 08 00 00 00 00 00     q.......q.......
   8006c:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
	...
   80084:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   80094:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   800a4:	00 00 00 00 71 03 08 00 4d 05 08 00 71 03 08 00     ....q...M...q...
   800b4:	71 03 08 00 d9 05 08 00 71 03 08 00 71 03 08 00     q.......q...q...
   800c4:	71 03 08 00 71 03 08 00 71 03 08 00 c5 0b 08 00     q...q...q.......
   800d4:	71 03 08 00 71 03 08 00 71 03 08 00 71 03 08 00     q...q...q...q...
   800e4:	71 03 08 00 71 03 08 00 d9 02 08 00 71 03 08 00     q...q.......q...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	2000043c 	.word	0x2000043c
   80110:	00000000 	.word	0x00000000
   80114:	00081478 	.word	0x00081478

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081478 	.word	0x00081478
   80154:	20000440 	.word	0x20000440
   80158:	00081478 	.word	0x00081478
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80162:	1857      	adds	r7, r2, r1
   80164:	2f08      	cmp	r7, #8
   80166:	bfd4      	ite	le
   80168:	2300      	movle	r3, #0
   8016a:	2301      	movgt	r3, #1
   8016c:	2908      	cmp	r1, #8
   8016e:	bf98      	it	ls
   80170:	2a08      	cmpls	r2, #8
   80172:	d85c      	bhi.n	8022e <can_init+0xce>
   80174:	460d      	mov	r5, r1
   80176:	2b00      	cmp	r3, #0
   80178:	d159      	bne.n	8022e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8017a:	4a2e      	ldr	r2, [pc, #184]	; (80234 <can_init+0xd4>)
   8017c:	6813      	ldr	r3, [r2, #0]
   8017e:	f023 0301 	bic.w	r3, r3, #1
   80182:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80184:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80186:	4b2c      	ldr	r3, [pc, #176]	; (80238 <can_init+0xd8>)
   80188:	f44f 7440 	mov.w	r4, #768	; 0x300
   8018c:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8018e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80190:	f024 0403 	bic.w	r4, r4, #3
   80194:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80196:	2403      	movs	r4, #3
   80198:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   8019a:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8019c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801a0:	4c26      	ldr	r4, [pc, #152]	; (8023c <can_init+0xdc>)
   801a2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801ae:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801b2:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801b4:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801b6:	e019      	b.n	801ec <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b8:	481e      	ldr	r0, [pc, #120]	; (80234 <can_init+0xd4>)
   801ba:	f101 0310 	add.w	r3, r1, #16
   801be:	015b      	lsls	r3, r3, #5
   801c0:	18c2      	adds	r2, r0, r3
   801c2:	2600      	movs	r6, #0
   801c4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801c6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801ca:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801ce:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801d2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   801d6:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801d8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   801dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   801e0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801e4:	2301      	movs	r3, #1
   801e6:	408b      	lsls	r3, r1
   801e8:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ea:	3101      	adds	r1, #1
   801ec:	42b9      	cmp	r1, r7
   801ee:	dde3      	ble.n	801b8 <can_init+0x58>
   801f0:	2300      	movs	r3, #0
   801f2:	e00d      	b.n	80210 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801f4:	490f      	ldr	r1, [pc, #60]	; (80234 <can_init+0xd4>)
   801f6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   801fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   801fe:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80202:	f103 0210 	add.w	r2, r3, #16
   80206:	0152      	lsls	r2, r2, #5
   80208:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8020c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8020e:	3301      	adds	r3, #1
   80210:	42ab      	cmp	r3, r5
   80212:	dbef      	blt.n	801f4 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80214:	4b07      	ldr	r3, [pc, #28]	; (80234 <can_init+0xd4>)
   80216:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80218:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8021c:	4a08      	ldr	r2, [pc, #32]	; (80240 <can_init+0xe0>)
   8021e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80220:	681a      	ldr	r2, [r3, #0]
   80222:	f042 0201 	orr.w	r2, r2, #1
   80226:	601a      	str	r2, [r3, #0]

	return 0;
   80228:	2000      	movs	r0, #0
}
   8022a:	bcf0      	pop	{r4, r5, r6, r7}
   8022c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8022e:	2001      	movs	r0, #1
   80230:	e7fb      	b.n	8022a <can_init+0xca>
   80232:	bf00      	nop
   80234:	400b4000 	.word	0x400b4000
   80238:	400e0e00 	.word	0x400e0e00
   8023c:	1000102b 	.word	0x1000102b
   80240:	e000e100 	.word	0xe000e100

00080244 <can_init_def_tx_rx_mb>:
{
   80244:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80246:	2202      	movs	r2, #2
   80248:	2101      	movs	r1, #1
   8024a:	4b01      	ldr	r3, [pc, #4]	; (80250 <can_init_def_tx_rx_mb+0xc>)
   8024c:	4798      	blx	r3
}
   8024e:	bd08      	pop	{r3, pc}
   80250:	00080161 	.word	0x00080161

00080254 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80254:	014b      	lsls	r3, r1, #5
   80256:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8025a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8025e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80262:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80266:	d033      	beq.n	802d0 <can_receive+0x7c>
{
   80268:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8026a:	014b      	lsls	r3, r1, #5
   8026c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80270:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80274:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80278:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8027c:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80280:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80284:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80286:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8028a:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8028e:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80290:	2300      	movs	r3, #0
   80292:	e003      	b.n	8029c <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80294:	18c6      	adds	r6, r0, r3
   80296:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80298:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   8029a:	3301      	adds	r3, #1
   8029c:	42ab      	cmp	r3, r5
   8029e:	da05      	bge.n	802ac <can_receive+0x58>
			if(i < 4)
   802a0:	2b03      	cmp	r3, #3
   802a2:	dcf7      	bgt.n	80294 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   802a4:	18c6      	adds	r6, r0, r3
   802a6:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   802a8:	0a24      	lsrs	r4, r4, #8
   802aa:	e7f6      	b.n	8029a <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802ac:	4b09      	ldr	r3, [pc, #36]	; (802d4 <can_receive+0x80>)
   802ae:	f101 0210 	add.w	r2, r1, #16
   802b2:	0152      	lsls	r2, r2, #5
   802b4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802b8:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802ba:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802be:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802c6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802ca:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802cc:	bc70      	pop	{r4, r5, r6}
   802ce:	4770      	bx	lr
		return 1;
   802d0:	2001      	movs	r0, #1
   802d2:	4770      	bx	lr
   802d4:	400b4000 	.word	0x400b4000

000802d8 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802d8:	b510      	push	{r4, lr}
	if(DEBUG_INTERRUPT) printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802da:	4b15      	ldr	r3, [pc, #84]	; (80330 <CAN0_Handler+0x58>)
   802dc:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802de:	f014 0f06 	tst.w	r4, #6
   802e2:	d019      	beq.n	80318 <CAN0_Handler+0x40>
	{
		// CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802e4:	f014 0f02 	tst.w	r4, #2
   802e8:	d108      	bne.n	802fc <CAN0_Handler+0x24>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802ea:	f014 0f04 	tst.w	r4, #4
   802ee:	d00a      	beq.n	80306 <CAN0_Handler+0x2e>
		
		{
			can_receive(&message, 2);
   802f0:	2102      	movs	r1, #2
   802f2:	4810      	ldr	r0, [pc, #64]	; (80334 <CAN0_Handler+0x5c>)
   802f4:	4b10      	ldr	r3, [pc, #64]	; (80338 <CAN0_Handler+0x60>)
   802f6:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   802f8:	2300      	movs	r3, #0
   802fa:	e009      	b.n	80310 <CAN0_Handler+0x38>
			can_receive(&message, 1);
   802fc:	2101      	movs	r1, #1
   802fe:	480d      	ldr	r0, [pc, #52]	; (80334 <CAN0_Handler+0x5c>)
   80300:	4b0d      	ldr	r3, [pc, #52]	; (80338 <CAN0_Handler+0x60>)
   80302:	4798      	blx	r3
   80304:	e7f8      	b.n	802f8 <CAN0_Handler+0x20>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80306:	480d      	ldr	r0, [pc, #52]	; (8033c <CAN0_Handler+0x64>)
   80308:	4b0d      	ldr	r3, [pc, #52]	; (80340 <CAN0_Handler+0x68>)
   8030a:	4798      	blx	r3
   8030c:	e7f4      	b.n	802f8 <CAN0_Handler+0x20>
		for (int i = 0; i < message.data_length; i++)
   8030e:	3301      	adds	r3, #1
   80310:	4a08      	ldr	r2, [pc, #32]	; (80334 <CAN0_Handler+0x5c>)
   80312:	7892      	ldrb	r2, [r2, #2]
   80314:	4293      	cmp	r3, r2
   80316:	dbfa      	blt.n	8030e <CAN0_Handler+0x36>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   80318:	f014 0f01 	tst.w	r4, #1
   8031c:	d002      	beq.n	80324 <CAN0_Handler+0x4c>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
		//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   8031e:	2201      	movs	r2, #1
   80320:	4b03      	ldr	r3, [pc, #12]	; (80330 <CAN0_Handler+0x58>)
   80322:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80324:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80328:	4b06      	ldr	r3, [pc, #24]	; (80344 <CAN0_Handler+0x6c>)
   8032a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   8032e:	bd10      	pop	{r4, pc}
   80330:	400b4000 	.word	0x400b4000
   80334:	2000047c 	.word	0x2000047c
   80338:	00080255 	.word	0x00080255
   8033c:	000813f4 	.word	0x000813f4
   80340:	00080ba1 	.word	0x00080ba1
   80344:	e000e100 	.word	0xe000e100

00080348 <DAC_Init>:
   80348:	2240      	movs	r2, #64	; 0x40
   8034a:	4b05      	ldr	r3, [pc, #20]	; (80360 <DAC_Init+0x18>)
   8034c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   80350:	f5a3 33c3 	sub.w	r3, r3, #99840	; 0x18600
   80354:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   80358:	605a      	str	r2, [r3, #4]
   8035a:	2202      	movs	r2, #2
   8035c:	611a      	str	r2, [r3, #16]
   8035e:	4770      	bx	lr
   80360:	400e0600 	.word	0x400e0600

00080364 <DAC_write>:
   80364:	4b01      	ldr	r3, [pc, #4]	; (8036c <DAC_write+0x8>)
   80366:	6218      	str	r0, [r3, #32]
   80368:	4770      	bx	lr
   8036a:	bf00      	nop
   8036c:	400c8000 	.word	0x400c8000

00080370 <Dummy_Handler>:
   80370:	e7fe      	b.n	80370 <Dummy_Handler>
	...

00080374 <Reset_Handler>:
   80374:	b508      	push	{r3, lr}
   80376:	4b11      	ldr	r3, [pc, #68]	; (803bc <Reset_Handler+0x48>)
   80378:	4a11      	ldr	r2, [pc, #68]	; (803c0 <Reset_Handler+0x4c>)
   8037a:	429a      	cmp	r2, r3
   8037c:	d009      	beq.n	80392 <Reset_Handler+0x1e>
   8037e:	4b0f      	ldr	r3, [pc, #60]	; (803bc <Reset_Handler+0x48>)
   80380:	4a0f      	ldr	r2, [pc, #60]	; (803c0 <Reset_Handler+0x4c>)
   80382:	e003      	b.n	8038c <Reset_Handler+0x18>
   80384:	6811      	ldr	r1, [r2, #0]
   80386:	6019      	str	r1, [r3, #0]
   80388:	3304      	adds	r3, #4
   8038a:	3204      	adds	r2, #4
   8038c:	490d      	ldr	r1, [pc, #52]	; (803c4 <Reset_Handler+0x50>)
   8038e:	428b      	cmp	r3, r1
   80390:	d3f8      	bcc.n	80384 <Reset_Handler+0x10>
   80392:	4b0d      	ldr	r3, [pc, #52]	; (803c8 <Reset_Handler+0x54>)
   80394:	e002      	b.n	8039c <Reset_Handler+0x28>
   80396:	2200      	movs	r2, #0
   80398:	601a      	str	r2, [r3, #0]
   8039a:	3304      	adds	r3, #4
   8039c:	4a0b      	ldr	r2, [pc, #44]	; (803cc <Reset_Handler+0x58>)
   8039e:	4293      	cmp	r3, r2
   803a0:	d3f9      	bcc.n	80396 <Reset_Handler+0x22>
   803a2:	4b0b      	ldr	r3, [pc, #44]	; (803d0 <Reset_Handler+0x5c>)
   803a4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803ac:	4a09      	ldr	r2, [pc, #36]	; (803d4 <Reset_Handler+0x60>)
   803ae:	6093      	str	r3, [r2, #8]
   803b0:	4b09      	ldr	r3, [pc, #36]	; (803d8 <Reset_Handler+0x64>)
   803b2:	4798      	blx	r3
   803b4:	4b09      	ldr	r3, [pc, #36]	; (803dc <Reset_Handler+0x68>)
   803b6:	4798      	blx	r3
   803b8:	e7fe      	b.n	803b8 <Reset_Handler+0x44>
   803ba:	bf00      	nop
   803bc:	20000000 	.word	0x20000000
   803c0:	00081478 	.word	0x00081478
   803c4:	2000043c 	.word	0x2000043c
   803c8:	2000043c 	.word	0x2000043c
   803cc:	200004f0 	.word	0x200004f0
   803d0:	00080000 	.word	0x00080000
   803d4:	e000ed00 	.word	0xe000ed00
   803d8:	00081285 	.word	0x00081285
   803dc:	000806dd 	.word	0x000806dd

000803e0 <SystemInit>:
   803e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   803e4:	4a20      	ldr	r2, [pc, #128]	; (80468 <SystemInit+0x88>)
   803e6:	6013      	str	r3, [r2, #0]
   803e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   803ec:	6013      	str	r3, [r2, #0]
   803ee:	4b1f      	ldr	r3, [pc, #124]	; (8046c <SystemInit+0x8c>)
   803f0:	6a1b      	ldr	r3, [r3, #32]
   803f2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   803f6:	d107      	bne.n	80408 <SystemInit+0x28>
   803f8:	4a1d      	ldr	r2, [pc, #116]	; (80470 <SystemInit+0x90>)
   803fa:	4b1c      	ldr	r3, [pc, #112]	; (8046c <SystemInit+0x8c>)
   803fc:	621a      	str	r2, [r3, #32]
   803fe:	4b1b      	ldr	r3, [pc, #108]	; (8046c <SystemInit+0x8c>)
   80400:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80402:	f013 0f01 	tst.w	r3, #1
   80406:	d0fa      	beq.n	803fe <SystemInit+0x1e>
   80408:	4a1a      	ldr	r2, [pc, #104]	; (80474 <SystemInit+0x94>)
   8040a:	4b18      	ldr	r3, [pc, #96]	; (8046c <SystemInit+0x8c>)
   8040c:	621a      	str	r2, [r3, #32]
   8040e:	4b17      	ldr	r3, [pc, #92]	; (8046c <SystemInit+0x8c>)
   80410:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80412:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80416:	d0fa      	beq.n	8040e <SystemInit+0x2e>
   80418:	4a14      	ldr	r2, [pc, #80]	; (8046c <SystemInit+0x8c>)
   8041a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8041c:	f023 0303 	bic.w	r3, r3, #3
   80420:	f043 0301 	orr.w	r3, r3, #1
   80424:	6313      	str	r3, [r2, #48]	; 0x30
   80426:	4b11      	ldr	r3, [pc, #68]	; (8046c <SystemInit+0x8c>)
   80428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8042a:	f013 0f08 	tst.w	r3, #8
   8042e:	d0fa      	beq.n	80426 <SystemInit+0x46>
   80430:	4a11      	ldr	r2, [pc, #68]	; (80478 <SystemInit+0x98>)
   80432:	4b0e      	ldr	r3, [pc, #56]	; (8046c <SystemInit+0x8c>)
   80434:	629a      	str	r2, [r3, #40]	; 0x28
   80436:	4b0d      	ldr	r3, [pc, #52]	; (8046c <SystemInit+0x8c>)
   80438:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8043a:	f013 0f02 	tst.w	r3, #2
   8043e:	d0fa      	beq.n	80436 <SystemInit+0x56>
   80440:	2211      	movs	r2, #17
   80442:	4b0a      	ldr	r3, [pc, #40]	; (8046c <SystemInit+0x8c>)
   80444:	631a      	str	r2, [r3, #48]	; 0x30
   80446:	4b09      	ldr	r3, [pc, #36]	; (8046c <SystemInit+0x8c>)
   80448:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8044a:	f013 0f08 	tst.w	r3, #8
   8044e:	d0fa      	beq.n	80446 <SystemInit+0x66>
   80450:	2212      	movs	r2, #18
   80452:	4b06      	ldr	r3, [pc, #24]	; (8046c <SystemInit+0x8c>)
   80454:	631a      	str	r2, [r3, #48]	; 0x30
   80456:	4b05      	ldr	r3, [pc, #20]	; (8046c <SystemInit+0x8c>)
   80458:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8045a:	f013 0f08 	tst.w	r3, #8
   8045e:	d0fa      	beq.n	80456 <SystemInit+0x76>
   80460:	4a06      	ldr	r2, [pc, #24]	; (8047c <SystemInit+0x9c>)
   80462:	4b07      	ldr	r3, [pc, #28]	; (80480 <SystemInit+0xa0>)
   80464:	601a      	str	r2, [r3, #0]
   80466:	4770      	bx	lr
   80468:	400e0a00 	.word	0x400e0a00
   8046c:	400e0600 	.word	0x400e0600
   80470:	00370809 	.word	0x00370809
   80474:	01370809 	.word	0x01370809
   80478:	200d3f01 	.word	0x200d3f01
   8047c:	0501bd00 	.word	0x0501bd00
   80480:	20000000 	.word	0x20000000

00080484 <IR_Init>:

void IR_Init() {
	// Turns off write protection
	// ADC->ADC_WPMR &= ~ADC_WPMR_WPEN;
	
	PMC->PMC_PCER1 = (1 << ID_ADC - 32); // PMC_PCER1_PID32;
   80484:	2220      	movs	r2, #32
   80486:	4b05      	ldr	r3, [pc, #20]	; (8049c <IR_Init+0x18>)
   80488:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ADC->ADC_MR = ADC_MR_FREERUN_ON;
   8048c:	4b04      	ldr	r3, [pc, #16]	; (804a0 <IR_Init+0x1c>)
   8048e:	2280      	movs	r2, #128	; 0x80
   80490:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER = ADC_CHER_CH0;
   80492:	2201      	movs	r2, #1
   80494:	611a      	str	r2, [r3, #16]
	ADC_CR		Control register
	ADC_CDRx	Converted data register
	ADC_LCDR	Last converted data register
	*/
	
	ADC->ADC_CR = ADC_CR_START;
   80496:	2202      	movs	r2, #2
   80498:	601a      	str	r2, [r3, #0]
   8049a:	4770      	bx	lr
   8049c:	400e0600 	.word	0x400e0600
   804a0:	400c0000 	.word	0x400c0000

000804a4 <IR_read>:
}

int IR_read() {
	int IR = ADC->ADC_CDR[0];
   804a4:	4b01      	ldr	r3, [pc, #4]	; (804ac <IR_read+0x8>)
   804a6:	6d18      	ldr	r0, [r3, #80]	; 0x50
	return IR;
   804a8:	4770      	bx	lr
   804aa:	bf00      	nop
   804ac:	400c0000 	.word	0x400c0000

000804b0 <map_int>:





int map_int(int x, int in_min, int in_max, int out_min, int out_max) {
   804b0:	b430      	push	{r4, r5}
   804b2:	9c02      	ldr	r4, [sp, #8]
	int val = (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
   804b4:	1a45      	subs	r5, r0, r1
   804b6:	1ae0      	subs	r0, r4, r3
   804b8:	fb00 f005 	mul.w	r0, r0, r5
   804bc:	1a52      	subs	r2, r2, r1
   804be:	fb90 f0f2 	sdiv	r0, r0, r2
   804c2:	4418      	add	r0, r3
	
	// Limiting
	if (val > out_max) return out_max;
   804c4:	4284      	cmp	r4, r0
   804c6:	db03      	blt.n	804d0 <map_int+0x20>
	else if (val < out_min) return out_min;
   804c8:	4283      	cmp	r3, r0
   804ca:	dd02      	ble.n	804d2 <map_int+0x22>
   804cc:	4618      	mov	r0, r3
   804ce:	e000      	b.n	804d2 <map_int+0x22>
	if (val > out_max) return out_max;
   804d0:	4620      	mov	r0, r4
	return val;
}
   804d2:	bc30      	pop	{r4, r5}
   804d4:	4770      	bx	lr
	...

000804d8 <CLK_Init>:

void CLK_Init() {
	PMC->PMC_PCER0 = PMC_PCER0_PID27 | (1 << ID_TC3); // ID_TC3 corresponds to Counter 1 channel 0
   804d8:	4b15      	ldr	r3, [pc, #84]	; (80530 <CLK_Init+0x58>)
   804da:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
   804de:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCR = PMC_PCR_PID(27) | PMC_PCR_EN;
   804e0:	4a14      	ldr	r2, [pc, #80]	; (80534 <CLK_Init+0x5c>)
   804e2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCR = PMC_PCR_PID(28) | PMC_PCR_EN;
   804e6:	3201      	adds	r2, #1
   804e8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	
	// Clock 0 for solenoid timing and PID updates
	REG_TC0_RC0 = 840000; // 50 Hz (T = 20 ms)
   804ec:	4a12      	ldr	r2, [pc, #72]	; (80538 <CLK_Init+0x60>)
   804ee:	f5a3 23c0 	sub.w	r3, r3, #393216	; 0x60000
   804f2:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
   804f6:	601a      	str	r2, [r3, #0]
	REG_TC0_CMR0 = TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_WAVSEL_UP_RC;
   804f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   804fc:	3b18      	subs	r3, #24
   804fe:	601a      	str	r2, [r3, #0]
	
	// Clock 1 for 20 us read delay on encoder
	TC1->TC_CHANNEL[0].TC_RC = 840; // 50 000 Hz (T = 20 us)
   80500:	4b0e      	ldr	r3, [pc, #56]	; (8053c <CLK_Init+0x64>)
   80502:	f44f 7252 	mov.w	r2, #840	; 0x348
   80506:	61da      	str	r2, [r3, #28]
	TC1->TC_CHANNEL[0].TC_CMR = TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_WAVSEL_UP  | TC_CMR_CPCSTOP; // | TC_CMR_CPCDIS; // Stop on RC compare
   80508:	2240      	movs	r2, #64	; 0x40
   8050a:	605a      	str	r2, [r3, #4]
	
	REG_TC0_IER0 = TC_IER_CPCS; // Interrupt on C compare
   8050c:	2210      	movs	r2, #16
   8050e:	490c      	ldr	r1, [pc, #48]	; (80540 <CLK_Init+0x68>)
   80510:	600a      	str	r2, [r1, #0]
	TC1->TC_CHANNEL[0].TC_IER = TC_IER_CPCS; // Interrupt on C compare
   80512:	625a      	str	r2, [r3, #36]	; 0x24
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80514:	4a0b      	ldr	r2, [pc, #44]	; (80544 <CLK_Init+0x6c>)
   80516:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8051a:	6011      	str	r1, [r2, #0]
   8051c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   80520:	6011      	str	r1, [r2, #0]
	NVIC_EnableIRQ(TC0_IRQn);
	NVIC_EnableIRQ(TC3_IRQn);
	
	REG_TC0_CCR0 = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80522:	2105      	movs	r1, #5
   80524:	4a08      	ldr	r2, [pc, #32]	; (80548 <CLK_Init+0x70>)
   80526:	6011      	str	r1, [r2, #0]
	TC1->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN;
   80528:	2201      	movs	r2, #1
   8052a:	601a      	str	r2, [r3, #0]
   8052c:	4770      	bx	lr
   8052e:	bf00      	nop
   80530:	400e0600 	.word	0x400e0600
   80534:	1000001b 	.word	0x1000001b
   80538:	000cd140 	.word	0x000cd140
   8053c:	40084000 	.word	0x40084000
   80540:	40080024 	.word	0x40080024
   80544:	e000e100 	.word	0xe000e100
   80548:	40080000 	.word	0x40080000

0008054c <TC0_Handler>:
	
}

void TC0_Handler() {
   8054c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* Called every 20 ms to update PI-controller value */
	int k = REG_TC0_SR0 & TC_SR_CPCS;
   80550:	4b18      	ldr	r3, [pc, #96]	; (805b4 <TC0_Handler+0x68>)
   80552:	681b      	ldr	r3, [r3, #0]
	int g = REG_TC0_SR1 & TC_SR_CPCS;
   80554:	4b18      	ldr	r3, [pc, #96]	; (805b8 <TC0_Handler+0x6c>)
   80556:	681b      	ldr	r3, [r3, #0]
	
	pulse_counter += 1;
   80558:	4b18      	ldr	r3, [pc, #96]	; (805bc <TC0_Handler+0x70>)
   8055a:	681a      	ldr	r2, [r3, #0]
   8055c:	3201      	adds	r2, #1
   8055e:	601a      	str	r2, [r3, #0]
	
	int encoder_pos_signed = encoder_pos;
   80560:	685b      	ldr	r3, [r3, #4]
	if (encoder_pos_signed >= 32768)
   80562:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   80566:	db01      	blt.n	8056c <TC0_Handler+0x20>
		encoder_pos_signed -= 65536;
   80568:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
	
	e = reference_pos - encoder_pos_signed;
   8056c:	4c13      	ldr	r4, [pc, #76]	; (805bc <TC0_Handler+0x70>)
   8056e:	68a2      	ldr	r2, [r4, #8]
   80570:	1ad3      	subs	r3, r2, r3
   80572:	60e3      	str	r3, [r4, #12]
	// printf("%d\n\r", encoder_pos_signed);
	ei += e;
   80574:	68e3      	ldr	r3, [r4, #12]
   80576:	6922      	ldr	r2, [r4, #16]
   80578:	4413      	add	r3, r2
   8057a:	6123      	str	r3, [r4, #16]
	// if (ei > )
	u = Kp*e + T*Ki*ei; // Maybe limit values
   8057c:	68e0      	ldr	r0, [r4, #12]
   8057e:	4f10      	ldr	r7, [pc, #64]	; (805c0 <TC0_Handler+0x74>)
   80580:	47b8      	blx	r7
   80582:	4d10      	ldr	r5, [pc, #64]	; (805c4 <TC0_Handler+0x78>)
   80584:	4e10      	ldr	r6, [pc, #64]	; (805c8 <TC0_Handler+0x7c>)
   80586:	6829      	ldr	r1, [r5, #0]
   80588:	47b0      	blx	r6
   8058a:	4680      	mov	r8, r0
   8058c:	490f      	ldr	r1, [pc, #60]	; (805cc <TC0_Handler+0x80>)
   8058e:	6868      	ldr	r0, [r5, #4]
   80590:	47b0      	blx	r6
   80592:	4681      	mov	r9, r0
   80594:	6920      	ldr	r0, [r4, #16]
   80596:	47b8      	blx	r7
   80598:	4649      	mov	r1, r9
   8059a:	47b0      	blx	r6
   8059c:	4601      	mov	r1, r0
   8059e:	4640      	mov	r0, r8
   805a0:	4b0b      	ldr	r3, [pc, #44]	; (805d0 <TC0_Handler+0x84>)
   805a2:	4798      	blx	r3
   805a4:	4b0b      	ldr	r3, [pc, #44]	; (805d4 <TC0_Handler+0x88>)
   805a6:	4798      	blx	r3
   805a8:	6160      	str	r0, [r4, #20]
	encoder_update_requested = 1;
   805aa:	2301      	movs	r3, #1
   805ac:	722b      	strb	r3, [r5, #8]
   805ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   805b2:	bf00      	nop
   805b4:	40080020 	.word	0x40080020
   805b8:	40080060 	.word	0x40080060
   805bc:	20000458 	.word	0x20000458
   805c0:	00080ef1 	.word	0x00080ef1
   805c4:	20000004 	.word	0x20000004
   805c8:	00080f99 	.word	0x00080f99
   805cc:	3ca3d70a 	.word	0x3ca3d70a
   805d0:	00080d89 	.word	0x00080d89
   805d4:	00081239 	.word	0x00081239

000805d8 <TC3_Handler>:
}

void TC3_Handler() {
	/* Called when TC1 has counted to 840 (20 us) */
	
	int k = TC1->TC_CHANNEL[0].TC_SR;
   805d8:	4b0b      	ldr	r3, [pc, #44]	; (80608 <TC3_Handler+0x30>)
   805da:	6a1b      	ldr	r3, [r3, #32]
	encoder_flag = 1; // Set to signify that 20 us has passed
   805dc:	4b0b      	ldr	r3, [pc, #44]	; (8060c <TC3_Handler+0x34>)
   805de:	2201      	movs	r2, #1
   805e0:	761a      	strb	r2, [r3, #24]
	
	// Update next update stage
	if (encoder_stage == START) encoder_stage = FIRST_READ;
   805e2:	7e5b      	ldrb	r3, [r3, #25]
   805e4:	b143      	cbz	r3, 805f8 <TC3_Handler+0x20>
	else if (encoder_stage == FIRST_READ) encoder_stage = SECOND_READ;
   805e6:	4b09      	ldr	r3, [pc, #36]	; (8060c <TC3_Handler+0x34>)
   805e8:	7e5b      	ldrb	r3, [r3, #25]
   805ea:	b2db      	uxtb	r3, r3
   805ec:	2b01      	cmp	r3, #1
   805ee:	d006      	beq.n	805fe <TC3_Handler+0x26>
	else encoder_stage = START;
   805f0:	2200      	movs	r2, #0
   805f2:	4b06      	ldr	r3, [pc, #24]	; (8060c <TC3_Handler+0x34>)
   805f4:	765a      	strb	r2, [r3, #25]
   805f6:	4770      	bx	lr
	if (encoder_stage == START) encoder_stage = FIRST_READ;
   805f8:	4b04      	ldr	r3, [pc, #16]	; (8060c <TC3_Handler+0x34>)
   805fa:	765a      	strb	r2, [r3, #25]
   805fc:	4770      	bx	lr
	else if (encoder_stage == FIRST_READ) encoder_stage = SECOND_READ;
   805fe:	2202      	movs	r2, #2
   80600:	4b02      	ldr	r3, [pc, #8]	; (8060c <TC3_Handler+0x34>)
   80602:	765a      	strb	r2, [r3, #25]
   80604:	4770      	bx	lr
   80606:	bf00      	nop
   80608:	40084000 	.word	0x40084000
   8060c:	20000458 	.word	0x20000458

00080610 <Encoder_update>:
	SEL		PIN27	PD2
	NOT_RST	PIN26	PD1
	NOT_OE	PIN25	PD0
	*/

	if (encoder_stage == START && encoder_rts) {
   80610:	4b23      	ldr	r3, [pc, #140]	; (806a0 <Encoder_update+0x90>)
   80612:	7e5b      	ldrb	r3, [r3, #25]
   80614:	b913      	cbnz	r3, 8061c <Encoder_update+0xc>
   80616:	4b23      	ldr	r3, [pc, #140]	; (806a4 <Encoder_update+0x94>)
   80618:	7a5b      	ldrb	r3, [r3, #9]
   8061a:	b953      	cbnz	r3, 80632 <Encoder_update+0x22>
		encoder_flag = 0;
		PIOD->PIO_CODR = NOT_OE; // Set !OE low
		PIOD->PIO_CODR = SEL;	 // Set SEL low to output high byte
		TC1->TC_CHANNEL[0].TC_CCR = TC_CCR_SWTRG;
	}
	else if (encoder_stage == FIRST_READ && encoder_flag) {
   8061c:	4b20      	ldr	r3, [pc, #128]	; (806a0 <Encoder_update+0x90>)
   8061e:	7e5b      	ldrb	r3, [r3, #25]
   80620:	b2db      	uxtb	r3, r3
   80622:	2b01      	cmp	r3, #1
   80624:	d012      	beq.n	8064c <Encoder_update+0x3c>
		int MJ2 = (PIOC->PIO_PDSR & (0xFF << 1)) >> 1;
		encoder_temp = (MJ2 << 8);
		PIOD->PIO_SODR = SEL;	// Set SEL high to output low byte
		TC1->TC_CHANNEL[0].TC_CCR = TC_CCR_SWTRG;
	}
	else if (encoder_stage == SECOND_READ && encoder_flag) {
   80626:	4b1e      	ldr	r3, [pc, #120]	; (806a0 <Encoder_update+0x90>)
   80628:	7e5b      	ldrb	r3, [r3, #25]
   8062a:	b2db      	uxtb	r3, r3
   8062c:	2b02      	cmp	r3, #2
   8062e:	d020      	beq.n	80672 <Encoder_update+0x62>
		encoder_pos = encoder_temp | MJ2;
		encoder_rts = 1;
		encoder_stage = START;
	}
	
} 
   80630:	4770      	bx	lr
		encoder_rts = 0;
   80632:	2300      	movs	r3, #0
   80634:	4a1b      	ldr	r2, [pc, #108]	; (806a4 <Encoder_update+0x94>)
   80636:	7253      	strb	r3, [r2, #9]
		encoder_flag = 0;
   80638:	4a19      	ldr	r2, [pc, #100]	; (806a0 <Encoder_update+0x90>)
   8063a:	7613      	strb	r3, [r2, #24]
		PIOD->PIO_CODR = NOT_OE; // Set !OE low
   8063c:	4a1a      	ldr	r2, [pc, #104]	; (806a8 <Encoder_update+0x98>)
   8063e:	2301      	movs	r3, #1
   80640:	6353      	str	r3, [r2, #52]	; 0x34
		PIOD->PIO_CODR = SEL;	 // Set SEL low to output high byte
   80642:	2304      	movs	r3, #4
   80644:	6353      	str	r3, [r2, #52]	; 0x34
		TC1->TC_CHANNEL[0].TC_CCR = TC_CCR_SWTRG;
   80646:	4a19      	ldr	r2, [pc, #100]	; (806ac <Encoder_update+0x9c>)
   80648:	6013      	str	r3, [r2, #0]
   8064a:	4770      	bx	lr
	else if (encoder_stage == FIRST_READ && encoder_flag) {
   8064c:	4b14      	ldr	r3, [pc, #80]	; (806a0 <Encoder_update+0x90>)
   8064e:	7e1b      	ldrb	r3, [r3, #24]
   80650:	2b00      	cmp	r3, #0
   80652:	d0e8      	beq.n	80626 <Encoder_update+0x16>
		encoder_flag = 0;
   80654:	4a12      	ldr	r2, [pc, #72]	; (806a0 <Encoder_update+0x90>)
   80656:	2300      	movs	r3, #0
   80658:	7613      	strb	r3, [r2, #24]
		int MJ2 = (PIOC->PIO_PDSR & (0xFF << 1)) >> 1;
   8065a:	4b15      	ldr	r3, [pc, #84]	; (806b0 <Encoder_update+0xa0>)
   8065c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8065e:	085b      	lsrs	r3, r3, #1
		encoder_temp = (MJ2 << 8);
   80660:	021b      	lsls	r3, r3, #8
   80662:	b29b      	uxth	r3, r3
   80664:	61d3      	str	r3, [r2, #28]
		PIOD->PIO_SODR = SEL;	// Set SEL high to output low byte
   80666:	2304      	movs	r3, #4
   80668:	4a0f      	ldr	r2, [pc, #60]	; (806a8 <Encoder_update+0x98>)
   8066a:	6313      	str	r3, [r2, #48]	; 0x30
		TC1->TC_CHANNEL[0].TC_CCR = TC_CCR_SWTRG;
   8066c:	4a0f      	ldr	r2, [pc, #60]	; (806ac <Encoder_update+0x9c>)
   8066e:	6013      	str	r3, [r2, #0]
	else if (encoder_stage == FIRST_READ && encoder_flag) {
   80670:	4770      	bx	lr
	else if (encoder_stage == SECOND_READ && encoder_flag) {
   80672:	4b0b      	ldr	r3, [pc, #44]	; (806a0 <Encoder_update+0x90>)
   80674:	7e1b      	ldrb	r3, [r3, #24]
   80676:	2b00      	cmp	r3, #0
   80678:	d0da      	beq.n	80630 <Encoder_update+0x20>
void Encoder_update() {
   8067a:	b410      	push	{r4}
		encoder_flag = 0;
   8067c:	4a08      	ldr	r2, [pc, #32]	; (806a0 <Encoder_update+0x90>)
   8067e:	2100      	movs	r1, #0
   80680:	7611      	strb	r1, [r2, #24]
		int MJ2 = (PIOC->PIO_PDSR & (0xFF << 1)) >> 1;
   80682:	4b0b      	ldr	r3, [pc, #44]	; (806b0 <Encoder_update+0xa0>)
   80684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80686:	f3c3 0347 	ubfx	r3, r3, #1, #8
		PIOD->PIO_SODR = NOT_OE; // Set !OE high
   8068a:	2001      	movs	r0, #1
   8068c:	4c06      	ldr	r4, [pc, #24]	; (806a8 <Encoder_update+0x98>)
   8068e:	6320      	str	r0, [r4, #48]	; 0x30
		encoder_pos = encoder_temp | MJ2;
   80690:	69d4      	ldr	r4, [r2, #28]
   80692:	4323      	orrs	r3, r4
   80694:	6053      	str	r3, [r2, #4]
		encoder_rts = 1;
   80696:	4b03      	ldr	r3, [pc, #12]	; (806a4 <Encoder_update+0x94>)
   80698:	7258      	strb	r0, [r3, #9]
		encoder_stage = START;
   8069a:	7651      	strb	r1, [r2, #25]
} 
   8069c:	bc10      	pop	{r4}
   8069e:	e7c7      	b.n	80630 <Encoder_update+0x20>
   806a0:	20000458 	.word	0x20000458
   806a4:	20000004 	.word	0x20000004
   806a8:	400e1400 	.word	0x400e1400
   806ac:	40084000 	.word	0x40084000
   806b0:	400e1200 	.word	0x400e1200

000806b4 <Encoder_reset>:

void Encoder_reset() {
	/* Resets encoder position */
	int prev_pulse = pulse_counter;
   806b4:	4b07      	ldr	r3, [pc, #28]	; (806d4 <Encoder_reset+0x20>)
   806b6:	681a      	ldr	r2, [r3, #0]
	PIOD->PIO_CODR = NOT_RST;
   806b8:	2102      	movs	r1, #2
   806ba:	4b07      	ldr	r3, [pc, #28]	; (806d8 <Encoder_reset+0x24>)
   806bc:	6359      	str	r1, [r3, #52]	; 0x34
	while (pulse_counter == prev_pulse);
   806be:	4b05      	ldr	r3, [pc, #20]	; (806d4 <Encoder_reset+0x20>)
   806c0:	681b      	ldr	r3, [r3, #0]
   806c2:	429a      	cmp	r2, r3
   806c4:	d0fb      	beq.n	806be <Encoder_reset+0xa>
	PIOD->PIO_SODR = NOT_RST;
   806c6:	2202      	movs	r2, #2
   806c8:	4b03      	ldr	r3, [pc, #12]	; (806d8 <Encoder_reset+0x24>)
   806ca:	631a      	str	r2, [r3, #48]	; 0x30
	
	// Reset the error integral
	ei = 0;
   806cc:	2200      	movs	r2, #0
   806ce:	4b01      	ldr	r3, [pc, #4]	; (806d4 <Encoder_reset+0x20>)
   806d0:	611a      	str	r2, [r3, #16]
   806d2:	4770      	bx	lr
   806d4:	20000458 	.word	0x20000458
   806d8:	400e1400 	.word	0x400e1400

000806dc <main>:
{
   806dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   806e0:	b0e7      	sub	sp, #412	; 0x19c
	WDT->WDT_MR = WDT_MR_WDDIS; // Turns off watchdog
   806e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   806e6:	4b71      	ldr	r3, [pc, #452]	; (808ac <main+0x1d0>)
   806e8:	605a      	str	r2, [r3, #4]
    SystemInit();
   806ea:	4b71      	ldr	r3, [pc, #452]	; (808b0 <main+0x1d4>)
   806ec:	4798      	blx	r3
	configure_uart();
   806ee:	4b71      	ldr	r3, [pc, #452]	; (808b4 <main+0x1d8>)
   806f0:	4798      	blx	r3
	PWM_Init();
   806f2:	4b71      	ldr	r3, [pc, #452]	; (808b8 <main+0x1dc>)
   806f4:	4798      	blx	r3
	IR_Init();
   806f6:	4b71      	ldr	r3, [pc, #452]	; (808bc <main+0x1e0>)
   806f8:	4798      	blx	r3
	DAC_Init();
   806fa:	4b71      	ldr	r3, [pc, #452]	; (808c0 <main+0x1e4>)
   806fc:	4798      	blx	r3
	CLK_Init();
   806fe:	4b71      	ldr	r3, [pc, #452]	; (808c4 <main+0x1e8>)
   80700:	4798      	blx	r3
	can_init_def_tx_rx_mb(can_br);
   80702:	4871      	ldr	r0, [pc, #452]	; (808c8 <main+0x1ec>)
   80704:	4b71      	ldr	r3, [pc, #452]	; (808cc <main+0x1f0>)
   80706:	4798      	blx	r3
	PIOC->PIO_PER = PIO_PER_P12;
   80708:	4b71      	ldr	r3, [pc, #452]	; (808d0 <main+0x1f4>)
   8070a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   8070e:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER = PIO_OER_P12;
   80710:	611a      	str	r2, [r3, #16]
	PIOC->PIO_ODR = (0xFF << 1);
   80712:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
   80716:	615a      	str	r2, [r3, #20]
	PMC->PMC_PCER0 = PMC_PCER0_PID13;
   80718:	4a6e      	ldr	r2, [pc, #440]	; (808d4 <main+0x1f8>)
   8071a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8071e:	6113      	str	r3, [r2, #16]
	PMC->PMC_PCR |= PMC_PCR_PID(13) | PMC_PCR_EN;
   80720:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
   80724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80728:	f043 030d 	orr.w	r3, r3, #13
   8072c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	PIOD->PIO_PER = PIO_PER_P10 | PIO_PER_P9 | PIO_PER_P2 | PIO_PER_P1 | PIO_PER_P0;
   80730:	4b69      	ldr	r3, [pc, #420]	; (808d8 <main+0x1fc>)
   80732:	f240 6207 	movw	r2, #1543	; 0x607
   80736:	601a      	str	r2, [r3, #0]
	PIOD->PIO_OER = PIO_OER_P10 | PIO_OER_P9 | PIO_OER_P2 | PIO_OER_P1 | PIO_OER_P0;
   80738:	611a      	str	r2, [r3, #16]
	PIOD->PIO_SODR = DIR | EN | NOT_RST;
   8073a:	f240 6202 	movw	r2, #1538	; 0x602
   8073e:	631a      	str	r2, [r3, #48]	; 0x30
	int prev_button_left = 0;
   80740:	f04f 0800 	mov.w	r8, #0
	int prev_button_right = 0;
   80744:	46c1      	mov	r9, r8
	int score_status = 0;
   80746:	46c2      	mov	sl, r8
   80748:	e08e      	b.n	80868 <main+0x18c>
			x[i] = x[i-1];
   8074a:	1e5a      	subs	r2, r3, #1
   8074c:	a966      	add	r1, sp, #408	; 0x198
   8074e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   80752:	f851 0cc8 	ldr.w	r0, [r1, #-200]
   80756:	a966      	add	r1, sp, #408	; 0x198
   80758:	eb01 0183 	add.w	r1, r1, r3, lsl #2
   8075c:	f841 0cc8 	str.w	r0, [r1, #-200]
			IR[i] = IR[i-1];
   80760:	a902      	add	r1, sp, #8
   80762:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
   80766:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
		for (int i = filter_samples - 1; i > 0; i--) {
   8076a:	4613      	mov	r3, r2
   8076c:	2b00      	cmp	r3, #0
   8076e:	dcec      	bgt.n	8074a <main+0x6e>
   80770:	2200      	movs	r2, #0
   80772:	4614      	mov	r4, r2
   80774:	4610      	mov	r0, r2
   80776:	e010      	b.n	8079a <main+0xbe>
			filtered_x += x[i];
   80778:	ab66      	add	r3, sp, #408	; 0x198
   8077a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   8077e:	f853 3cc8 	ldr.w	r3, [r3, #-200]
   80782:	4418      	add	r0, r3
			filtered_IR += IR[i]/filter_samples;
   80784:	ab02      	add	r3, sp, #8
   80786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8078a:	4954      	ldr	r1, [pc, #336]	; (808dc <main+0x200>)
   8078c:	fb81 e103 	smull	lr, r1, r1, r3
   80790:	17db      	asrs	r3, r3, #31
   80792:	ebc3 1321 	rsb	r3, r3, r1, asr #4
   80796:	441c      	add	r4, r3
		for (int i = 0; i < filter_samples; i++) {
   80798:	3201      	adds	r2, #1
   8079a:	2a31      	cmp	r2, #49	; 0x31
   8079c:	ddec      	ble.n	80778 <main+0x9c>
		filtered_x /= filter_samples;
   8079e:	4b4f      	ldr	r3, [pc, #316]	; (808dc <main+0x200>)
   807a0:	fb83 2300 	smull	r2, r3, r3, r0
   807a4:	17c0      	asrs	r0, r0, #31
   807a6:	ebc0 1023 	rsb	r0, r0, r3, asr #4
		if (filtered_x < x_offset) 
   807aa:	2831      	cmp	r0, #49	; 0x31
   807ac:	dc68      	bgt.n	80880 <main+0x1a4>
			remapped_filtered_x = map_int(filtered_x, -100, x_offset, -100, 0);
   807ae:	2300      	movs	r3, #0
   807b0:	9300      	str	r3, [sp, #0]
   807b2:	f06f 0363 	mvn.w	r3, #99	; 0x63
   807b6:	2232      	movs	r2, #50	; 0x32
   807b8:	4619      	mov	r1, r3
   807ba:	f8df b12c 	ldr.w	fp, [pc, #300]	; 808e8 <main+0x20c>
   807be:	47d8      	blx	fp
		PWM_pos(remapped_filtered_x);
   807c0:	4b47      	ldr	r3, [pc, #284]	; (808e0 <main+0x204>)
   807c2:	4798      	blx	r3
		if (filtered_IR < 2000 && !score_status) {
   807c4:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
   807c8:	da04      	bge.n	807d4 <main+0xf8>
   807ca:	f1ba 0f00 	cmp.w	sl, #0
   807ce:	d101      	bne.n	807d4 <main+0xf8>
			score_status = 1;
   807d0:	f04f 0a01 	mov.w	sl, #1
		if (score_status && button_right) {
   807d4:	f1ba 0f00 	cmp.w	sl, #0
   807d8:	d002      	beq.n	807e0 <main+0x104>
   807da:	b10e      	cbz	r6, 807e0 <main+0x104>
			score_status = 0;
   807dc:	f04f 0a00 	mov.w	sl, #0
		reference_pos = map_int(-slider_right, -255, 0, -5000, 5000);; //map_int(remapped_filtered_x, -100, 100, -32768, 32767);
   807e0:	f241 3388 	movw	r3, #5000	; 0x1388
   807e4:	9300      	str	r3, [sp, #0]
   807e6:	4b3f      	ldr	r3, [pc, #252]	; (808e4 <main+0x208>)
   807e8:	2200      	movs	r2, #0
   807ea:	f06f 01fe 	mvn.w	r1, #254	; 0xfe
   807ee:	4268      	negs	r0, r5
   807f0:	4c3d      	ldr	r4, [pc, #244]	; (808e8 <main+0x20c>)
   807f2:	47a0      	blx	r4
   807f4:	4b3d      	ldr	r3, [pc, #244]	; (808ec <main+0x210>)
   807f6:	6098      	str	r0, [r3, #8]
		if (u > 0) {
   807f8:	695b      	ldr	r3, [r3, #20]
   807fa:	2b00      	cmp	r3, #0
   807fc:	dd48      	ble.n	80890 <main+0x1b4>
			PIOD->PIO_CODR = DIR;
   807fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80802:	4b35      	ldr	r3, [pc, #212]	; (808d8 <main+0x1fc>)
   80804:	635a      	str	r2, [r3, #52]	; 0x34
		DAC_write(abs(u));
   80806:	4b39      	ldr	r3, [pc, #228]	; (808ec <main+0x210>)
   80808:	6958      	ldr	r0, [r3, #20]
   8080a:	2800      	cmp	r0, #0
   8080c:	bfb8      	it	lt
   8080e:	4240      	neglt	r0, r0
   80810:	4b37      	ldr	r3, [pc, #220]	; (808f0 <main+0x214>)
   80812:	4798      	blx	r3
		printf("%d\n\r", slider_right);
   80814:	4629      	mov	r1, r5
   80816:	4837      	ldr	r0, [pc, #220]	; (808f4 <main+0x218>)
   80818:	4b37      	ldr	r3, [pc, #220]	; (808f8 <main+0x21c>)
   8081a:	4798      	blx	r3
		if (!prev_button_left && button_left) {
   8081c:	f1b8 0f00 	cmp.w	r8, #0
   80820:	d101      	bne.n	80826 <main+0x14a>
   80822:	2f00      	cmp	r7, #0
   80824:	d139      	bne.n	8089a <main+0x1be>
		if (!prev_button_right && button_right) {
   80826:	f1b9 0f00 	cmp.w	r9, #0
   8082a:	d107      	bne.n	8083c <main+0x160>
   8082c:	b136      	cbz	r6, 8083c <main+0x160>
			PIOC->PIO_CODR = PIO_SODR_P12; // PIN51 on Due
   8082e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80832:	4b27      	ldr	r3, [pc, #156]	; (808d0 <main+0x1f4>)
   80834:	635a      	str	r2, [r3, #52]	; 0x34
			pulse_counter = 0;
   80836:	2200      	movs	r2, #0
   80838:	4b2c      	ldr	r3, [pc, #176]	; (808ec <main+0x210>)
   8083a:	601a      	str	r2, [r3, #0]
		if (pulse_counter > 10) {
   8083c:	4b2b      	ldr	r3, [pc, #172]	; (808ec <main+0x210>)
   8083e:	681b      	ldr	r3, [r3, #0]
   80840:	2b0a      	cmp	r3, #10
   80842:	dd03      	ble.n	8084c <main+0x170>
			PIOC->PIO_SODR = PIO_CODR_P12;
   80844:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80848:	4b21      	ldr	r3, [pc, #132]	; (808d0 <main+0x1f4>)
   8084a:	631a      	str	r2, [r3, #48]	; 0x30
		if (pulse_counter > 60000) // In case of overflow
   8084c:	4b27      	ldr	r3, [pc, #156]	; (808ec <main+0x210>)
   8084e:	681a      	ldr	r2, [r3, #0]
   80850:	f64e 2360 	movw	r3, #60000	; 0xea60
   80854:	429a      	cmp	r2, r3
   80856:	dd02      	ble.n	8085e <main+0x182>
			pulse_counter = 100;
   80858:	2264      	movs	r2, #100	; 0x64
   8085a:	4b24      	ldr	r3, [pc, #144]	; (808ec <main+0x210>)
   8085c:	601a      	str	r2, [r3, #0]
		if (encoder_update_requested) {
   8085e:	4b27      	ldr	r3, [pc, #156]	; (808fc <main+0x220>)
   80860:	7a1b      	ldrb	r3, [r3, #8]
   80862:	b9eb      	cbnz	r3, 808a0 <main+0x1c4>
{
   80864:	46b8      	mov	r8, r7
   80866:	46b1      	mov	r9, r6
		x[0] = message.data[0]-100;
   80868:	4b25      	ldr	r3, [pc, #148]	; (80900 <main+0x224>)
   8086a:	78da      	ldrb	r2, [r3, #3]
   8086c:	3a64      	subs	r2, #100	; 0x64
   8086e:	9234      	str	r2, [sp, #208]	; 0xd0
		int slider_right = message.data[3];
   80870:	799d      	ldrb	r5, [r3, #6]
		int button_left = message.data[4];
   80872:	79df      	ldrb	r7, [r3, #7]
		int button_right = message.data[5];
   80874:	7a1e      	ldrb	r6, [r3, #8]
		IR[0] = IR_read();
   80876:	4b23      	ldr	r3, [pc, #140]	; (80904 <main+0x228>)
   80878:	4798      	blx	r3
   8087a:	9002      	str	r0, [sp, #8]
		for (int i = filter_samples - 1; i > 0; i--) {
   8087c:	2331      	movs	r3, #49	; 0x31
   8087e:	e775      	b.n	8076c <main+0x90>
			remapped_filtered_x = map_int(filtered_x, x_offset, 100, 0, 100);
   80880:	2264      	movs	r2, #100	; 0x64
   80882:	9200      	str	r2, [sp, #0]
   80884:	2300      	movs	r3, #0
   80886:	2132      	movs	r1, #50	; 0x32
   80888:	f8df b05c 	ldr.w	fp, [pc, #92]	; 808e8 <main+0x20c>
   8088c:	47d8      	blx	fp
   8088e:	e797      	b.n	807c0 <main+0xe4>
			PIOD->PIO_SODR = DIR;
   80890:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80894:	4b10      	ldr	r3, [pc, #64]	; (808d8 <main+0x1fc>)
   80896:	631a      	str	r2, [r3, #48]	; 0x30
   80898:	e7b5      	b.n	80806 <main+0x12a>
			Encoder_reset();
   8089a:	4b1b      	ldr	r3, [pc, #108]	; (80908 <main+0x22c>)
   8089c:	4798      	blx	r3
   8089e:	e7c2      	b.n	80826 <main+0x14a>
			encoder_update_requested = 0;
   808a0:	2200      	movs	r2, #0
   808a2:	4b16      	ldr	r3, [pc, #88]	; (808fc <main+0x220>)
   808a4:	721a      	strb	r2, [r3, #8]
			Encoder_update();
   808a6:	4b19      	ldr	r3, [pc, #100]	; (8090c <main+0x230>)
   808a8:	4798      	blx	r3
   808aa:	e7db      	b.n	80864 <main+0x188>
   808ac:	400e1a50 	.word	0x400e1a50
   808b0:	000803e1 	.word	0x000803e1
   808b4:	00080c89 	.word	0x00080c89
   808b8:	00080bf5 	.word	0x00080bf5
   808bc:	00080485 	.word	0x00080485
   808c0:	00080349 	.word	0x00080349
   808c4:	000804d9 	.word	0x000804d9
   808c8:	003f3777 	.word	0x003f3777
   808cc:	00080245 	.word	0x00080245
   808d0:	400e1200 	.word	0x400e1200
   808d4:	400e0600 	.word	0x400e0600
   808d8:	400e1400 	.word	0x400e1400
   808dc:	51eb851f 	.word	0x51eb851f
   808e0:	00080c69 	.word	0x00080c69
   808e4:	ffffec78 	.word	0xffffec78
   808e8:	000804b1 	.word	0x000804b1
   808ec:	20000458 	.word	0x20000458
   808f0:	00080365 	.word	0x00080365
   808f4:	00081420 	.word	0x00081420
   808f8:	00080ba1 	.word	0x00080ba1
   808fc:	20000004 	.word	0x20000004
   80900:	2000047c 	.word	0x2000047c
   80904:	000804a5 	.word	0x000804a5
   80908:	000806b5 	.word	0x000806b5
   8090c:	00080611 	.word	0x00080611

00080910 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80910:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80912:	b2c8      	uxtb	r0, r1
   80914:	4b01      	ldr	r3, [pc, #4]	; (8091c <printchar+0xc>)
   80916:	4798      	blx	r3
   80918:	bd08      	pop	{r3, pc}
   8091a:	bf00      	nop
   8091c:	00080cf1 	.word	0x00080cf1

00080920 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80924:	4607      	mov	r7, r0
   80926:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80928:	1e15      	subs	r5, r2, #0
   8092a:	dd02      	ble.n	80932 <prints+0x12>
   8092c:	460a      	mov	r2, r1
   8092e:	2100      	movs	r1, #0
   80930:	e004      	b.n	8093c <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80932:	f04f 0820 	mov.w	r8, #32
   80936:	e00e      	b.n	80956 <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80938:	3101      	adds	r1, #1
   8093a:	3201      	adds	r2, #1
   8093c:	7810      	ldrb	r0, [r2, #0]
   8093e:	2800      	cmp	r0, #0
   80940:	d1fa      	bne.n	80938 <prints+0x18>
		if (len >= width) width = 0;
   80942:	42a9      	cmp	r1, r5
   80944:	da01      	bge.n	8094a <prints+0x2a>
		else width -= len;
   80946:	1a6d      	subs	r5, r5, r1
   80948:	e000      	b.n	8094c <prints+0x2c>
		if (len >= width) width = 0;
   8094a:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   8094c:	f013 0f02 	tst.w	r3, #2
   80950:	d106      	bne.n	80960 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80952:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   80956:	f013 0401 	ands.w	r4, r3, #1
   8095a:	d00a      	beq.n	80972 <prints+0x52>
	register int pc = 0, padchar = ' ';
   8095c:	2400      	movs	r4, #0
   8095e:	e010      	b.n	80982 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80960:	f04f 0830 	mov.w	r8, #48	; 0x30
   80964:	e7f7      	b.n	80956 <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   80966:	4641      	mov	r1, r8
   80968:	4638      	mov	r0, r7
   8096a:	4b0d      	ldr	r3, [pc, #52]	; (809a0 <prints+0x80>)
   8096c:	4798      	blx	r3
			++pc;
   8096e:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80970:	3d01      	subs	r5, #1
   80972:	2d00      	cmp	r5, #0
   80974:	dcf7      	bgt.n	80966 <prints+0x46>
   80976:	e004      	b.n	80982 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   80978:	4638      	mov	r0, r7
   8097a:	4b09      	ldr	r3, [pc, #36]	; (809a0 <prints+0x80>)
   8097c:	4798      	blx	r3
		++pc;
   8097e:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80980:	3601      	adds	r6, #1
   80982:	7831      	ldrb	r1, [r6, #0]
   80984:	2900      	cmp	r1, #0
   80986:	d1f7      	bne.n	80978 <prints+0x58>
   80988:	e005      	b.n	80996 <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   8098a:	4641      	mov	r1, r8
   8098c:	4638      	mov	r0, r7
   8098e:	4b04      	ldr	r3, [pc, #16]	; (809a0 <prints+0x80>)
   80990:	4798      	blx	r3
		++pc;
   80992:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80994:	3d01      	subs	r5, #1
   80996:	2d00      	cmp	r5, #0
   80998:	dcf7      	bgt.n	8098a <prints+0x6a>
	}

	return pc;
}
   8099a:	4620      	mov	r0, r4
   8099c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   809a0:	00080911 	.word	0x00080911

000809a4 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   809a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   809a6:	b085      	sub	sp, #20
   809a8:	4607      	mov	r7, r0
   809aa:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   809ac:	b151      	cbz	r1, 809c4 <printi+0x20>
   809ae:	461e      	mov	r6, r3
   809b0:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   809b2:	b113      	cbz	r3, 809ba <printi+0x16>
   809b4:	2a0a      	cmp	r2, #10
   809b6:	d012      	beq.n	809de <printi+0x3a>
	register int t, neg = 0, pc = 0;
   809b8:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   809ba:	ad04      	add	r5, sp, #16
   809bc:	2300      	movs	r3, #0
   809be:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   809c2:	e018      	b.n	809f6 <printi+0x52>
		print_buf[0] = '0';
   809c4:	2330      	movs	r3, #48	; 0x30
   809c6:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   809ca:	2300      	movs	r3, #0
   809cc:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   809d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   809d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   809d4:	a901      	add	r1, sp, #4
   809d6:	4638      	mov	r0, r7
   809d8:	4c1b      	ldr	r4, [pc, #108]	; (80a48 <printi+0xa4>)
   809da:	47a0      	blx	r4
   809dc:	e029      	b.n	80a32 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   809de:	2900      	cmp	r1, #0
   809e0:	db01      	blt.n	809e6 <printi+0x42>
	register int t, neg = 0, pc = 0;
   809e2:	2600      	movs	r6, #0
   809e4:	e7e9      	b.n	809ba <printi+0x16>
		u = -i;
   809e6:	424c      	negs	r4, r1
		neg = 1;
   809e8:	2601      	movs	r6, #1
   809ea:	e7e6      	b.n	809ba <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   809ec:	3330      	adds	r3, #48	; 0x30
   809ee:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   809f2:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   809f6:	b14c      	cbz	r4, 80a0c <printi+0x68>
		t = u % b;
   809f8:	fbb4 f3f2 	udiv	r3, r4, r2
   809fc:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80a00:	2b09      	cmp	r3, #9
   80a02:	ddf3      	ble.n	809ec <printi+0x48>
			t += letbase - '0' - 10;
   80a04:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80a08:	440b      	add	r3, r1
   80a0a:	e7ef      	b.n	809ec <printi+0x48>
	}

	if (neg) {
   80a0c:	b156      	cbz	r6, 80a24 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80a10:	b11b      	cbz	r3, 80a1a <printi+0x76>
   80a12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a14:	f013 0f02 	tst.w	r3, #2
   80a18:	d10d      	bne.n	80a36 <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80a1a:	232d      	movs	r3, #45	; 0x2d
   80a1c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80a20:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80a22:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80a28:	4629      	mov	r1, r5
   80a2a:	4638      	mov	r0, r7
   80a2c:	4c06      	ldr	r4, [pc, #24]	; (80a48 <printi+0xa4>)
   80a2e:	47a0      	blx	r4
   80a30:	4430      	add	r0, r6
}
   80a32:	b005      	add	sp, #20
   80a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80a36:	212d      	movs	r1, #45	; 0x2d
   80a38:	4638      	mov	r0, r7
   80a3a:	4b04      	ldr	r3, [pc, #16]	; (80a4c <printi+0xa8>)
   80a3c:	4798      	blx	r3
			--width;
   80a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80a40:	3b01      	subs	r3, #1
   80a42:	930a      	str	r3, [sp, #40]	; 0x28
   80a44:	e7ee      	b.n	80a24 <printi+0x80>
   80a46:	bf00      	nop
   80a48:	00080921 	.word	0x00080921
   80a4c:	00080911 	.word	0x00080911

00080a50 <print>:

static int print( char **out, const char *format, va_list args )
{
   80a50:	b5f0      	push	{r4, r5, r6, r7, lr}
   80a52:	b089      	sub	sp, #36	; 0x24
   80a54:	4606      	mov	r6, r0
   80a56:	460c      	mov	r4, r1
   80a58:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   80a5a:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80a5c:	e081      	b.n	80b62 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80a5e:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80a60:	2301      	movs	r3, #1
   80a62:	e08b      	b.n	80b7c <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80a64:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   80a66:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80a6a:	7822      	ldrb	r2, [r4, #0]
   80a6c:	2a30      	cmp	r2, #48	; 0x30
   80a6e:	d0f9      	beq.n	80a64 <print+0x14>
   80a70:	2200      	movs	r2, #0
   80a72:	e006      	b.n	80a82 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80a74:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80a78:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80a7a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80a7e:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80a80:	3401      	adds	r4, #1
   80a82:	7821      	ldrb	r1, [r4, #0]
   80a84:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80a88:	b2c0      	uxtb	r0, r0
   80a8a:	2809      	cmp	r0, #9
   80a8c:	d9f2      	bls.n	80a74 <print+0x24>
			}
			if( *format == 's' ) {
   80a8e:	2973      	cmp	r1, #115	; 0x73
   80a90:	d018      	beq.n	80ac4 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80a92:	2964      	cmp	r1, #100	; 0x64
   80a94:	d022      	beq.n	80adc <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80a96:	2978      	cmp	r1, #120	; 0x78
   80a98:	d02f      	beq.n	80afa <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80a9a:	2958      	cmp	r1, #88	; 0x58
   80a9c:	d03c      	beq.n	80b18 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80a9e:	2975      	cmp	r1, #117	; 0x75
   80aa0:	d049      	beq.n	80b36 <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80aa2:	2963      	cmp	r1, #99	; 0x63
   80aa4:	d15c      	bne.n	80b60 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80aa6:	9905      	ldr	r1, [sp, #20]
   80aa8:	1d08      	adds	r0, r1, #4
   80aaa:	9005      	str	r0, [sp, #20]
   80aac:	7809      	ldrb	r1, [r1, #0]
   80aae:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80ab2:	2100      	movs	r1, #0
   80ab4:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80ab8:	a907      	add	r1, sp, #28
   80aba:	4630      	mov	r0, r6
   80abc:	4f34      	ldr	r7, [pc, #208]	; (80b90 <print+0x140>)
   80abe:	47b8      	blx	r7
   80ac0:	4405      	add	r5, r0
				continue;
   80ac2:	e04d      	b.n	80b60 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80ac4:	9905      	ldr	r1, [sp, #20]
   80ac6:	1d08      	adds	r0, r1, #4
   80ac8:	9005      	str	r0, [sp, #20]
   80aca:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80acc:	b121      	cbz	r1, 80ad8 <print+0x88>
   80ace:	4630      	mov	r0, r6
   80ad0:	4f2f      	ldr	r7, [pc, #188]	; (80b90 <print+0x140>)
   80ad2:	47b8      	blx	r7
   80ad4:	4405      	add	r5, r0
				continue;
   80ad6:	e043      	b.n	80b60 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80ad8:	492e      	ldr	r1, [pc, #184]	; (80b94 <print+0x144>)
   80ada:	e7f8      	b.n	80ace <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80adc:	9905      	ldr	r1, [sp, #20]
   80ade:	1d08      	adds	r0, r1, #4
   80ae0:	9005      	str	r0, [sp, #20]
   80ae2:	6809      	ldr	r1, [r1, #0]
   80ae4:	2061      	movs	r0, #97	; 0x61
   80ae6:	9002      	str	r0, [sp, #8]
   80ae8:	9301      	str	r3, [sp, #4]
   80aea:	9200      	str	r2, [sp, #0]
   80aec:	2301      	movs	r3, #1
   80aee:	220a      	movs	r2, #10
   80af0:	4630      	mov	r0, r6
   80af2:	4f29      	ldr	r7, [pc, #164]	; (80b98 <print+0x148>)
   80af4:	47b8      	blx	r7
   80af6:	4405      	add	r5, r0
				continue;
   80af8:	e032      	b.n	80b60 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80afa:	9905      	ldr	r1, [sp, #20]
   80afc:	1d08      	adds	r0, r1, #4
   80afe:	9005      	str	r0, [sp, #20]
   80b00:	6809      	ldr	r1, [r1, #0]
   80b02:	2061      	movs	r0, #97	; 0x61
   80b04:	9002      	str	r0, [sp, #8]
   80b06:	9301      	str	r3, [sp, #4]
   80b08:	9200      	str	r2, [sp, #0]
   80b0a:	2300      	movs	r3, #0
   80b0c:	2210      	movs	r2, #16
   80b0e:	4630      	mov	r0, r6
   80b10:	4f21      	ldr	r7, [pc, #132]	; (80b98 <print+0x148>)
   80b12:	47b8      	blx	r7
   80b14:	4405      	add	r5, r0
				continue;
   80b16:	e023      	b.n	80b60 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80b18:	9905      	ldr	r1, [sp, #20]
   80b1a:	1d08      	adds	r0, r1, #4
   80b1c:	9005      	str	r0, [sp, #20]
   80b1e:	6809      	ldr	r1, [r1, #0]
   80b20:	2041      	movs	r0, #65	; 0x41
   80b22:	9002      	str	r0, [sp, #8]
   80b24:	9301      	str	r3, [sp, #4]
   80b26:	9200      	str	r2, [sp, #0]
   80b28:	2300      	movs	r3, #0
   80b2a:	2210      	movs	r2, #16
   80b2c:	4630      	mov	r0, r6
   80b2e:	4f1a      	ldr	r7, [pc, #104]	; (80b98 <print+0x148>)
   80b30:	47b8      	blx	r7
   80b32:	4405      	add	r5, r0
				continue;
   80b34:	e014      	b.n	80b60 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80b36:	9905      	ldr	r1, [sp, #20]
   80b38:	1d08      	adds	r0, r1, #4
   80b3a:	9005      	str	r0, [sp, #20]
   80b3c:	6809      	ldr	r1, [r1, #0]
   80b3e:	2061      	movs	r0, #97	; 0x61
   80b40:	9002      	str	r0, [sp, #8]
   80b42:	9301      	str	r3, [sp, #4]
   80b44:	9200      	str	r2, [sp, #0]
   80b46:	2300      	movs	r3, #0
   80b48:	220a      	movs	r2, #10
   80b4a:	4630      	mov	r0, r6
   80b4c:	4f12      	ldr	r7, [pc, #72]	; (80b98 <print+0x148>)
   80b4e:	47b8      	blx	r7
   80b50:	4405      	add	r5, r0
				continue;
   80b52:	e005      	b.n	80b60 <print+0x110>
			++format;
   80b54:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80b56:	7821      	ldrb	r1, [r4, #0]
   80b58:	4630      	mov	r0, r6
   80b5a:	4b10      	ldr	r3, [pc, #64]	; (80b9c <print+0x14c>)
   80b5c:	4798      	blx	r3
			++pc;
   80b5e:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80b60:	3401      	adds	r4, #1
   80b62:	7823      	ldrb	r3, [r4, #0]
   80b64:	b163      	cbz	r3, 80b80 <print+0x130>
		if (*format == '%') {
   80b66:	2b25      	cmp	r3, #37	; 0x25
   80b68:	d1f5      	bne.n	80b56 <print+0x106>
			++format;
   80b6a:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80b6c:	7863      	ldrb	r3, [r4, #1]
   80b6e:	b13b      	cbz	r3, 80b80 <print+0x130>
			if (*format == '%') goto out;
   80b70:	2b25      	cmp	r3, #37	; 0x25
   80b72:	d0ef      	beq.n	80b54 <print+0x104>
			if (*format == '-') {
   80b74:	2b2d      	cmp	r3, #45	; 0x2d
   80b76:	f43f af72 	beq.w	80a5e <print+0xe>
			width = pad = 0;
   80b7a:	2300      	movs	r3, #0
   80b7c:	4614      	mov	r4, r2
   80b7e:	e774      	b.n	80a6a <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80b80:	b116      	cbz	r6, 80b88 <print+0x138>
   80b82:	6833      	ldr	r3, [r6, #0]
   80b84:	2200      	movs	r2, #0
   80b86:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80b88:	4628      	mov	r0, r5
   80b8a:	b009      	add	sp, #36	; 0x24
   80b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80b8e:	bf00      	nop
   80b90:	00080921 	.word	0x00080921
   80b94:	00081428 	.word	0x00081428
   80b98:	000809a5 	.word	0x000809a5
   80b9c:	00080911 	.word	0x00080911

00080ba0 <printf>:

int printf(const char *format, ...)
{
   80ba0:	b40f      	push	{r0, r1, r2, r3}
   80ba2:	b500      	push	{lr}
   80ba4:	b083      	sub	sp, #12
   80ba6:	aa04      	add	r2, sp, #16
   80ba8:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80bac:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80bae:	2000      	movs	r0, #0
   80bb0:	4b03      	ldr	r3, [pc, #12]	; (80bc0 <printf+0x20>)
   80bb2:	4798      	blx	r3
}
   80bb4:	b003      	add	sp, #12
   80bb6:	f85d eb04 	ldr.w	lr, [sp], #4
   80bba:	b004      	add	sp, #16
   80bbc:	4770      	bx	lr
   80bbe:	bf00      	nop
   80bc0:	00080a51 	.word	0x00080a51

00080bc4 <PWM_Handler>:
   80bc4:	b508      	push	{r3, lr}
   80bc6:	4a07      	ldr	r2, [pc, #28]	; (80be4 <PWM_Handler+0x20>)
   80bc8:	6813      	ldr	r3, [r2, #0]
   80bca:	3301      	adds	r3, #1
   80bcc:	6013      	str	r3, [r2, #0]
   80bce:	4906      	ldr	r1, [pc, #24]	; (80be8 <PWM_Handler+0x24>)
   80bd0:	fb81 2103 	smull	r2, r1, r1, r3
   80bd4:	17db      	asrs	r3, r3, #31
   80bd6:	ebc3 11a1 	rsb	r1, r3, r1, asr #6
   80bda:	4804      	ldr	r0, [pc, #16]	; (80bec <PWM_Handler+0x28>)
   80bdc:	4b04      	ldr	r3, [pc, #16]	; (80bf0 <PWM_Handler+0x2c>)
   80bde:	4798      	blx	r3
   80be0:	bd08      	pop	{r3, pc}
   80be2:	bf00      	nop
   80be4:	20000478 	.word	0x20000478
   80be8:	51eb851f 	.word	0x51eb851f
   80bec:	00081420 	.word	0x00081420
   80bf0:	00080ba1 	.word	0x00080ba1

00080bf4 <PWM_Init>:
   80bf4:	4a17      	ldr	r2, [pc, #92]	; (80c54 <PWM_Init+0x60>)
   80bf6:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80bfa:	f043 0310 	orr.w	r3, r3, #16
   80bfe:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
   80c02:	4b15      	ldr	r3, [pc, #84]	; (80c58 <PWM_Init+0x64>)
   80c04:	691a      	ldr	r2, [r3, #16]
   80c06:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80c0a:	611a      	str	r2, [r3, #16]
   80c0c:	685a      	ldr	r2, [r3, #4]
   80c0e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80c12:	605a      	str	r2, [r3, #4]
   80c14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80c16:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80c1a:	671a      	str	r2, [r3, #112]	; 0x70
   80c1c:	4a0f      	ldr	r2, [pc, #60]	; (80c5c <PWM_Init+0x68>)
   80c1e:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
   80c22:	f023 0301 	bic.w	r3, r3, #1
   80c26:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
   80c2a:	f240 220a 	movw	r2, #522	; 0x20a
   80c2e:	4b0c      	ldr	r3, [pc, #48]	; (80c60 <PWM_Init+0x6c>)
   80c30:	601a      	str	r2, [r3, #0]
   80c32:	f44f 62cd 	mov.w	r2, #1640	; 0x668
   80c36:	330c      	adds	r3, #12
   80c38:	601a      	str	r2, [r3, #0]
   80c3a:	227b      	movs	r2, #123	; 0x7b
   80c3c:	3b08      	subs	r3, #8
   80c3e:	601a      	str	r2, [r3, #0]
   80c40:	2220      	movs	r2, #32
   80c42:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
   80c46:	601a      	str	r2, [r3, #0]
   80c48:	4a06      	ldr	r2, [pc, #24]	; (80c64 <PWM_Init+0x70>)
   80c4a:	6813      	ldr	r3, [r2, #0]
   80c4c:	f043 0301 	orr.w	r3, r3, #1
   80c50:	6013      	str	r3, [r2, #0]
   80c52:	4770      	bx	lr
   80c54:	400e0600 	.word	0x400e0600
   80c58:	400e1200 	.word	0x400e1200
   80c5c:	40094000 	.word	0x40094000
   80c60:	400942a0 	.word	0x400942a0
   80c64:	40094188 	.word	0x40094188

00080c68 <PWM_pos>:
   80c68:	4240      	negs	r0, r0
   80c6a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
   80c6e:	1040      	asrs	r0, r0, #1
   80c70:	307b      	adds	r0, #123	; 0x7b
   80c72:	2849      	cmp	r0, #73	; 0x49
   80c74:	dc00      	bgt.n	80c78 <PWM_pos+0x10>
   80c76:	204a      	movs	r0, #74	; 0x4a
   80c78:	28ac      	cmp	r0, #172	; 0xac
   80c7a:	dd00      	ble.n	80c7e <PWM_pos+0x16>
   80c7c:	20ac      	movs	r0, #172	; 0xac
   80c7e:	4b01      	ldr	r3, [pc, #4]	; (80c84 <PWM_pos+0x1c>)
   80c80:	6018      	str	r0, [r3, #0]
   80c82:	4770      	bx	lr
   80c84:	400942a8 	.word	0x400942a8

00080c88 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80c88:	4b16      	ldr	r3, [pc, #88]	; (80ce4 <configure_uart+0x5c>)
   80c8a:	2200      	movs	r2, #0
   80c8c:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80c8e:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c90:	4b15      	ldr	r3, [pc, #84]	; (80ce8 <configure_uart+0x60>)
   80c92:	f44f 7140 	mov.w	r1, #768	; 0x300
   80c96:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c98:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80c9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80c9c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80c9e:	4002      	ands	r2, r0
   80ca0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80ca4:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80ca6:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80ca8:	f44f 7280 	mov.w	r2, #256	; 0x100
   80cac:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80cb0:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80cb2:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80cb6:	21ac      	movs	r1, #172	; 0xac
   80cb8:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80cba:	f240 2123 	movw	r1, #547	; 0x223
   80cbe:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80cc0:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80cc4:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80cc6:	f240 2102 	movw	r1, #514	; 0x202
   80cca:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80cce:	f04f 31ff 	mov.w	r1, #4294967295
   80cd2:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80cd4:	21e1      	movs	r1, #225	; 0xe1
   80cd6:	6099      	str	r1, [r3, #8]
   80cd8:	4904      	ldr	r1, [pc, #16]	; (80cec <configure_uart+0x64>)
   80cda:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80cdc:	2250      	movs	r2, #80	; 0x50
   80cde:	601a      	str	r2, [r3, #0]
   80ce0:	4770      	bx	lr
   80ce2:	bf00      	nop
   80ce4:	20000488 	.word	0x20000488
   80ce8:	400e0e00 	.word	0x400e0e00
   80cec:	e000e100 	.word	0xe000e100

00080cf0 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80cf0:	4b07      	ldr	r3, [pc, #28]	; (80d10 <uart_putchar+0x20>)
   80cf2:	695b      	ldr	r3, [r3, #20]
   80cf4:	f013 0f02 	tst.w	r3, #2
   80cf8:	d008      	beq.n	80d0c <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80cfa:	4b05      	ldr	r3, [pc, #20]	; (80d10 <uart_putchar+0x20>)
   80cfc:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80cfe:	4b04      	ldr	r3, [pc, #16]	; (80d10 <uart_putchar+0x20>)
   80d00:	695b      	ldr	r3, [r3, #20]
   80d02:	f413 7f00 	tst.w	r3, #512	; 0x200
   80d06:	d0fa      	beq.n	80cfe <uart_putchar+0xe>
	return 0;
   80d08:	2000      	movs	r0, #0
   80d0a:	4770      	bx	lr
	return 1;
   80d0c:	2001      	movs	r0, #1
}
   80d0e:	4770      	bx	lr
   80d10:	400e0800 	.word	0x400e0800

00080d14 <UART_Handler>:

void UART_Handler(void)
{
   80d14:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80d16:	4b15      	ldr	r3, [pc, #84]	; (80d6c <UART_Handler+0x58>)
   80d18:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80d1a:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80d1e:	d003      	beq.n	80d28 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80d20:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80d24:	4a11      	ldr	r2, [pc, #68]	; (80d6c <UART_Handler+0x58>)
   80d26:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80d28:	f013 0f01 	tst.w	r3, #1
   80d2c:	d012      	beq.n	80d54 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80d2e:	4810      	ldr	r0, [pc, #64]	; (80d70 <UART_Handler+0x5c>)
   80d30:	7842      	ldrb	r2, [r0, #1]
   80d32:	1c53      	adds	r3, r2, #1
   80d34:	4259      	negs	r1, r3
   80d36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80d3a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80d3e:	bf58      	it	pl
   80d40:	424b      	negpl	r3, r1
   80d42:	7801      	ldrb	r1, [r0, #0]
   80d44:	428b      	cmp	r3, r1
   80d46:	d006      	beq.n	80d56 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80d48:	4908      	ldr	r1, [pc, #32]	; (80d6c <UART_Handler+0x58>)
   80d4a:	6988      	ldr	r0, [r1, #24]
   80d4c:	4908      	ldr	r1, [pc, #32]	; (80d70 <UART_Handler+0x5c>)
   80d4e:	440a      	add	r2, r1
   80d50:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80d52:	704b      	strb	r3, [r1, #1]
   80d54:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80d56:	4807      	ldr	r0, [pc, #28]	; (80d74 <UART_Handler+0x60>)
   80d58:	4b07      	ldr	r3, [pc, #28]	; (80d78 <UART_Handler+0x64>)
   80d5a:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80d5c:	4b04      	ldr	r3, [pc, #16]	; (80d70 <UART_Handler+0x5c>)
   80d5e:	7859      	ldrb	r1, [r3, #1]
   80d60:	4a02      	ldr	r2, [pc, #8]	; (80d6c <UART_Handler+0x58>)
   80d62:	6992      	ldr	r2, [r2, #24]
   80d64:	440b      	add	r3, r1
   80d66:	709a      	strb	r2, [r3, #2]
			return;
   80d68:	bd08      	pop	{r3, pc}
   80d6a:	bf00      	nop
   80d6c:	400e0800 	.word	0x400e0800
   80d70:	20000488 	.word	0x20000488
   80d74:	00081430 	.word	0x00081430
   80d78:	00080ba1 	.word	0x00080ba1

00080d7c <__aeabi_frsub>:
   80d7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   80d80:	e002      	b.n	80d88 <__addsf3>
   80d82:	bf00      	nop

00080d84 <__aeabi_fsub>:
   80d84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00080d88 <__addsf3>:
   80d88:	0042      	lsls	r2, r0, #1
   80d8a:	bf1f      	itttt	ne
   80d8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   80d90:	ea92 0f03 	teqne	r2, r3
   80d94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   80d98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   80d9c:	d06a      	beq.n	80e74 <__addsf3+0xec>
   80d9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
   80da2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   80da6:	bfc1      	itttt	gt
   80da8:	18d2      	addgt	r2, r2, r3
   80daa:	4041      	eorgt	r1, r0
   80dac:	4048      	eorgt	r0, r1
   80dae:	4041      	eorgt	r1, r0
   80db0:	bfb8      	it	lt
   80db2:	425b      	neglt	r3, r3
   80db4:	2b19      	cmp	r3, #25
   80db6:	bf88      	it	hi
   80db8:	4770      	bxhi	lr
   80dba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   80dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   80dc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   80dc6:	bf18      	it	ne
   80dc8:	4240      	negne	r0, r0
   80dca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80dce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   80dd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   80dd6:	bf18      	it	ne
   80dd8:	4249      	negne	r1, r1
   80dda:	ea92 0f03 	teq	r2, r3
   80dde:	d03f      	beq.n	80e60 <__addsf3+0xd8>
   80de0:	f1a2 0201 	sub.w	r2, r2, #1
   80de4:	fa41 fc03 	asr.w	ip, r1, r3
   80de8:	eb10 000c 	adds.w	r0, r0, ip
   80dec:	f1c3 0320 	rsb	r3, r3, #32
   80df0:	fa01 f103 	lsl.w	r1, r1, r3
   80df4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   80df8:	d502      	bpl.n	80e00 <__addsf3+0x78>
   80dfa:	4249      	negs	r1, r1
   80dfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   80e00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   80e04:	d313      	bcc.n	80e2e <__addsf3+0xa6>
   80e06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   80e0a:	d306      	bcc.n	80e1a <__addsf3+0x92>
   80e0c:	0840      	lsrs	r0, r0, #1
   80e0e:	ea4f 0131 	mov.w	r1, r1, rrx
   80e12:	f102 0201 	add.w	r2, r2, #1
   80e16:	2afe      	cmp	r2, #254	; 0xfe
   80e18:	d251      	bcs.n	80ebe <__addsf3+0x136>
   80e1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   80e1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   80e22:	bf08      	it	eq
   80e24:	f020 0001 	biceq.w	r0, r0, #1
   80e28:	ea40 0003 	orr.w	r0, r0, r3
   80e2c:	4770      	bx	lr
   80e2e:	0049      	lsls	r1, r1, #1
   80e30:	eb40 0000 	adc.w	r0, r0, r0
   80e34:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   80e38:	f1a2 0201 	sub.w	r2, r2, #1
   80e3c:	d1ed      	bne.n	80e1a <__addsf3+0x92>
   80e3e:	fab0 fc80 	clz	ip, r0
   80e42:	f1ac 0c08 	sub.w	ip, ip, #8
   80e46:	ebb2 020c 	subs.w	r2, r2, ip
   80e4a:	fa00 f00c 	lsl.w	r0, r0, ip
   80e4e:	bfaa      	itet	ge
   80e50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   80e54:	4252      	neglt	r2, r2
   80e56:	4318      	orrge	r0, r3
   80e58:	bfbc      	itt	lt
   80e5a:	40d0      	lsrlt	r0, r2
   80e5c:	4318      	orrlt	r0, r3
   80e5e:	4770      	bx	lr
   80e60:	f092 0f00 	teq	r2, #0
   80e64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   80e68:	bf06      	itte	eq
   80e6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   80e6e:	3201      	addeq	r2, #1
   80e70:	3b01      	subne	r3, #1
   80e72:	e7b5      	b.n	80de0 <__addsf3+0x58>
   80e74:	ea4f 0341 	mov.w	r3, r1, lsl #1
   80e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   80e7c:	bf18      	it	ne
   80e7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   80e82:	d021      	beq.n	80ec8 <__addsf3+0x140>
   80e84:	ea92 0f03 	teq	r2, r3
   80e88:	d004      	beq.n	80e94 <__addsf3+0x10c>
   80e8a:	f092 0f00 	teq	r2, #0
   80e8e:	bf08      	it	eq
   80e90:	4608      	moveq	r0, r1
   80e92:	4770      	bx	lr
   80e94:	ea90 0f01 	teq	r0, r1
   80e98:	bf1c      	itt	ne
   80e9a:	2000      	movne	r0, #0
   80e9c:	4770      	bxne	lr
   80e9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   80ea2:	d104      	bne.n	80eae <__addsf3+0x126>
   80ea4:	0040      	lsls	r0, r0, #1
   80ea6:	bf28      	it	cs
   80ea8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   80eac:	4770      	bx	lr
   80eae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   80eb2:	bf3c      	itt	cc
   80eb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   80eb8:	4770      	bxcc	lr
   80eba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   80ebe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   80ec2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   80ec6:	4770      	bx	lr
   80ec8:	ea7f 6222 	mvns.w	r2, r2, asr #24
   80ecc:	bf16      	itet	ne
   80ece:	4608      	movne	r0, r1
   80ed0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   80ed4:	4601      	movne	r1, r0
   80ed6:	0242      	lsls	r2, r0, #9
   80ed8:	bf06      	itte	eq
   80eda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   80ede:	ea90 0f01 	teqeq	r0, r1
   80ee2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   80ee6:	4770      	bx	lr

00080ee8 <__aeabi_ui2f>:
   80ee8:	f04f 0300 	mov.w	r3, #0
   80eec:	e004      	b.n	80ef8 <__aeabi_i2f+0x8>
   80eee:	bf00      	nop

00080ef0 <__aeabi_i2f>:
   80ef0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   80ef4:	bf48      	it	mi
   80ef6:	4240      	negmi	r0, r0
   80ef8:	ea5f 0c00 	movs.w	ip, r0
   80efc:	bf08      	it	eq
   80efe:	4770      	bxeq	lr
   80f00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   80f04:	4601      	mov	r1, r0
   80f06:	f04f 0000 	mov.w	r0, #0
   80f0a:	e01c      	b.n	80f46 <__aeabi_l2f+0x2a>

00080f0c <__aeabi_ul2f>:
   80f0c:	ea50 0201 	orrs.w	r2, r0, r1
   80f10:	bf08      	it	eq
   80f12:	4770      	bxeq	lr
   80f14:	f04f 0300 	mov.w	r3, #0
   80f18:	e00a      	b.n	80f30 <__aeabi_l2f+0x14>
   80f1a:	bf00      	nop

00080f1c <__aeabi_l2f>:
   80f1c:	ea50 0201 	orrs.w	r2, r0, r1
   80f20:	bf08      	it	eq
   80f22:	4770      	bxeq	lr
   80f24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   80f28:	d502      	bpl.n	80f30 <__aeabi_l2f+0x14>
   80f2a:	4240      	negs	r0, r0
   80f2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80f30:	ea5f 0c01 	movs.w	ip, r1
   80f34:	bf02      	ittt	eq
   80f36:	4684      	moveq	ip, r0
   80f38:	4601      	moveq	r1, r0
   80f3a:	2000      	moveq	r0, #0
   80f3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   80f40:	bf08      	it	eq
   80f42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   80f46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   80f4a:	fabc f28c 	clz	r2, ip
   80f4e:	3a08      	subs	r2, #8
   80f50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   80f54:	db10      	blt.n	80f78 <__aeabi_l2f+0x5c>
   80f56:	fa01 fc02 	lsl.w	ip, r1, r2
   80f5a:	4463      	add	r3, ip
   80f5c:	fa00 fc02 	lsl.w	ip, r0, r2
   80f60:	f1c2 0220 	rsb	r2, r2, #32
   80f64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80f68:	fa20 f202 	lsr.w	r2, r0, r2
   80f6c:	eb43 0002 	adc.w	r0, r3, r2
   80f70:	bf08      	it	eq
   80f72:	f020 0001 	biceq.w	r0, r0, #1
   80f76:	4770      	bx	lr
   80f78:	f102 0220 	add.w	r2, r2, #32
   80f7c:	fa01 fc02 	lsl.w	ip, r1, r2
   80f80:	f1c2 0220 	rsb	r2, r2, #32
   80f84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   80f88:	fa21 f202 	lsr.w	r2, r1, r2
   80f8c:	eb43 0002 	adc.w	r0, r3, r2
   80f90:	bf08      	it	eq
   80f92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   80f96:	4770      	bx	lr

00080f98 <__aeabi_fmul>:
   80f98:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80f9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   80fa0:	bf1e      	ittt	ne
   80fa2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   80fa6:	ea92 0f0c 	teqne	r2, ip
   80faa:	ea93 0f0c 	teqne	r3, ip
   80fae:	d06f      	beq.n	81090 <__aeabi_fmul+0xf8>
   80fb0:	441a      	add	r2, r3
   80fb2:	ea80 0c01 	eor.w	ip, r0, r1
   80fb6:	0240      	lsls	r0, r0, #9
   80fb8:	bf18      	it	ne
   80fba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   80fbe:	d01e      	beq.n	80ffe <__aeabi_fmul+0x66>
   80fc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   80fc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   80fc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   80fcc:	fba0 3101 	umull	r3, r1, r0, r1
   80fd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   80fd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   80fd8:	bf3e      	ittt	cc
   80fda:	0049      	lslcc	r1, r1, #1
   80fdc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   80fe0:	005b      	lslcc	r3, r3, #1
   80fe2:	ea40 0001 	orr.w	r0, r0, r1
   80fe6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   80fea:	2afd      	cmp	r2, #253	; 0xfd
   80fec:	d81d      	bhi.n	8102a <__aeabi_fmul+0x92>
   80fee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   80ff2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   80ff6:	bf08      	it	eq
   80ff8:	f020 0001 	biceq.w	r0, r0, #1
   80ffc:	4770      	bx	lr
   80ffe:	f090 0f00 	teq	r0, #0
   81002:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81006:	bf08      	it	eq
   81008:	0249      	lsleq	r1, r1, #9
   8100a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   8100e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81012:	3a7f      	subs	r2, #127	; 0x7f
   81014:	bfc2      	ittt	gt
   81016:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8101a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   8101e:	4770      	bxgt	lr
   81020:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81024:	f04f 0300 	mov.w	r3, #0
   81028:	3a01      	subs	r2, #1
   8102a:	dc5d      	bgt.n	810e8 <__aeabi_fmul+0x150>
   8102c:	f112 0f19 	cmn.w	r2, #25
   81030:	bfdc      	itt	le
   81032:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81036:	4770      	bxle	lr
   81038:	f1c2 0200 	rsb	r2, r2, #0
   8103c:	0041      	lsls	r1, r0, #1
   8103e:	fa21 f102 	lsr.w	r1, r1, r2
   81042:	f1c2 0220 	rsb	r2, r2, #32
   81046:	fa00 fc02 	lsl.w	ip, r0, r2
   8104a:	ea5f 0031 	movs.w	r0, r1, rrx
   8104e:	f140 0000 	adc.w	r0, r0, #0
   81052:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81056:	bf08      	it	eq
   81058:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8105c:	4770      	bx	lr
   8105e:	f092 0f00 	teq	r2, #0
   81062:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81066:	bf02      	ittt	eq
   81068:	0040      	lsleq	r0, r0, #1
   8106a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   8106e:	3a01      	subeq	r2, #1
   81070:	d0f9      	beq.n	81066 <__aeabi_fmul+0xce>
   81072:	ea40 000c 	orr.w	r0, r0, ip
   81076:	f093 0f00 	teq	r3, #0
   8107a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8107e:	bf02      	ittt	eq
   81080:	0049      	lsleq	r1, r1, #1
   81082:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81086:	3b01      	subeq	r3, #1
   81088:	d0f9      	beq.n	8107e <__aeabi_fmul+0xe6>
   8108a:	ea41 010c 	orr.w	r1, r1, ip
   8108e:	e78f      	b.n	80fb0 <__aeabi_fmul+0x18>
   81090:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81094:	ea92 0f0c 	teq	r2, ip
   81098:	bf18      	it	ne
   8109a:	ea93 0f0c 	teqne	r3, ip
   8109e:	d00a      	beq.n	810b6 <__aeabi_fmul+0x11e>
   810a0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   810a4:	bf18      	it	ne
   810a6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   810aa:	d1d8      	bne.n	8105e <__aeabi_fmul+0xc6>
   810ac:	ea80 0001 	eor.w	r0, r0, r1
   810b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   810b4:	4770      	bx	lr
   810b6:	f090 0f00 	teq	r0, #0
   810ba:	bf17      	itett	ne
   810bc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   810c0:	4608      	moveq	r0, r1
   810c2:	f091 0f00 	teqne	r1, #0
   810c6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   810ca:	d014      	beq.n	810f6 <__aeabi_fmul+0x15e>
   810cc:	ea92 0f0c 	teq	r2, ip
   810d0:	d101      	bne.n	810d6 <__aeabi_fmul+0x13e>
   810d2:	0242      	lsls	r2, r0, #9
   810d4:	d10f      	bne.n	810f6 <__aeabi_fmul+0x15e>
   810d6:	ea93 0f0c 	teq	r3, ip
   810da:	d103      	bne.n	810e4 <__aeabi_fmul+0x14c>
   810dc:	024b      	lsls	r3, r1, #9
   810de:	bf18      	it	ne
   810e0:	4608      	movne	r0, r1
   810e2:	d108      	bne.n	810f6 <__aeabi_fmul+0x15e>
   810e4:	ea80 0001 	eor.w	r0, r0, r1
   810e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   810ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   810f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   810f4:	4770      	bx	lr
   810f6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   810fa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   810fe:	4770      	bx	lr

00081100 <__aeabi_fdiv>:
   81100:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81104:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81108:	bf1e      	ittt	ne
   8110a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   8110e:	ea92 0f0c 	teqne	r2, ip
   81112:	ea93 0f0c 	teqne	r3, ip
   81116:	d069      	beq.n	811ec <__aeabi_fdiv+0xec>
   81118:	eba2 0203 	sub.w	r2, r2, r3
   8111c:	ea80 0c01 	eor.w	ip, r0, r1
   81120:	0249      	lsls	r1, r1, #9
   81122:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81126:	d037      	beq.n	81198 <__aeabi_fdiv+0x98>
   81128:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   8112c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81130:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81134:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81138:	428b      	cmp	r3, r1
   8113a:	bf38      	it	cc
   8113c:	005b      	lslcc	r3, r3, #1
   8113e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81142:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81146:	428b      	cmp	r3, r1
   81148:	bf24      	itt	cs
   8114a:	1a5b      	subcs	r3, r3, r1
   8114c:	ea40 000c 	orrcs.w	r0, r0, ip
   81150:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81154:	bf24      	itt	cs
   81156:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   8115a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8115e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81162:	bf24      	itt	cs
   81164:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81168:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8116c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81170:	bf24      	itt	cs
   81172:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81176:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8117a:	011b      	lsls	r3, r3, #4
   8117c:	bf18      	it	ne
   8117e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81182:	d1e0      	bne.n	81146 <__aeabi_fdiv+0x46>
   81184:	2afd      	cmp	r2, #253	; 0xfd
   81186:	f63f af50 	bhi.w	8102a <__aeabi_fmul+0x92>
   8118a:	428b      	cmp	r3, r1
   8118c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81190:	bf08      	it	eq
   81192:	f020 0001 	biceq.w	r0, r0, #1
   81196:	4770      	bx	lr
   81198:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8119c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   811a0:	327f      	adds	r2, #127	; 0x7f
   811a2:	bfc2      	ittt	gt
   811a4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   811a8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   811ac:	4770      	bxgt	lr
   811ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   811b2:	f04f 0300 	mov.w	r3, #0
   811b6:	3a01      	subs	r2, #1
   811b8:	e737      	b.n	8102a <__aeabi_fmul+0x92>
   811ba:	f092 0f00 	teq	r2, #0
   811be:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   811c2:	bf02      	ittt	eq
   811c4:	0040      	lsleq	r0, r0, #1
   811c6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   811ca:	3a01      	subeq	r2, #1
   811cc:	d0f9      	beq.n	811c2 <__aeabi_fdiv+0xc2>
   811ce:	ea40 000c 	orr.w	r0, r0, ip
   811d2:	f093 0f00 	teq	r3, #0
   811d6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   811da:	bf02      	ittt	eq
   811dc:	0049      	lsleq	r1, r1, #1
   811de:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   811e2:	3b01      	subeq	r3, #1
   811e4:	d0f9      	beq.n	811da <__aeabi_fdiv+0xda>
   811e6:	ea41 010c 	orr.w	r1, r1, ip
   811ea:	e795      	b.n	81118 <__aeabi_fdiv+0x18>
   811ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   811f0:	ea92 0f0c 	teq	r2, ip
   811f4:	d108      	bne.n	81208 <__aeabi_fdiv+0x108>
   811f6:	0242      	lsls	r2, r0, #9
   811f8:	f47f af7d 	bne.w	810f6 <__aeabi_fmul+0x15e>
   811fc:	ea93 0f0c 	teq	r3, ip
   81200:	f47f af70 	bne.w	810e4 <__aeabi_fmul+0x14c>
   81204:	4608      	mov	r0, r1
   81206:	e776      	b.n	810f6 <__aeabi_fmul+0x15e>
   81208:	ea93 0f0c 	teq	r3, ip
   8120c:	d104      	bne.n	81218 <__aeabi_fdiv+0x118>
   8120e:	024b      	lsls	r3, r1, #9
   81210:	f43f af4c 	beq.w	810ac <__aeabi_fmul+0x114>
   81214:	4608      	mov	r0, r1
   81216:	e76e      	b.n	810f6 <__aeabi_fmul+0x15e>
   81218:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   8121c:	bf18      	it	ne
   8121e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81222:	d1ca      	bne.n	811ba <__aeabi_fdiv+0xba>
   81224:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81228:	f47f af5c 	bne.w	810e4 <__aeabi_fmul+0x14c>
   8122c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81230:	f47f af3c 	bne.w	810ac <__aeabi_fmul+0x114>
   81234:	e75f      	b.n	810f6 <__aeabi_fmul+0x15e>
   81236:	bf00      	nop

00081238 <__aeabi_f2iz>:
   81238:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8123c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81240:	d30f      	bcc.n	81262 <__aeabi_f2iz+0x2a>
   81242:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81246:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8124a:	d90d      	bls.n	81268 <__aeabi_f2iz+0x30>
   8124c:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81250:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81254:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81258:	fa23 f002 	lsr.w	r0, r3, r2
   8125c:	bf18      	it	ne
   8125e:	4240      	negne	r0, r0
   81260:	4770      	bx	lr
   81262:	f04f 0000 	mov.w	r0, #0
   81266:	4770      	bx	lr
   81268:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8126c:	d101      	bne.n	81272 <__aeabi_f2iz+0x3a>
   8126e:	0242      	lsls	r2, r0, #9
   81270:	d105      	bne.n	8127e <__aeabi_f2iz+0x46>
   81272:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81276:	bf08      	it	eq
   81278:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8127c:	4770      	bx	lr
   8127e:	f04f 0000 	mov.w	r0, #0
   81282:	4770      	bx	lr

00081284 <__libc_init_array>:
   81284:	b570      	push	{r4, r5, r6, lr}
   81286:	4e0f      	ldr	r6, [pc, #60]	; (812c4 <__libc_init_array+0x40>)
   81288:	4d0f      	ldr	r5, [pc, #60]	; (812c8 <__libc_init_array+0x44>)
   8128a:	1b76      	subs	r6, r6, r5
   8128c:	10b6      	asrs	r6, r6, #2
   8128e:	bf18      	it	ne
   81290:	2400      	movne	r4, #0
   81292:	d005      	beq.n	812a0 <__libc_init_array+0x1c>
   81294:	3401      	adds	r4, #1
   81296:	f855 3b04 	ldr.w	r3, [r5], #4
   8129a:	4798      	blx	r3
   8129c:	42a6      	cmp	r6, r4
   8129e:	d1f9      	bne.n	81294 <__libc_init_array+0x10>
   812a0:	4e0a      	ldr	r6, [pc, #40]	; (812cc <__libc_init_array+0x48>)
   812a2:	4d0b      	ldr	r5, [pc, #44]	; (812d0 <__libc_init_array+0x4c>)
   812a4:	f000 f8d6 	bl	81454 <_init>
   812a8:	1b76      	subs	r6, r6, r5
   812aa:	10b6      	asrs	r6, r6, #2
   812ac:	bf18      	it	ne
   812ae:	2400      	movne	r4, #0
   812b0:	d006      	beq.n	812c0 <__libc_init_array+0x3c>
   812b2:	3401      	adds	r4, #1
   812b4:	f855 3b04 	ldr.w	r3, [r5], #4
   812b8:	4798      	blx	r3
   812ba:	42a6      	cmp	r6, r4
   812bc:	d1f9      	bne.n	812b2 <__libc_init_array+0x2e>
   812be:	bd70      	pop	{r4, r5, r6, pc}
   812c0:	bd70      	pop	{r4, r5, r6, pc}
   812c2:	bf00      	nop
   812c4:	00081460 	.word	0x00081460
   812c8:	00081460 	.word	0x00081460
   812cc:	00081468 	.word	0x00081468
   812d0:	00081460 	.word	0x00081460

000812d4 <register_fini>:
   812d4:	4b02      	ldr	r3, [pc, #8]	; (812e0 <register_fini+0xc>)
   812d6:	b113      	cbz	r3, 812de <register_fini+0xa>
   812d8:	4802      	ldr	r0, [pc, #8]	; (812e4 <register_fini+0x10>)
   812da:	f000 b805 	b.w	812e8 <atexit>
   812de:	4770      	bx	lr
   812e0:	00000000 	.word	0x00000000
   812e4:	000812f5 	.word	0x000812f5

000812e8 <atexit>:
   812e8:	2300      	movs	r3, #0
   812ea:	4601      	mov	r1, r0
   812ec:	461a      	mov	r2, r3
   812ee:	4618      	mov	r0, r3
   812f0:	f000 b81e 	b.w	81330 <__register_exitproc>

000812f4 <__libc_fini_array>:
   812f4:	b538      	push	{r3, r4, r5, lr}
   812f6:	4c0a      	ldr	r4, [pc, #40]	; (81320 <__libc_fini_array+0x2c>)
   812f8:	4d0a      	ldr	r5, [pc, #40]	; (81324 <__libc_fini_array+0x30>)
   812fa:	1b64      	subs	r4, r4, r5
   812fc:	10a4      	asrs	r4, r4, #2
   812fe:	d00a      	beq.n	81316 <__libc_fini_array+0x22>
   81300:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81304:	3b01      	subs	r3, #1
   81306:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8130a:	3c01      	subs	r4, #1
   8130c:	f855 3904 	ldr.w	r3, [r5], #-4
   81310:	4798      	blx	r3
   81312:	2c00      	cmp	r4, #0
   81314:	d1f9      	bne.n	8130a <__libc_fini_array+0x16>
   81316:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8131a:	f000 b8a5 	b.w	81468 <_fini>
   8131e:	bf00      	nop
   81320:	00081478 	.word	0x00081478
   81324:	00081474 	.word	0x00081474

00081328 <__retarget_lock_acquire_recursive>:
   81328:	4770      	bx	lr
   8132a:	bf00      	nop

0008132c <__retarget_lock_release_recursive>:
   8132c:	4770      	bx	lr
   8132e:	bf00      	nop

00081330 <__register_exitproc>:
   81330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81334:	4d2c      	ldr	r5, [pc, #176]	; (813e8 <__register_exitproc+0xb8>)
   81336:	4606      	mov	r6, r0
   81338:	6828      	ldr	r0, [r5, #0]
   8133a:	4698      	mov	r8, r3
   8133c:	460f      	mov	r7, r1
   8133e:	4691      	mov	r9, r2
   81340:	f7ff fff2 	bl	81328 <__retarget_lock_acquire_recursive>
   81344:	4b29      	ldr	r3, [pc, #164]	; (813ec <__register_exitproc+0xbc>)
   81346:	681c      	ldr	r4, [r3, #0]
   81348:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   8134c:	2b00      	cmp	r3, #0
   8134e:	d03e      	beq.n	813ce <__register_exitproc+0x9e>
   81350:	685a      	ldr	r2, [r3, #4]
   81352:	2a1f      	cmp	r2, #31
   81354:	dc1c      	bgt.n	81390 <__register_exitproc+0x60>
   81356:	f102 0e01 	add.w	lr, r2, #1
   8135a:	b176      	cbz	r6, 8137a <__register_exitproc+0x4a>
   8135c:	2101      	movs	r1, #1
   8135e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81362:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81366:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8136a:	4091      	lsls	r1, r2
   8136c:	4308      	orrs	r0, r1
   8136e:	2e02      	cmp	r6, #2
   81370:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81374:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81378:	d023      	beq.n	813c2 <__register_exitproc+0x92>
   8137a:	3202      	adds	r2, #2
   8137c:	f8c3 e004 	str.w	lr, [r3, #4]
   81380:	6828      	ldr	r0, [r5, #0]
   81382:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81386:	f7ff ffd1 	bl	8132c <__retarget_lock_release_recursive>
   8138a:	2000      	movs	r0, #0
   8138c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81390:	4b17      	ldr	r3, [pc, #92]	; (813f0 <__register_exitproc+0xc0>)
   81392:	b30b      	cbz	r3, 813d8 <__register_exitproc+0xa8>
   81394:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81398:	f3af 8000 	nop.w
   8139c:	4603      	mov	r3, r0
   8139e:	b1d8      	cbz	r0, 813d8 <__register_exitproc+0xa8>
   813a0:	2000      	movs	r0, #0
   813a2:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   813a6:	f04f 0e01 	mov.w	lr, #1
   813aa:	6058      	str	r0, [r3, #4]
   813ac:	6019      	str	r1, [r3, #0]
   813ae:	4602      	mov	r2, r0
   813b0:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   813b4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   813b8:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   813bc:	2e00      	cmp	r6, #0
   813be:	d0dc      	beq.n	8137a <__register_exitproc+0x4a>
   813c0:	e7cc      	b.n	8135c <__register_exitproc+0x2c>
   813c2:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   813c6:	4301      	orrs	r1, r0
   813c8:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   813cc:	e7d5      	b.n	8137a <__register_exitproc+0x4a>
   813ce:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   813d2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   813d6:	e7bb      	b.n	81350 <__register_exitproc+0x20>
   813d8:	6828      	ldr	r0, [r5, #0]
   813da:	f7ff ffa7 	bl	8132c <__retarget_lock_release_recursive>
   813de:	f04f 30ff 	mov.w	r0, #4294967295
   813e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   813e6:	bf00      	nop
   813e8:	20000438 	.word	0x20000438
   813ec:	00081450 	.word	0x00081450
   813f0:	00000000 	.word	0x00000000
   813f4:	304e4143 	.word	0x304e4143
   813f8:	73656d20 	.word	0x73656d20
   813fc:	65676173 	.word	0x65676173
   81400:	72726120 	.word	0x72726120
   81404:	64657669 	.word	0x64657669
   81408:	206e6920 	.word	0x206e6920
   8140c:	2d6e6f6e 	.word	0x2d6e6f6e
   81410:	64657375 	.word	0x64657375
   81414:	69616d20 	.word	0x69616d20
   81418:	786f626c 	.word	0x786f626c
   8141c:	00000d0a 	.word	0x00000d0a
   81420:	0d0a6425 	.word	0x0d0a6425
   81424:	00000000 	.word	0x00000000
   81428:	6c756e28 	.word	0x6c756e28
   8142c:	0000296c 	.word	0x0000296c
   81430:	3a525245 	.word	0x3a525245
   81434:	52415520 	.word	0x52415520
   81438:	58522054 	.word	0x58522054
   8143c:	66756220 	.word	0x66756220
   81440:	20726566 	.word	0x20726566
   81444:	66207369 	.word	0x66207369
   81448:	0a6c6c75 	.word	0x0a6c6c75
   8144c:	0000000d 	.word	0x0000000d

00081450 <_global_impure_ptr>:
   81450:	20000010                                ... 

00081454 <_init>:
   81454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81456:	bf00      	nop
   81458:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8145a:	bc08      	pop	{r3}
   8145c:	469e      	mov	lr, r3
   8145e:	4770      	bx	lr

00081460 <__init_array_start>:
   81460:	000812d5 	.word	0x000812d5

00081464 <__frame_dummy_init_array_entry>:
   81464:	00080119                                ....

00081468 <_fini>:
   81468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8146a:	bf00      	nop
   8146c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8146e:	bc08      	pop	{r3}
   81470:	469e      	mov	lr, r3
   81472:	4770      	bx	lr

00081474 <__fini_array_start>:
   81474:	000800f5 	.word	0x000800f5
