;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-101
	SPL -3, #-420
	SPL -3, #-420
	SLT -130, 9
	MOV -113, 9
	DJN -410, #9
	SLT -130, 9
	SLT -130, 9
	SUB @721, 106
	SUB @613, 109
	SLT -130, 9
	SUB #0, -42
	MOV -1, <-20
	SLT -130, 9
	MOV -1, <-20
	SUB @121, 5
	SUB #-907, <-20
	SUB #-907, <-20
	SLT <-200, <-120
	MOV -71, @-20
	ADD @187, -550
	ADD @187, -550
	MOV -7, <-20
	SUB #13, -0
	SUB #13, -0
	SPL 0, <-101
	SPL 0, <-101
	SUB @121, 106
	SUB @121, 106
	SUB #12, @10
	SUB @187, -550
	SUB #12, @10
	MOV <-200, <-120
	SPL 50, <-29
	SUB #12, @10
	SUB @187, -550
	SUB -67, <-29
	SPL 0, <-22
	SPL 50, <-29
	SPL 50, <-29
	SPL 50, <-29
	SUB @187, -550
	SUB @187, -550
	SUB @187, -550
	SUB @187, -550
	SUB @187, -550
	DJN -1, @-20
