Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 21 17:19:39 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (264)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (264)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[1].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[3].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[6].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[7].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[8].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[9].u_rsa_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.547    -3675.824                   2905                39940        0.017        0.000                      0                39940        7.845        0.000                       0                 17368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 10.000}     20.000          50.000          
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.547    -3675.824                   2905                36466        0.017        0.000                      0                36466        8.750        0.000                       0                 17367  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.710        0.000                      0                 3474        0.237        0.000                      0                 3474  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2905  Failing Endpoints,  Worst Slack       -2.547ns,  Total Violation    -3675.824ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.547ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.522ns  (logic 9.916ns (44.028%)  route 12.606ns (55.972%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 21.529 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.125    16.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X87Y73         LUT3 (Prop_lut3_I1_O)        0.329    16.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[133]_i_3__2/O
                         net (fo=7, routed)           0.837    17.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[135]_1
    SLICE_X86Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_167__3/O
                         net (fo=1, routed)           1.174    18.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[255]_i_167__3_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_156__3/CO[3]
                         net (fo=1, routed)           0.000    19.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_156__3_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_147__3/CO[3]
                         net (fo=1, routed)           0.000    19.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_147__3_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_138__3/CO[3]
                         net (fo=1, routed)           0.000    19.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_138__3_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_129__3/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_129__3_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.630 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_120__3/CO[3]
                         net (fo=1, routed)           0.000    19.630    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_120__3_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.744 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_111__3/CO[3]
                         net (fo=1, routed)           0.000    19.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_111__3_n_0
    SLICE_X83Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_102__3/CO[3]
                         net (fo=1, routed)           0.000    19.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_102__3_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_93__3/CO[3]
                         net (fo=1, routed)           0.000    19.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_93__3_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__3/CO[3]
                         net (fo=1, routed)           0.000    20.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_84__3_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__3/CO[3]
                         net (fo=1, routed)           0.000    20.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_75__3_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__3/CO[3]
                         net (fo=1, routed)           0.000    20.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_66__3_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__3/CO[3]
                         net (fo=1, routed)           0.000    20.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_57__3_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    20.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_48__3_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__3/CO[3]
                         net (fo=1, routed)           0.000    20.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_39__3_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24__3_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__3/CO[3]
                         net (fo=1, routed)           0.000    20.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_18__3_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.155 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5__3/CO[0]
                         net (fo=259, routed)         1.841    22.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X85Y77         LUT5 (Prop_lut5_I4_O)        0.399    23.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[140]_i_2__3_comp/O
                         net (fo=1, routed)           0.504    23.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[140]_i_2__3_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.332    24.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[140]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    24.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[140]
    SLICE_X86Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.529    21.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X86Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[140]/C
                         clock pessimism              0.114    21.643    
                         clock uncertainty           -0.035    21.608    
    SLICE_X86Y74         FDCE (Setup_fdce_C_D)        0.077    21.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[140]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                         -24.232    
  -------------------------------------------------------------------
                         slack                                 -2.547    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[132]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.505ns  (logic 9.468ns (42.071%)  route 13.037ns (57.929%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.386    16.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.329    16.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[151]_i_15__2/O
                         net (fo=7, routed)           0.490    17.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[151]_2
    SLICE_X82Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3/O
                         net (fo=1, routed)           1.287    18.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3/CO[3]
                         net (fo=1, routed)           0.000    19.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3/CO[3]
                         net (fo=1, routed)           0.000    19.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3/CO[3]
                         net (fo=1, routed)           0.000    19.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3/CO[3]
                         net (fo=1, routed)           0.000    19.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3/CO[3]
                         net (fo=1, routed)           0.000    19.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3/CO[3]
                         net (fo=1, routed)           0.000    19.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3/CO[3]
                         net (fo=1, routed)           0.000    19.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3/CO[3]
                         net (fo=1, routed)           0.000    20.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000    20.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3/CO[3]
                         net (fo=1, routed)           0.000    20.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3/CO[3]
                         net (fo=1, routed)           0.000    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    20.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__3/CO[0]
                         net (fo=256, routed)         2.138    23.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X80Y67         LUT5 (Prop_lut5_I3_O)        0.367    23.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[132]_i_2__3/O
                         net (fo=1, routed)           0.613    24.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[132]_i_2__3_n_0
    SLICE_X82Y72         LUT5 (Prop_lut5_I4_O)        0.124    24.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[132]_i_1__3/O
                         net (fo=1, routed)           0.000    24.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[132]
    SLICE_X82Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.532    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X82Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[132]/C
                         clock pessimism              0.114    21.646    
                         clock uncertainty           -0.035    21.611    
    SLICE_X82Y72         FDCE (Setup_fdce_C_D)        0.077    21.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[132]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[247]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.444ns  (logic 9.468ns (42.184%)  route 12.976ns (57.816%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 21.540 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.386    16.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.329    16.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[151]_i_15__2/O
                         net (fo=7, routed)           0.490    17.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[151]_2
    SLICE_X82Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3/O
                         net (fo=1, routed)           1.287    18.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3/CO[3]
                         net (fo=1, routed)           0.000    19.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3/CO[3]
                         net (fo=1, routed)           0.000    19.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3/CO[3]
                         net (fo=1, routed)           0.000    19.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3/CO[3]
                         net (fo=1, routed)           0.000    19.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3/CO[3]
                         net (fo=1, routed)           0.000    19.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3/CO[3]
                         net (fo=1, routed)           0.000    19.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3/CO[3]
                         net (fo=1, routed)           0.000    19.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3/CO[3]
                         net (fo=1, routed)           0.000    20.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000    20.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3/CO[3]
                         net (fo=1, routed)           0.000    20.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3/CO[3]
                         net (fo=1, routed)           0.000    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    20.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__3/CO[0]
                         net (fo=256, routed)         1.697    22.670    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X87Y79         LUT5 (Prop_lut5_I3_O)        0.367    23.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[247]_i_4__3/O
                         net (fo=1, routed)           0.994    24.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[247]_i_4__3_n_0
    SLICE_X87Y84         LUT5 (Prop_lut5_I4_O)        0.124    24.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[247]_i_1__3/O
                         net (fo=1, routed)           0.000    24.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[247]
    SLICE_X87Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.540    21.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X87Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[247]/C
                         clock pessimism              0.114    21.654    
                         clock uncertainty           -0.035    21.619    
    SLICE_X87Y84         FDCE (Setup_fdce_C_D)        0.031    21.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[247]
  -------------------------------------------------------------------
                         required time                         21.650    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[174]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.425ns  (logic 9.468ns (42.221%)  route 12.957ns (57.779%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.386    16.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.329    16.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[151]_i_15__2/O
                         net (fo=7, routed)           0.490    17.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[151]_2
    SLICE_X82Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3/O
                         net (fo=1, routed)           1.287    18.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3/CO[3]
                         net (fo=1, routed)           0.000    19.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3/CO[3]
                         net (fo=1, routed)           0.000    19.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3/CO[3]
                         net (fo=1, routed)           0.000    19.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3/CO[3]
                         net (fo=1, routed)           0.000    19.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3/CO[3]
                         net (fo=1, routed)           0.000    19.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3/CO[3]
                         net (fo=1, routed)           0.000    19.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3/CO[3]
                         net (fo=1, routed)           0.000    19.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3/CO[3]
                         net (fo=1, routed)           0.000    20.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000    20.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3/CO[3]
                         net (fo=1, routed)           0.000    20.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3/CO[3]
                         net (fo=1, routed)           0.000    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    20.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__3/CO[0]
                         net (fo=256, routed)         1.779    22.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.367    23.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[174]_i_2__3/O
                         net (fo=1, routed)           0.892    24.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[174]_i_2__3_n_0
    SLICE_X65Y85         LUT5 (Prop_lut5_I4_O)        0.124    24.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[174]_i_1__3/O
                         net (fo=1, routed)           0.000    24.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[174]
    SLICE_X65Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.536    21.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X65Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[174]/C
                         clock pessimism              0.114    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X65Y85         FDCE (Setup_fdce_C_D)        0.031    21.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[174]
  -------------------------------------------------------------------
                         required time                         21.646    
                         arrival time                         -24.135    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.478ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[142]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.452ns  (logic 9.468ns (42.169%)  route 12.984ns (57.831%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 21.529 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.386    16.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.329    16.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[151]_i_15__2/O
                         net (fo=7, routed)           0.490    17.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[151]_2
    SLICE_X82Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3/O
                         net (fo=1, routed)           1.287    18.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3/CO[3]
                         net (fo=1, routed)           0.000    19.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3/CO[3]
                         net (fo=1, routed)           0.000    19.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3/CO[3]
                         net (fo=1, routed)           0.000    19.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3/CO[3]
                         net (fo=1, routed)           0.000    19.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3/CO[3]
                         net (fo=1, routed)           0.000    19.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3/CO[3]
                         net (fo=1, routed)           0.000    19.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3/CO[3]
                         net (fo=1, routed)           0.000    19.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3/CO[3]
                         net (fo=1, routed)           0.000    20.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000    20.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3/CO[3]
                         net (fo=1, routed)           0.000    20.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3/CO[3]
                         net (fo=1, routed)           0.000    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    20.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__3/CO[0]
                         net (fo=256, routed)         1.996    22.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X82Y69         LUT5 (Prop_lut5_I3_O)        0.367    23.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[142]_i_2__3/O
                         net (fo=1, routed)           0.702    24.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[142]_i_2__3_n_0
    SLICE_X82Y74         LUT5 (Prop_lut5_I4_O)        0.124    24.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[142]_i_1__3/O
                         net (fo=1, routed)           0.000    24.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[142]
    SLICE_X82Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.529    21.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X82Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[142]/C
                         clock pessimism              0.114    21.643    
                         clock uncertainty           -0.035    21.608    
    SLICE_X82Y74         FDCE (Setup_fdce_C_D)        0.077    21.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[142]
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                         -24.162    
  -------------------------------------------------------------------
                         slack                                 -2.478    

Slack (VIOLATED) :        -2.475ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[169]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.452ns  (logic 9.470ns (42.178%)  route 12.982ns (57.822%))
  Logic Levels:           60  (CARRY4=47 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 21.532 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.712     1.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X67Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/Q
                         net (fo=8, routed)           0.809     2.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_10__0_0[5]
    SLICE_X65Y60         LUT4 (Prop_lut4_I0_O)        0.124     3.101 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_15__2/O
                         net (fo=3, routed)           0.656     3.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_15__2_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I4_O)        0.124     3.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_248__0/O
                         net (fo=128, routed)         2.025     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_248__0_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_169__0/O
                         net (fo=1, routed)           0.000     6.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_169__0_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_80__0/O
                         net (fo=1, routed)           0.000     6.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_80__0_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_36__0/O
                         net (fo=1, routed)           1.578     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_36__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.316     8.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_19__0/O
                         net (fo=1, routed)           0.000     8.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_19__0_n_0
    SLICE_X53Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     8.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_12__31/O
                         net (fo=1, routed)           1.054     9.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_12__31_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.299     9.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_7__31__0/O
                         net (fo=383, routed)         1.102    10.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_7__31__0_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_4__66/O
                         net (fo=1, routed)           0.000    11.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_9249
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.620 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000    11.620    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__65_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.001    11.734    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__66_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000    11.848    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__67_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000    11.962    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__68_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000    12.076    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__69_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000    12.190    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__70_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000    12.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__71_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000    12.418    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__72_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000    12.532    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__73_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__74_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__75_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__76_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__77_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__78_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__79_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__80_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__81_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__82_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__83_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__84_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__85_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__86_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__87_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__88_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__89_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__90_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.009    14.593    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__91_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000    14.707    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__92_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000    14.821    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__93_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000    14.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__1[0]
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_4__63/CO[1]
                         net (fo=1272, routed)        1.837    16.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X58Y61         LUT3 (Prop_lut3_I1_O)        0.329    17.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result[139]_i_15__0/O
                         net (fo=7, routed)           0.639    17.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[139]_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_135__1/O
                         net (fo=1, routed)           0.487    18.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_135__1_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__1/CO[3]
                         net (fo=1, routed)           0.000    19.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__1_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__1_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__1/CO[3]
                         net (fo=1, routed)           0.000    19.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__1_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__1/CO[3]
                         net (fo=1, routed)           0.000    19.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__1_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__1/CO[3]
                         net (fo=1, routed)           0.000    19.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__1_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__1/CO[3]
                         net (fo=1, routed)           0.000    19.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    19.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__1/CO[3]
                         net (fo=1, routed)           0.000    19.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.927 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__1/CO[3]
                         net (fo=1, routed)           0.009    19.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__1_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    20.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__1_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    20.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    20.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__1_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    20.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    20.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__1_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__1_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__1/CO[0]
                         net (fo=256, routed)         1.964    22.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.373    23.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[169]_i_2__1/O
                         net (fo=1, routed)           0.812    24.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[169]_i_2__1_n_0
    SLICE_X58Y64         LUT5 (Prop_lut5_I4_O)        0.124    24.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[169]_i_1__1/O
                         net (fo=1, routed)           0.000    24.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[169]
    SLICE_X58Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.532    21.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X58Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[169]/C
                         clock pessimism              0.114    21.646    
                         clock uncertainty           -0.035    21.611    
    SLICE_X58Y64         FDCE (Setup_fdce_C_D)        0.079    21.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[169]
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -24.164    
  -------------------------------------------------------------------
                         slack                                 -2.475    

Slack (VIOLATED) :        -2.471ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[136]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.410ns  (logic 9.468ns (42.250%)  route 12.942ns (57.750%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 21.539 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.386    16.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.329    16.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[151]_i_15__2/O
                         net (fo=7, routed)           0.490    17.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[151]_2
    SLICE_X82Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3/O
                         net (fo=1, routed)           1.287    18.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3/CO[3]
                         net (fo=1, routed)           0.000    19.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3/CO[3]
                         net (fo=1, routed)           0.000    19.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3/CO[3]
                         net (fo=1, routed)           0.000    19.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3/CO[3]
                         net (fo=1, routed)           0.000    19.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3/CO[3]
                         net (fo=1, routed)           0.000    19.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3/CO[3]
                         net (fo=1, routed)           0.000    19.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3/CO[3]
                         net (fo=1, routed)           0.000    19.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3/CO[3]
                         net (fo=1, routed)           0.000    20.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000    20.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3/CO[3]
                         net (fo=1, routed)           0.000    20.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3/CO[3]
                         net (fo=1, routed)           0.000    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    20.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__3/CO[0]
                         net (fo=256, routed)         2.250    23.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X87Y65         LUT5 (Prop_lut5_I3_O)        0.367    23.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[136]_i_2__3/O
                         net (fo=1, routed)           0.405    23.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[136]_i_2__3_n_0
    SLICE_X87Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[136]_i_1__3/O
                         net (fo=1, routed)           0.000    24.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[136]
    SLICE_X87Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.539    21.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X87Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[136]/C
                         clock pessimism              0.114    21.653    
                         clock uncertainty           -0.035    21.618    
    SLICE_X87Y66         FDCE (Setup_fdce_C_D)        0.031    21.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[136]
  -------------------------------------------------------------------
                         required time                         21.649    
                         arrival time                         -24.120    
  -------------------------------------------------------------------
                         slack                                 -2.471    

Slack (VIOLATED) :        -2.470ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.402ns  (logic 9.470ns (42.272%)  route 12.932ns (57.728%))
  Logic Levels:           60  (CARRY4=47 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.712     1.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X67Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/counter_reg[5]/Q
                         net (fo=8, routed)           0.809     2.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_10__0_0[5]
    SLICE_X65Y60         LUT4 (Prop_lut4_I0_O)        0.124     3.101 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_15__2/O
                         net (fo=3, routed)           0.656     3.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_15__2_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I4_O)        0.124     3.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_248__0/O
                         net (fo=128, routed)         2.025     5.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_248__0_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I4_O)        0.124     6.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_169__0/O
                         net (fo=1, routed)           0.000     6.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_169__0_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_80__0/O
                         net (fo=1, routed)           0.000     6.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_80__0_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_36__0/O
                         net (fo=1, routed)           1.578     7.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_36__0_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.316     8.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_19__0/O
                         net (fo=1, routed)           0.000     8.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_19__0_n_0
    SLICE_X53Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     8.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_12__31/O
                         net (fo=1, routed)           1.054     9.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_12__31_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.299     9.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_7__31__0/O
                         net (fo=383, routed)         1.102    10.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_7__31__0_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_4__66/O
                         net (fo=1, routed)           0.000    11.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_9249
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.620 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__65/CO[3]
                         net (fo=1, routed)           0.000    11.620    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__65_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__66/CO[3]
                         net (fo=1, routed)           0.001    11.734    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__66_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__67/CO[3]
                         net (fo=1, routed)           0.000    11.848    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__67_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__68/CO[3]
                         net (fo=1, routed)           0.000    11.962    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__68_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__69/CO[3]
                         net (fo=1, routed)           0.000    12.076    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__69_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.190 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__70/CO[3]
                         net (fo=1, routed)           0.000    12.190    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__70_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.304 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__71/CO[3]
                         net (fo=1, routed)           0.000    12.304    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__71_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.418 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__72/CO[3]
                         net (fo=1, routed)           0.000    12.418    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__72_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.532 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__73/CO[3]
                         net (fo=1, routed)           0.000    12.532    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__73_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__74/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__74_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__75/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__75_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__76/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__76_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__77/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__77_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__78/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__78_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__79/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__79_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__80/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__80_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__81/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__81_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__82/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__82_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__83/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__83_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__84/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__84_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__85/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__85_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__86/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__86_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__87/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__87_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__88/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__88_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__89/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__89_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__90/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__90_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__91/CO[3]
                         net (fo=1, routed)           0.009    14.593    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__91_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.707 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__92/CO[3]
                         net (fo=1, routed)           0.000    14.707    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__92_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.821 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__93/CO[3]
                         net (fo=1, routed)           0.000    14.821    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__93_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.935 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__94/CO[3]
                         net (fo=1, routed)           0.000    14.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__1[0]
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i__i_4__63/CO[1]
                         net (fo=1272, routed)        1.837    16.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X58Y61         LUT3 (Prop_lut3_I1_O)        0.329    17.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result[139]_i_15__0/O
                         net (fo=7, routed)           0.639    17.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[139]_2
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.124    18.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_135__1/O
                         net (fo=1, routed)           0.487    18.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_135__1_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__1/CO[3]
                         net (fo=1, routed)           0.000    19.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_123__1_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__1/CO[3]
                         net (fo=1, routed)           0.000    19.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__1_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__1/CO[3]
                         net (fo=1, routed)           0.000    19.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__1_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__1/CO[3]
                         net (fo=1, routed)           0.000    19.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__1_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__1/CO[3]
                         net (fo=1, routed)           0.000    19.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__1_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__1/CO[3]
                         net (fo=1, routed)           0.000    19.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.699 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__1/CO[3]
                         net (fo=1, routed)           0.000    19.699    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__1/CO[3]
                         net (fo=1, routed)           0.000    19.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.927 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__1/CO[3]
                         net (fo=1, routed)           0.009    19.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__1_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    20.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__1_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    20.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__1_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    20.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__1_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    20.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    20.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__1_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__1_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__1/CO[0]
                         net (fo=256, routed)         2.085    22.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.373    23.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[152]_i_2__1/O
                         net (fo=1, routed)           0.642    23.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[152]_i_2__1_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    24.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[152]_i_1__1/O
                         net (fo=1, routed)           0.000    24.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[152]
    SLICE_X61Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.537    21.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[152]/C
                         clock pessimism              0.114    21.651    
                         clock uncertainty           -0.035    21.616    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.029    21.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[152]
  -------------------------------------------------------------------
                         required time                         21.645    
                         arrival time                         -24.114    
  -------------------------------------------------------------------
                         slack                                 -2.470    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[147]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.481ns  (logic 9.468ns (42.116%)  route 13.013ns (57.884%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 21.590 - 20.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.710     1.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/clk
    SLICE_X67Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.419     2.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/counter_reg[4]/Q
                         net (fo=9, routed)           0.798     2.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_10__2_0[4]
    SLICE_X65Y67         LUT4 (Prop_lut4_I1_O)        0.299     3.226 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6/O
                         net (fo=3, routed)           0.164     3.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_15__6_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I4_O)        0.124     3.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2/O
                         net (fo=128, routed)         1.997     5.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_248__2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2/O
                         net (fo=1, routed)           0.000     5.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_133__2_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     5.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2/O
                         net (fo=1, routed)           0.000     5.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_62__2_n_0
    SLICE_X55Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     5.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2/O
                         net (fo=1, routed)           1.685     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_27__2_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.316     7.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5/O
                         net (fo=1, routed)           0.000     7.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_16__5_n_0
    SLICE_X82Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95/O
                         net (fo=1, routed)           1.020     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_11__95_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.297     9.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0/O
                         net (fo=383, routed)         1.450    10.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_7__95__0_n_0
    SLICE_X85Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_2__223/O
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8071
    SLICE_X85Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.485 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    11.485    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__191_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    11.599    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__192_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193/CO[3]
                         net (fo=1, routed)           0.000    11.713    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__193_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194/CO[3]
                         net (fo=1, routed)           0.000    11.827    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__194_n_0
    SLICE_X85Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.941 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195/CO[3]
                         net (fo=1, routed)           0.001    11.942    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__195_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.056 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196/CO[3]
                         net (fo=1, routed)           0.000    12.056    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__196_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.170 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197/CO[3]
                         net (fo=1, routed)           0.000    12.170    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__197_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.284 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198/CO[3]
                         net (fo=1, routed)           0.000    12.284    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__198_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.398 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199/CO[3]
                         net (fo=1, routed)           0.000    12.398    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__199_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.512 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200/CO[3]
                         net (fo=1, routed)           0.000    12.512    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__200_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.626 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201/CO[3]
                         net (fo=1, routed)           0.000    12.626    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__201_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.740 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202/CO[3]
                         net (fo=1, routed)           0.000    12.740    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__202_n_0
    SLICE_X85Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203/CO[3]
                         net (fo=1, routed)           0.000    12.854    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__203_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204/CO[3]
                         net (fo=1, routed)           0.000    12.968    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__204_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.082 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205/CO[3]
                         net (fo=1, routed)           0.000    13.082    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__205_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.196 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206/CO[3]
                         net (fo=1, routed)           0.000    13.196    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__206_n_0
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.310 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207/CO[3]
                         net (fo=1, routed)           0.000    13.310    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__207_n_0
    SLICE_X85Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.424 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208/CO[3]
                         net (fo=1, routed)           0.000    13.424    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__208_n_0
    SLICE_X85Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.538 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209/CO[3]
                         net (fo=1, routed)           0.000    13.538    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__209_n_0
    SLICE_X85Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210/CO[3]
                         net (fo=1, routed)           0.000    13.652    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__210_n_0
    SLICE_X85Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211/CO[3]
                         net (fo=1, routed)           0.000    13.766    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__211_n_0
    SLICE_X85Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212/CO[3]
                         net (fo=1, routed)           0.000    13.880    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__212_n_0
    SLICE_X85Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213/CO[3]
                         net (fo=1, routed)           0.000    13.994    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__213_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214/CO[3]
                         net (fo=1, routed)           0.000    14.108    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__214_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215/CO[3]
                         net (fo=1, routed)           0.000    14.222    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__215_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216/CO[3]
                         net (fo=1, routed)           0.000    14.336    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__216_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217/CO[3]
                         net (fo=1, routed)           0.000    14.450    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__217_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218/CO[3]
                         net (fo=1, routed)           0.000    14.564    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__218_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219/CO[3]
                         net (fo=1, routed)           0.000    14.678    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__219_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220/CO[3]
                         net (fo=1, routed)           0.009    14.801    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__220_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.915 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221/CO[3]
                         net (fo=1, routed)           0.000    14.915    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__221_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.029 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__222/CO[3]
                         net (fo=1, routed)           0.000    15.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__3[0]
    SLICE_X85Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i__i_4__191/CO[1]
                         net (fo=1272, routed)        1.386    16.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.329    16.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[151]_i_15__2/O
                         net (fo=7, routed)           0.490    17.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[151]_2
    SLICE_X82Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3/O
                         net (fo=1, routed)           1.287    18.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_124__3_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3/CO[3]
                         net (fo=1, routed)           0.000    19.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_114__3_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3/CO[3]
                         net (fo=1, routed)           0.000    19.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_105__3_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3/CO[3]
                         net (fo=1, routed)           0.000    19.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_96__3_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3/CO[3]
                         net (fo=1, routed)           0.000    19.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_87__3_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3/CO[3]
                         net (fo=1, routed)           0.000    19.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_78__3_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3/CO[3]
                         net (fo=1, routed)           0.000    19.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_69__3_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3/CO[3]
                         net (fo=1, routed)           0.000    19.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60__3_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3/CO[3]
                         net (fo=1, routed)           0.000    20.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__3_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000    20.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__3_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3/CO[3]
                         net (fo=1, routed)           0.000    20.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__3_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3/CO[3]
                         net (fo=1, routed)           0.000    20.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__3_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3/CO[3]
                         net (fo=1, routed)           0.000    20.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__3_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3/CO[3]
                         net (fo=1, routed)           0.000    20.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__3_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    20.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__3_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__3/CO[0]
                         net (fo=256, routed)         1.899    22.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X89Y75         LUT5 (Prop_lut5_I3_O)        0.367    23.240 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_4__3/O
                         net (fo=1, routed)           0.827    24.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_4__3_n_0
    SLICE_X90Y76         LUT5 (Prop_lut5_I4_O)        0.124    24.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[147]_i_1__3/O
                         net (fo=1, routed)           0.000    24.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[147]
    SLICE_X90Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.590    21.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X90Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[147]/C
                         clock pessimism              0.114    21.704    
                         clock uncertainty           -0.035    21.669    
    SLICE_X90Y76         FDCE (Setup_fdce_C_D)        0.077    21.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[4].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[147]
  -------------------------------------------------------------------
                         required time                         21.746    
                         arrival time                         -24.191    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.432ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        22.144ns  (logic 8.907ns (40.222%)  route 13.237ns (59.778%))
  Logic Levels:           54  (CARRY4=41 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.976     1.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/clk
    SLICE_X105Y108       FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.419     2.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/counter_reg[6]/Q
                         net (fo=6, routed)           0.539     2.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_10__3_0[6]
    SLICE_X103Y108       LUT4 (Prop_lut4_I3_O)        0.299     3.233 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_15__8/O
                         net (fo=3, routed)           0.773     4.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_15__8_n_0
    SLICE_X103Y108       LUT5 (Prop_lut5_I4_O)        0.124     4.130 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_248__3/O
                         net (fo=128, routed)         2.206     6.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_248__3_n_0
    SLICE_X111Y80        LUT6 (Prop_lut6_I4_O)        0.124     6.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_192__3/O
                         net (fo=1, routed)           0.000     6.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_192__3_n_0
    SLICE_X111Y80        MUXF7 (Prop_muxf7_I0_O)      0.238     6.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_92__3/O
                         net (fo=1, routed)           0.000     6.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_92__3_n_0
    SLICE_X111Y80        MUXF8 (Prop_muxf8_I0_O)      0.104     6.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_42__3/O
                         net (fo=1, routed)           1.193     7.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_42__3_n_0
    SLICE_X100Y94        LUT6 (Prop_lut6_I3_O)        0.316     8.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_20__3/O
                         net (fo=1, routed)           0.000     8.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_20__3_n_0
    SLICE_X100Y94        MUXF7 (Prop_muxf7_I0_O)      0.209     8.521 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_13__131/O
                         net (fo=1, routed)           0.960     9.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_13__131_n_0
    SLICE_X105Y87        LUT6 (Prop_lut6_I3_O)        0.297     9.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_7__127__0/O
                         net (fo=383, routed)         1.204    10.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_7__127__0_n_0
    SLICE_X106Y78        LUT5 (Prop_lut5_I4_O)        0.124    11.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_4__256/O
                         net (fo=1, routed)           0.000    11.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_8077
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.656 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__255/CO[3]
                         net (fo=1, routed)           0.000    11.656    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__255_n_0
    SLICE_X106Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.770 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__256/CO[3]
                         net (fo=1, routed)           0.000    11.770    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__256_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.884 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__257/CO[3]
                         net (fo=1, routed)           0.000    11.884    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__257_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__258/CO[3]
                         net (fo=1, routed)           0.000    11.998    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__258_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__259/CO[3]
                         net (fo=1, routed)           0.000    12.112    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__259_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__260/CO[3]
                         net (fo=1, routed)           0.000    12.226    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__260_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__261/CO[3]
                         net (fo=1, routed)           0.000    12.340    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__261_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__262/CO[3]
                         net (fo=1, routed)           0.000    12.454    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__262_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.568 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__263/CO[3]
                         net (fo=1, routed)           0.000    12.568    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__263_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.682 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__264/CO[3]
                         net (fo=1, routed)           0.000    12.682    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__264_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.796 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__265/CO[3]
                         net (fo=1, routed)           0.000    12.796    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__265_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.910 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__266/CO[3]
                         net (fo=1, routed)           0.000    12.910    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__266_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.024 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__267/CO[3]
                         net (fo=1, routed)           0.000    13.024    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__267_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.138 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__268/CO[3]
                         net (fo=1, routed)           0.000    13.138    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__268_n_0
    SLICE_X106Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__269/CO[3]
                         net (fo=1, routed)           0.000    13.252    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__269_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__270/CO[3]
                         net (fo=1, routed)           0.000    13.366    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__270_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__271/CO[3]
                         net (fo=1, routed)           0.000    13.480    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__271_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__272/CO[3]
                         net (fo=1, routed)           0.000    13.594    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__272_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.708 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__273/CO[3]
                         net (fo=1, routed)           0.000    13.708    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__273_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.822 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__274/CO[3]
                         net (fo=1, routed)           0.000    13.822    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__274_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.936 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__275/CO[3]
                         net (fo=1, routed)           0.000    13.936    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__275_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.050 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__276/CO[3]
                         net (fo=1, routed)           0.001    14.051    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__276_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.165 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__277/CO[3]
                         net (fo=1, routed)           0.000    14.165    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__277_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.279 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__278/CO[3]
                         net (fo=1, routed)           0.000    14.279    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__278_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.393 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__279/CO[3]
                         net (fo=1, routed)           0.000    14.393    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__279_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.507 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__280/CO[3]
                         net (fo=1, routed)           0.000    14.507    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__280_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.621 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__281/CO[3]
                         net (fo=1, routed)           0.000    14.621    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__281_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.735 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__282/CO[3]
                         net (fo=1, routed)           0.000    14.735    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__282_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.849 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__283/CO[3]
                         net (fo=1, routed)           0.000    14.849    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__283_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.963 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__284/CO[3]
                         net (fo=1, routed)           0.000    14.963    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__284_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.077 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__285/CO[3]
                         net (fo=1, routed)           0.000    15.077    rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__285_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.191 r  rsa_soc_i/rsa/rsa_acc/U0/modular_multiplication_core/i__i_1__286/CO[3]
                         net (fo=1, routed)           0.000    15.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/modular_multiplication_core/i_modulo/internal_result_reg[131]_i_13__4[0]
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i__i_4__255/CO[1]
                         net (fo=1272, routed)        1.443    16.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/CO[0]
    SLICE_X110Y102       LUT3 (Prop_lut3_I1_O)        0.329    17.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result[203]_i_15__3/O
                         net (fo=7, routed)           1.044    18.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[203]_2
    SLICE_X109Y88        LUT6 (Prop_lut6_I5_O)        0.124    18.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_63__4/O
                         net (fo=1, routed)           1.338    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result[127]_i_63__4_n_0
    SLICE_X107Y113       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__4/CO[3]
                         net (fo=1, routed)           0.000    20.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_51__4_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__4/CO[3]
                         net (fo=1, routed)           0.000    20.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_42__4_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__4/CO[3]
                         net (fo=1, routed)           0.000    20.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_33__4_n_0
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__4/CO[3]
                         net (fo=1, routed)           0.000    20.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_24__4_n_0
    SLICE_X107Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__4/CO[3]
                         net (fo=1, routed)           0.000    20.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_15__4_n_0
    SLICE_X107Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__4/CO[3]
                         net (fo=1, routed)           0.000    20.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_6__4_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000    20.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4__4_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3__4/CO[0]
                         net (fo=256, routed)         2.092    23.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X107Y87        LUT5 (Prop_lut5_I3_O)        0.373    23.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[154]_i_2__4/O
                         net (fo=1, routed)           0.444    23.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[154]_i_2__4_n_0
    SLICE_X109Y89        LUT5 (Prop_lut5_I4_O)        0.124    24.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/i_modulo/internal_result[154]_i_1__4/O
                         net (fo=1, routed)           0.000    24.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_modulo[154]
    SLICE_X109Y89        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.681    21.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X109Y89        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]/C
                         clock pessimism              0.014    21.695    
                         clock uncertainty           -0.035    21.659    
    SLICE_X109Y89        FDCE (Setup_fdce_C_D)        0.029    21.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[5].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[154]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -24.120    
  -------------------------------------------------------------------
                         slack                                 -2.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1135]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1135]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X49Y55         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1135]/Q
                         net (fo=1, routed)           0.197     0.893    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg_n_0_[1135]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.046     0.939 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1135]_i_1/O
                         net (fo=1, routed)           0.000     0.939    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1135]_i_1_n_0
    SLICE_X51Y55         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.820     0.820    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X51Y55         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1135]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.107     0.922    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1135]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.586     0.586    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     0.782    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X10Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.853     0.853    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X10Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X10Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.746    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.621     0.621    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y34          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     0.762 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     0.817    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X6Y34          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.888     0.888    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X6Y34          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.254     0.634    
    SLICE_X6Y34          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.781    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.586     0.586    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     0.782    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X30Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.853     0.853    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X30Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X30Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.746    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.587     0.587    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     0.783    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X30Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.854     0.854    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.254     0.600    
    SLICE_X30Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.747    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[178]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.317%)  route 0.224ns (57.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.549     0.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[178]/Q
                         net (fo=5, routed)           0.224     0.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/p_1_in[179]
    SLICE_X48Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.823     0.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/clk
    SLICE_X48Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[178]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.070     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[0].u_rsa_exponentiation/internal_result_reg[178]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.761%)  route 0.126ns (47.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.583     0.583    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X81Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y32         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/Q
                         net (fo=2, routed)           0.126     0.850    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X82Y33         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.851     0.851    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X82Y33         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/CLK
                         clock pessimism             -0.233     0.618    
    SLICE_X82Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.801    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.771%)  route 0.229ns (58.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.557     0.557    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.229     0.949    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[16]
    SLICE_X44Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.828     0.828    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X44Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1072]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.070     0.893    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.392%)  route 0.257ns (64.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.554     0.554    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X51Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1084]/Q
                         net (fo=2, routed)           0.257     0.952    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[26]
    SLICE_X45Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.827     0.827    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.071     0.893    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1084]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/internal_result_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.820%)  route 0.242ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.639     0.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X40Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[57]/Q
                         net (fo=3, routed)           0.242     1.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/internal_result_reg[255]_1[57]
    SLICE_X50Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/internal_result_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.907     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/clk
    SLICE_X50Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/internal_result_reg[57]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.059     0.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[10].u_rsa_exponentiation/internal_result_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y21  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y30  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y30  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y30  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y30  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y30  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y36   rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y36   rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y36   rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y36   rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y36   rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y36   rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y36  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y36  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y36  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y36  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y36  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.526ns  (logic 0.642ns (4.135%)  route 14.884ns (95.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 21.472 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       13.082    17.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X40Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.472    21.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X40Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]/C
                         clock pessimism              0.000    21.472    
                         clock uncertainty           -0.035    21.436    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    21.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]
  -------------------------------------------------------------------
                         required time                         21.031    
                         arrival time                         -17.321    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 0.642ns (4.199%)  route 14.647ns (95.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       12.844    17.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X40Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.474    21.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X40Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/C
                         clock pessimism              0.000    21.474    
                         clock uncertainty           -0.035    21.438    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.405    21.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]
  -------------------------------------------------------------------
                         required time                         21.033    
                         arrival time                         -17.084    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.236ns  (logic 0.642ns (4.214%)  route 14.594ns (95.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 21.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       12.791    17.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X45Y69         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.467    21.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X45Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]/C
                         clock pessimism              0.000    21.467    
                         clock uncertainty           -0.035    21.431    
    SLICE_X45Y69         FDCE (Recov_fdce_C_CLR)     -0.405    21.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][4]
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 0.642ns (4.236%)  route 14.513ns (95.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       12.710    16.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X36Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.474    21.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X36Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][9]/C
                         clock pessimism              0.000    21.474    
                         clock uncertainty           -0.035    21.438    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.319    21.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][9]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -16.950    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        15.155ns  (logic 0.642ns (4.236%)  route 14.513ns (95.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 21.474 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       12.710    16.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X36Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.474    21.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X36Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/C
                         clock pessimism              0.000    21.474    
                         clock uncertainty           -0.035    21.438    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.319    21.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                         -16.950    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.587ns  (logic 0.642ns (4.401%)  route 13.945ns (95.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 21.465 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       12.142    16.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X35Y73         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.465    21.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]/C
                         clock pessimism              0.000    21.465    
                         clock uncertainty           -0.035    21.429    
    SLICE_X35Y73         FDCE (Recov_fdce_C_CLR)     -0.405    21.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]
  -------------------------------------------------------------------
                         required time                         21.024    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.338ns  (logic 0.642ns (4.478%)  route 13.696ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       11.893    16.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X31Y73         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.510    21.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X31Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.035    21.474    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    21.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                         -16.133    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        14.338ns  (logic 0.642ns (4.478%)  route 13.696ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       11.893    16.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X31Y73         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.510    21.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X31Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][15]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.035    21.474    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    21.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][15]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                         -16.133    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.858ns  (logic 0.642ns (4.633%)  route 13.216ns (95.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       11.414    15.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/SR[0]
    SLICE_X28Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.508    21.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X28Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]/C
                         clock pessimism              0.000    21.508    
                         clock uncertainty           -0.035    21.472    
    SLICE_X28Y74         FDCE (Recov_fdce_C_CLR)     -0.405    21.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][7]
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                         -15.653    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[121]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 0.642ns (4.681%)  route 13.073ns (95.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 21.467 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.795     1.795    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X92Y36         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y36         FDRE (Prop_fdre_C_Q)         0.518     2.313 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.803     4.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X83Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.240 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1723, routed)       11.271    15.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/SR[0]
    SLICE_X51Y97         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       1.467    21.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X51Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[121]/C
                         clock pessimism              0.000    21.467    
                         clock uncertainty           -0.035    21.431    
    SLICE_X51Y97         FDCE (Recov_fdce_C_CLR)     -0.405    21.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[121]
  -------------------------------------------------------------------
                         required time                         21.026    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                  5.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[210]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.876%)  route 0.288ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.288     0.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X50Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[210]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[210]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[217]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.876%)  route 0.288ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.288     0.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X50Y92         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[217]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[217]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.115%)  route 0.285ns (66.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.285     0.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X53Y97         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.821     0.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X53Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[225]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[201]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.677%)  route 0.351ns (71.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.351     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X50Y91         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[201]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[201]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[201]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[211]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.878%)  route 0.331ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.331     1.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X53Y91         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[211]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.819     0.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X53Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[211]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[211]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.805%)  route 0.332ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.332     1.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X51Y95         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.820     0.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[223]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.805%)  route 0.332ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.332     1.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X51Y95         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.820     0.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[224]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.805%)  route 0.332ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.332     1.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X51Y95         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.820     0.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[226]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[221]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.967%)  route 0.402ns (74.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.402     1.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X51Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.820     0.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[221]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[221]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.534%)  route 0.434ns (75.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.555     0.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.434     1.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clear
    SLICE_X55Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17369, routed)       0.846     0.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]/C
                         clock pessimism             -0.005     0.841    
    SLICE_X55Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/generate_cores[2].u_rsa_exponentiation/modular_multiplication_core/internal_result_reg[230]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.380    





