\hypertarget{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m}{}\section{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM Struct Reference}
\label{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m}\index{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}}


Interface parameters about Spi settings.  




{\ttfamily \#include $<$P\+V\+Mount\+Controller.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_ad9dc19c9a6f1ac9fe4ce629b609fc6b5}{mode}
\begin{DoxyCompactList}\small\item\em Mode 0\+:Master mode 1\+:Slave mode. \end{DoxyCompactList}\item 
int \hyperlink{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_a948623a0d1a925544e48fc64e6c3ace2}{bps}
\begin{DoxyCompactList}\small\item\em Rate setting 0\+:1\+Mbps 1\+:2\+Mbps 2\+:4\+Mbps 3\+:8\+Mbps 4\+:16\+Mbps. \end{DoxyCompactList}\item 
int \hyperlink{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_aebfc3e3335c7d66317e3cf0ef75791c5}{first\+Bit}
\begin{DoxyCompactList}\small\item\em Significance first 0\+:M\+SB first 1\+:L\+SB first. \end{DoxyCompactList}\item 
int \hyperlink{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_a9aa6df568178f93b5d7e65ccea3b4d2c}{data\+Size}
\begin{DoxyCompactList}\small\item\em Data size 0\+:8bit 1\+:16bit. \end{DoxyCompactList}\item 
int \hyperlink{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_afd278ab114519f1d2285046820631eb7}{crc\+Enable}
\begin{DoxyCompactList}\small\item\em Crc enable0\+:not enablecrc 1\+:enablecrc. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Interface parameters about Spi settings. 

Define interface parameters about Spi settings. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_a948623a0d1a925544e48fc64e6c3ace2}\label{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_a948623a0d1a925544e48fc64e6c3ace2}} 
\index{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}!bps@{bps}}
\index{bps@{bps}!P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}}
\subsubsection{\texorpdfstring{bps}{bps}}
{\footnotesize\ttfamily int P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+A\+M\+::bps}



Rate setting 0\+:1\+Mbps 1\+:2\+Mbps 2\+:4\+Mbps 3\+:8\+Mbps 4\+:16\+Mbps. 

\mbox{\Hypertarget{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_afd278ab114519f1d2285046820631eb7}\label{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_afd278ab114519f1d2285046820631eb7}} 
\index{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}!crc\+Enable@{crc\+Enable}}
\index{crc\+Enable@{crc\+Enable}!P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}}
\subsubsection{\texorpdfstring{crc\+Enable}{crcEnable}}
{\footnotesize\ttfamily int P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+A\+M\+::crc\+Enable}



Crc enable0\+:not enablecrc 1\+:enablecrc. 

\mbox{\Hypertarget{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_a9aa6df568178f93b5d7e65ccea3b4d2c}\label{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_a9aa6df568178f93b5d7e65ccea3b4d2c}} 
\index{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}!data\+Size@{data\+Size}}
\index{data\+Size@{data\+Size}!P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}}
\subsubsection{\texorpdfstring{data\+Size}{dataSize}}
{\footnotesize\ttfamily int P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+A\+M\+::data\+Size}



Data size 0\+:8bit 1\+:16bit. 

\mbox{\Hypertarget{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_aebfc3e3335c7d66317e3cf0ef75791c5}\label{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_aebfc3e3335c7d66317e3cf0ef75791c5}} 
\index{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}!first\+Bit@{first\+Bit}}
\index{first\+Bit@{first\+Bit}!P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}}
\subsubsection{\texorpdfstring{first\+Bit}{firstBit}}
{\footnotesize\ttfamily int P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+A\+M\+::first\+Bit}



Significance first 0\+:M\+SB first 1\+:L\+SB first. 

\mbox{\Hypertarget{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_ad9dc19c9a6f1ac9fe4ce629b609fc6b5}\label{struct_p_v_s_d_k___m_o_u_n_t_a_p_i___s_p_i___p_a_r_a_m_ad9dc19c9a6f1ac9fe4ce629b609fc6b5}} 
\index{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}!mode@{mode}}
\index{mode@{mode}!P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM@{P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+AM}}
\subsubsection{\texorpdfstring{mode}{mode}}
{\footnotesize\ttfamily int P\+V\+S\+D\+K\+\_\+\+M\+O\+U\+N\+T\+A\+P\+I\+\_\+\+S\+P\+I\+\_\+\+P\+A\+R\+A\+M\+::mode}



Mode 0\+:Master mode 1\+:Slave mode. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
P\+V\+S\+D\+K.\+framework/\+Headers/\hyperlink{_p_v_mount_controller_8h}{P\+V\+Mount\+Controller.\+h}\end{DoxyCompactItemize}
