Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 28 20:48:21 2022
| Host         : DESKTOP-LUJVCA8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file contador_prueba_timing_summary_routed.rpt -pb contador_prueba_timing_summary_routed.pb -rpx contador_prueba_timing_summary_routed.rpx -warn_on_violation
| Design       : contador_prueba
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.904        0.000                      0                   17        0.255        0.000                      0                   17        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.904        0.000                      0                   17        0.255        0.000                      0                   17        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.904ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.642ns (35.014%)  route 1.192ns (64.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.530     7.168    conta[7]_i_2_n_0
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/C
                         clock pessimism              0.278    15.313    
                         clock uncertainty           -0.035    15.277    
    SLICE_X89Y53         FDRE (Setup_fdre_C_CE)      -0.205    15.072    conta_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  7.904    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 conta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.839ns (40.148%)  route 1.251ns (59.852%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419     5.754 r  conta_reg[4]/Q
                         net (fo=4, routed)           0.846     6.600    conta_OBUF[4]
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.296     6.896 r  conta[7]_i_4/O
                         net (fo=2, routed)           0.404     7.300    conta[7]_i_4_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.424 r  conta[6]_i_1/O
                         net (fo=1, routed)           0.000     7.424    p_0_in[6]
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X89Y54         FDRE (Setup_fdre_C_D)        0.031    15.330    conta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[1]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[2]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[3]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[4]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[4]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[5]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.950ns  (required time - arrival time)
  Source:                 registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.983%)  route 1.142ns (64.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.661     6.514    registro_en_r[1]
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.638 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.481     7.119    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[7]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.069    conta_reg[7]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  7.950    

Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 conta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.835ns (40.033%)  route 1.251ns (59.967%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.732     5.335    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419     5.754 r  conta_reg[4]/Q
                         net (fo=4, routed)           0.846     6.600    conta_OBUF[4]
    SLICE_X88Y54         LUT6 (Prop_lut6_I5_O)        0.296     6.896 r  conta[7]_i_4/O
                         net (fo=2, routed)           0.404     7.300    conta[7]_i_4_n_0
    SLICE_X89Y54         LUT3 (Prop_lut3_I0_O)        0.120     7.420 r  conta[7]_i_3/O
                         net (fo=1, routed)           0.000     7.420    p_0_in[7]
    SLICE_X89Y54         FDRE                                         r  conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.612    15.035    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[7]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X89Y54         FDRE (Setup_fdre_C_D)        0.075    15.374    conta_reg[7]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  7.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.055%)  route 0.189ns (49.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  conta_reg[0]/Q
                         net (fo=8, routed)           0.189     1.856    conta_OBUF[0]
    SLICE_X89Y54         LUT3 (Prop_lut3_I0_O)        0.048     1.904 r  conta[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    p_0_in[2]
    SLICE_X89Y54         FDRE                                         r  conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[2]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107     1.649    conta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.655%)  route 0.189ns (50.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  conta_reg[0]/Q
                         net (fo=8, routed)           0.189     1.856    conta_OBUF[0]
    SLICE_X89Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  conta[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    p_0_in[1]
    SLICE_X89Y54         FDRE                                         r  conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091     1.633    conta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  conta_reg[0]/Q
                         net (fo=8, routed)           0.180     1.848    conta_OBUF[0]
    SLICE_X89Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  conta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    p_0_in[0]
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  conta_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.091     1.617    conta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 conta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  conta_reg[5]/Q
                         net (fo=3, routed)           0.184     1.851    conta_OBUF[5]
    SLICE_X89Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  conta[5]_i_1/O
                         net (fo=1, routed)           0.000     1.896    p_0_in[5]
    SLICE_X89Y54         FDRE                                         r  conta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[5]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092     1.618    conta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 conta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.184ns (44.199%)  route 0.232ns (55.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  conta_reg[6]/Q
                         net (fo=3, routed)           0.232     1.900    conta_OBUF[6]
    SLICE_X89Y54         LUT3 (Prop_lut3_I1_O)        0.043     1.943 r  conta[7]_i_3/O
                         net (fo=1, routed)           0.000     1.943    p_0_in[7]
    SLICE_X89Y54         FDRE                                         r  conta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[7]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107     1.633    conta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 conta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.151%)  route 0.242ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  conta_reg[3]/Q
                         net (fo=5, routed)           0.242     1.910    conta_OBUF[3]
    SLICE_X89Y54         LUT5 (Prop_lut5_I3_O)        0.043     1.953 r  conta[4]_i_1/O
                         net (fo=1, routed)           0.000     1.953    p_0_in[4]
    SLICE_X89Y54         FDRE                                         r  conta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107     1.633    conta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.603%)  route 0.212ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.212     1.902    registro_en_r[0]
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[1]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y53         FDRE (Hold_fdre_C_D)         0.052     1.578    registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 conta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  conta_reg[6]/Q
                         net (fo=3, routed)           0.232     1.900    conta_OBUF[6]
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  conta[6]_i_1/O
                         net (fo=1, routed)           0.000     1.945    p_0_in[6]
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[6]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092     1.618    conta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 conta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.183%)  route 0.200ns (46.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  conta_reg[2]/Q
                         net (fo=6, routed)           0.200     1.854    conta_OBUF[2]
    SLICE_X89Y54         LUT4 (Prop_lut4_I2_O)        0.099     1.953 r  conta[3]_i_1/O
                         net (fo=1, routed)           0.000     1.953    p_0_in[3]
    SLICE_X89Y54         FDRE                                         r  conta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.092     1.618    conta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conta_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.498%)  route 0.348ns (62.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.607     1.526    clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.175     1.866    registro_en_r[0]
    SLICE_X88Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.911 r  conta[7]_i_2/O
                         net (fo=8, routed)           0.173     2.084    conta[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  conta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.879     2.044    clk_IBUF_BUFG
    SLICE_X89Y54         FDRE                                         r  conta_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039     1.503    conta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    conta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y54    conta_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    registro_en_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    registro_en_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    registro_en_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    conta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    conta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y54    conta_reg[4]/C



