// Seed: 593395867
module module_0 (
    input wand id_0,
    input wire id_1
);
  assign id_3.id_0 = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wand id_2,
    output wor id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7
);
  always id_1 <= 1'b0;
  uwire id_9;
  wire  id_10;
  wire id_11, id_12, id_13;
  wire id_14;
  logic [7:0][1] id_15;
  module_0(
      id_7, id_5
  );
  assign id_9 = 1 || (id_0);
  assign id_1 = 1;
endmodule
