
BlueBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf68  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  0800d138  0800d138  0001d138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800d600  0800d600  0001d600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800d604  0800d604  0001d604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000052c  20010000  0800d608  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcmram      00000000  20000000  20000000  0002052c  2**0
                  CONTENTS
  7 .sram2        00000000  2004c000  2004c000  0002052c  2**0
                  CONTENTS
  8 .bss          00004370  20010530  20010530  00020530  2**3
                  ALLOC
  9 ._user_heap_stack 00001100  200148a0  200148a0  00020530  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002052c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00016655  00000000  00000000  0002055c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000045a8  00000000  00000000  00036bb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001d48  00000000  00000000  0003b160  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001a48  00000000  00000000  0003cea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c790  00000000  00000000  0003e8f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007de8  00000000  00000000  0004b080  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  00052e68  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000080ec  00000000  00000000  00052ee8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20010530 	.word	0x20010530
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d120 	.word	0x0800d120

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20010534 	.word	0x20010534
 800020c:	0800d120 	.word	0x0800d120

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <ai_checkpoints_def>:
// -----------------------------------------------------------------------------
// TASKS DEFINITIONS
// -----------------------------------------------------------------------------

// Main holder for inits
void ai_checkpoints_def(void) {
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
    checkpoints[STRAT_EXIT].coord.abs.x = phys.exit_start.x;
 8000c84:	4bbb      	ldr	r3, [pc, #748]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000c86:	f9b3 2036 	ldrsh.w	r2, [r3, #54]	; 0x36
 8000c8a:	4bbb      	ldr	r3, [pc, #748]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000c8c:	811a      	strh	r2, [r3, #8]
    checkpoints[STRAT_EXIT].coord.abs.y = phys.exit_start.y;
 8000c8e:	4bb9      	ldr	r3, [pc, #740]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000c90:	f9b3 2038 	ldrsh.w	r2, [r3, #56]	; 0x38
 8000c94:	4bb8      	ldr	r3, [pc, #736]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000c96:	815a      	strh	r2, [r3, #10]
    checkpoints[STRAT_EXIT].speed = WP_SPEED_SLOW;
 8000c98:	4bb7      	ldr	r3, [pc, #732]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000c9a:	2202      	movs	r2, #2
 8000c9c:	749a      	strb	r2, [r3, #18]
    checkpoints[STRAT_EXIT].trajectory_must_finish=true;
 8000c9e:	4bb6      	ldr	r3, [pc, #728]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	74da      	strb	r2, [r3, #19]
    checkpoints[STRAT_EXIT].type=WP_GOTO_AUTO;
 8000ca4:	4bb4      	ldr	r3, [pc, #720]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	701a      	strb	r2, [r3, #0]

    checkpoints[STRAT_TURN_TO_CUBE1].coord.abs.x = phys.cube[PHYS_ID_CUBE_1].x;
 8000caa:	4bb2      	ldr	r3, [pc, #712]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000cac:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000cb0:	4bb1      	ldr	r3, [pc, #708]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cb2:	839a      	strh	r2, [r3, #28]
    checkpoints[STRAT_TURN_TO_CUBE1].coord.abs.y = phys.cube[PHYS_ID_CUBE_1].y;
 8000cb4:	4baf      	ldr	r3, [pc, #700]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000cb6:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8000cba:	4baf      	ldr	r3, [pc, #700]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cbc:	83da      	strh	r2, [r3, #30]
    checkpoints[STRAT_TURN_TO_CUBE1].speed = WP_SPEED_SLOW;
 8000cbe:	4bae      	ldr	r3, [pc, #696]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cc0:	2202      	movs	r2, #2
 8000cc2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    checkpoints[STRAT_TURN_TO_CUBE1].trajectory_must_finish = true;
 8000cc6:	4bac      	ldr	r3, [pc, #688]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    checkpoints[STRAT_TURN_TO_CUBE1].type = WP_ORIENT_FRONT;
 8000cce:	4baa      	ldr	r3, [pc, #680]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cd0:	2205      	movs	r2, #5
 8000cd2:	751a      	strb	r2, [r3, #20]

    checkpoints[STRAT_PUSH_CUBE1].coord.abs.x = phys.drop.x;
 8000cd4:	4ba7      	ldr	r3, [pc, #668]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000cd6:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 8000cda:	4ba7      	ldr	r3, [pc, #668]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cdc:	861a      	strh	r2, [r3, #48]	; 0x30
    checkpoints[STRAT_PUSH_CUBE1].coord.abs.y = phys.drop.y;
 8000cde:	4ba5      	ldr	r3, [pc, #660]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000ce0:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	; 0x3e
 8000ce4:	4ba4      	ldr	r3, [pc, #656]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ce6:	865a      	strh	r2, [r3, #50]	; 0x32
    checkpoints[STRAT_PUSH_CUBE1].speed = WP_SPEED_SLOW;
 8000ce8:	4ba3      	ldr	r3, [pc, #652]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cea:	2202      	movs	r2, #2
 8000cec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    checkpoints[STRAT_PUSH_CUBE1].trajectory_must_finish=true;
 8000cf0:	4ba1      	ldr	r3, [pc, #644]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
    checkpoints[STRAT_PUSH_CUBE1].type = WP_GOTO_AUTO;
 8000cf8:	4b9f      	ldr	r3, [pc, #636]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    checkpoints[STRAT_RETURN_HUT_2].coord.abs.x = phys.huts[PHYS_ID_HUT_2].x;
 8000d00:	4b9c      	ldr	r3, [pc, #624]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d02:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000d06:	4b9c      	ldr	r3, [pc, #624]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    checkpoints[STRAT_RETURN_HUT_2].coord.abs.y = phys.cube[PHYS_ID_CUBE_1].y;
 8000d0c:	4b99      	ldr	r3, [pc, #612]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d0e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8000d12:	4b99      	ldr	r3, [pc, #612]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    checkpoints[STRAT_RETURN_HUT_2].speed = WP_SPEED_SLOW;
 8000d18:	4b97      	ldr	r3, [pc, #604]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    checkpoints[STRAT_RETURN_HUT_2].trajectory_must_finish=true;
 8000d20:	4b95      	ldr	r3, [pc, #596]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
    checkpoints[STRAT_RETURN_HUT_2].type=WP_GOTO_BWD;
 8000d28:	4b93      	ldr	r3, [pc, #588]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d2a:	2203      	movs	r2, #3
 8000d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    checkpoints[STRAT_TURN_TO_HUT_2].coord.abs.x = phys.huts[PHYS_ID_HUT_2].x;
 8000d30:	4b90      	ldr	r3, [pc, #576]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d32:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000d36:	4b90      	ldr	r3, [pc, #576]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d38:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    checkpoints[STRAT_TURN_TO_HUT_2].coord.abs.y = phys.huts[PHYS_ID_HUT_2].y;
 8000d3c:	4b8d      	ldr	r3, [pc, #564]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d3e:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8000d42:	4b8d      	ldr	r3, [pc, #564]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d44:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    checkpoints[STRAT_TURN_TO_HUT_2].speed = WP_SPEED_SLOW;
 8000d48:	4b8b      	ldr	r3, [pc, #556]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d4a:	2202      	movs	r2, #2
 8000d4c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    checkpoints[STRAT_TURN_TO_HUT_2].trajectory_must_finish=true;
 8000d50:	4b89      	ldr	r3, [pc, #548]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    checkpoints[STRAT_TURN_TO_HUT_2].type = WP_ORIENT_FRONT;
 8000d58:	4b87      	ldr	r3, [pc, #540]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d5a:	2205      	movs	r2, #5
 8000d5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    checkpoints[STRAT_CLOSE_HUT_2].coord.abs.x = phys.huts[PHYS_ID_HUT_2].x;
 8000d60:	4b84      	ldr	r3, [pc, #528]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d62:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8000d66:	4b84      	ldr	r3, [pc, #528]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d68:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    checkpoints[STRAT_CLOSE_HUT_2].coord.abs.y = phys.huts[PHYS_ID_HUT_2].y;
 8000d6c:	4b81      	ldr	r3, [pc, #516]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d6e:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8000d72:	4b81      	ldr	r3, [pc, #516]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d74:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
    checkpoints[STRAT_CLOSE_HUT_2].speed = WP_SPEED_SLOW;
 8000d78:	4b7f      	ldr	r3, [pc, #508]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
    checkpoints[STRAT_CLOSE_HUT_2].trajectory_must_finish=true;
 8000d80:	4b7d      	ldr	r3, [pc, #500]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
    checkpoints[STRAT_CLOSE_HUT_2].type = WP_GOTO_FWD;
 8000d88:	4b7b      	ldr	r3, [pc, #492]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

    checkpoints[STRAT_RETURN_HUT_1].coord.abs.x = phys.huts[PHYS_ID_HUT_1].x;
 8000d90:	4b78      	ldr	r3, [pc, #480]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000d92:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000d96:	4b78      	ldr	r3, [pc, #480]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d98:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
    checkpoints[STRAT_RETURN_HUT_1].coord.abs.y = 500;
 8000d9c:	4b76      	ldr	r3, [pc, #472]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000d9e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000da2:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
    checkpoints[STRAT_RETURN_HUT_1].speed = WP_SPEED_SLOW;
 8000da6:	4b74      	ldr	r3, [pc, #464]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000da8:	2202      	movs	r2, #2
 8000daa:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
    checkpoints[STRAT_RETURN_HUT_1].trajectory_must_finish=true;
 8000dae:	4b72      	ldr	r3, [pc, #456]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
    checkpoints[STRAT_RETURN_HUT_1].type=WP_GOTO_BWD;
 8000db6:	4b70      	ldr	r3, [pc, #448]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000db8:	2203      	movs	r2, #3
 8000dba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    checkpoints[STRAT_TURN_TO_HUT_1].coord.abs.x = phys.huts[PHYS_ID_HUT_1].x;
 8000dbe:	4b6d      	ldr	r3, [pc, #436]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000dc0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000dc4:	4b6c      	ldr	r3, [pc, #432]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000dc6:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
    checkpoints[STRAT_TURN_TO_HUT_1].coord.abs.y = phys.huts[PHYS_ID_HUT_1].y;
 8000dca:	4b6a      	ldr	r3, [pc, #424]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000dcc:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000dd0:	4b69      	ldr	r3, [pc, #420]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000dd2:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
    checkpoints[STRAT_TURN_TO_HUT_1].speed = WP_SPEED_SLOW;
 8000dd6:	4b68      	ldr	r3, [pc, #416]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000dd8:	2202      	movs	r2, #2
 8000dda:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
    checkpoints[STRAT_TURN_TO_HUT_1].trajectory_must_finish=true;
 8000dde:	4b66      	ldr	r3, [pc, #408]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
    checkpoints[STRAT_TURN_TO_HUT_1].type = WP_ORIENT_FRONT;
 8000de6:	4b64      	ldr	r3, [pc, #400]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000de8:	2205      	movs	r2, #5
 8000dea:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

    checkpoints[STRAT_CLOSE_HUT_1].coord.abs.x = phys.huts[PHYS_ID_HUT_1].x;
 8000dee:	4b61      	ldr	r3, [pc, #388]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000df0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000df4:	4b60      	ldr	r3, [pc, #384]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000df6:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
    checkpoints[STRAT_CLOSE_HUT_1].coord.abs.y = phys.huts[PHYS_ID_HUT_1].y;
 8000dfa:	4b5e      	ldr	r3, [pc, #376]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000dfc:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000e00:	4b5d      	ldr	r3, [pc, #372]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e02:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
    checkpoints[STRAT_CLOSE_HUT_1].speed = WP_SPEED_SLOW;
 8000e06:	4b5c      	ldr	r3, [pc, #368]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
    checkpoints[STRAT_CLOSE_HUT_1].trajectory_must_finish=true;
 8000e0e:	4b5a      	ldr	r3, [pc, #360]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
    checkpoints[STRAT_CLOSE_HUT_1].type=WP_GOTO_AUTO;
 8000e16:	4b58      	ldr	r3, [pc, #352]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

    checkpoints[STRAT_CLOSE_HUT_1].coord.abs.x = phys.huts[PHYS_ID_HUT_1].x;
 8000e1e:	4b55      	ldr	r3, [pc, #340]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000e20:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e24:	4b54      	ldr	r3, [pc, #336]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e26:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
    checkpoints[STRAT_CLOSE_HUT_1].coord.abs.y = phys.huts[PHYS_ID_HUT_1].y;
 8000e2a:	4b52      	ldr	r3, [pc, #328]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000e2c:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000e30:	4b51      	ldr	r3, [pc, #324]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e32:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
    checkpoints[STRAT_CLOSE_HUT_1].speed = WP_SPEED_SLOW;
 8000e36:	4b50      	ldr	r3, [pc, #320]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e38:	2202      	movs	r2, #2
 8000e3a:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
    checkpoints[STRAT_CLOSE_HUT_1].trajectory_must_finish=true;
 8000e3e:	4b4e      	ldr	r3, [pc, #312]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
    checkpoints[STRAT_CLOSE_HUT_1].type=WP_GOTO_AUTO;
 8000e46:	4b4c      	ldr	r3, [pc, #304]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

    checkpoints[STRAT_PREPARE_TO_CUBE2].coord.abs.x = phys.huts[PHYS_ID_HUT_1].x;
 8000e4e:	4b49      	ldr	r3, [pc, #292]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000e50:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e54:	4b48      	ldr	r3, [pc, #288]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e56:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
    checkpoints[STRAT_PREPARE_TO_CUBE2].coord.abs.y = 500;
 8000e5a:	4b47      	ldr	r3, [pc, #284]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e5c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e60:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
    checkpoints[STRAT_PREPARE_TO_CUBE2].speed = WP_SPEED_SLOW;
 8000e64:	4b44      	ldr	r3, [pc, #272]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e66:	2202      	movs	r2, #2
 8000e68:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
    checkpoints[STRAT_PREPARE_TO_CUBE2].trajectory_must_finish=true;
 8000e6c:	4b42      	ldr	r3, [pc, #264]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
    checkpoints[STRAT_PREPARE_TO_CUBE2].type=WP_GOTO_BWD;
 8000e74:	4b40      	ldr	r3, [pc, #256]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e76:	2203      	movs	r2, #3
 8000e78:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    checkpoints[STRAT_TURN_TO_FACE_SHELLS].coord.abs.x = phys.shells[PHYS_ID_SHELL_SW].x;
 8000e7c:	4b3d      	ldr	r3, [pc, #244]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000e7e:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 8000e82:	4b3d      	ldr	r3, [pc, #244]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e84:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
    checkpoints[STRAT_TURN_TO_FACE_SHELLS].coord.abs.y = phys.shells[PHYS_ID_SHELL_SW].y;
 8000e88:	4b3a      	ldr	r3, [pc, #232]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000e8a:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8000e8e:	4b3a      	ldr	r3, [pc, #232]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e90:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
    checkpoints[STRAT_TURN_TO_FACE_SHELLS].speed = WP_SPEED_SLOW;
 8000e94:	4b38      	ldr	r3, [pc, #224]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e96:	2202      	movs	r2, #2
 8000e98:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
    checkpoints[STRAT_TURN_TO_FACE_SHELLS].trajectory_must_finish=true;
 8000e9c:	4b36      	ldr	r3, [pc, #216]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
    checkpoints[STRAT_TURN_TO_FACE_SHELLS].type=WP_ORIENT_FRONT;
 8000ea4:	4b34      	ldr	r3, [pc, #208]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ea6:	2205      	movs	r2, #5
 8000ea8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

    checkpoints[STRAT_GOTO_SHELL_SW].coord.abs.x = phys.shells[PHYS_ID_SHELL_SW].x;
 8000eac:	4b31      	ldr	r3, [pc, #196]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000eae:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 8000eb2:	4b31      	ldr	r3, [pc, #196]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000eb4:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
    checkpoints[STRAT_GOTO_SHELL_SW].coord.abs.y = phys.shells[PHYS_ID_SHELL_SW].y;
 8000eb8:	4b2e      	ldr	r3, [pc, #184]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000eba:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8000ebe:	4b2e      	ldr	r3, [pc, #184]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ec0:	f8a3 20e6 	strh.w	r2, [r3, #230]	; 0xe6
    checkpoints[STRAT_GOTO_SHELL_SW].speed = WP_SPEED_SLOW;
 8000ec4:	4b2c      	ldr	r3, [pc, #176]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
    checkpoints[STRAT_GOTO_SHELL_SW].trajectory_must_finish=true;
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
    checkpoints[STRAT_GOTO_SHELL_SW].type=WP_GOTO_FWD;
 8000ed4:	4b28      	ldr	r3, [pc, #160]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

    checkpoints[STRAT_GOTO_SHELL_SE].coord.abs.x = phys.shells[PHYS_ID_SHELL_SE].x;
 8000edc:	4b25      	ldr	r3, [pc, #148]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000ede:	f9b3 202a 	ldrsh.w	r2, [r3, #42]	; 0x2a
 8000ee2:	4b25      	ldr	r3, [pc, #148]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ee4:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    checkpoints[STRAT_GOTO_SHELL_SE].coord.abs.y = phys.shells[PHYS_ID_SHELL_SE].y;
 8000ee8:	4b22      	ldr	r3, [pc, #136]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000eea:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	; 0x2c
 8000eee:	4b22      	ldr	r3, [pc, #136]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ef0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    checkpoints[STRAT_GOTO_SHELL_SE].speed = WP_SPEED_SLOW;
 8000ef4:	4b20      	ldr	r3, [pc, #128]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000ef6:	2202      	movs	r2, #2
 8000ef8:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
    checkpoints[STRAT_GOTO_SHELL_SE].trajectory_must_finish=true;
 8000efc:	4b1e      	ldr	r3, [pc, #120]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
    checkpoints[STRAT_GOTO_SHELL_SE].type=WP_GOTO_FWD;
 8000f04:	4b1c      	ldr	r3, [pc, #112]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f06:	2202      	movs	r2, #2
 8000f08:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0

    checkpoints[STRAT_GOTO_SHELL_NE].coord.abs.x = phys.shells[PHYS_ID_SHELL_NE].x;
 8000f0c:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000f0e:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8000f12:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f14:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
    checkpoints[STRAT_GOTO_SHELL_NE].coord.abs.y = phys.shells[PHYS_ID_SHELL_NE].y;
 8000f18:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <ai_checkpoints_def+0x2f4>)
 8000f1a:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8000f1e:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f20:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
    checkpoints[STRAT_GOTO_SHELL_NE].speed = WP_SPEED_SLOW;
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f26:	2202      	movs	r2, #2
 8000f28:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
    checkpoints[STRAT_GOTO_SHELL_NE].trajectory_must_finish=true;
 8000f2c:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
    checkpoints[STRAT_GOTO_SHELL_NE].type=WP_GOTO_FWD;
 8000f34:	4b10      	ldr	r3, [pc, #64]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f36:	2202      	movs	r2, #2
 8000f38:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104

    checkpoints[STRAT_GOTO_START].coord.abs.x = 300;
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f42:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
    checkpoints[STRAT_GOTO_START].coord.abs.y = TABLE_Y_MAX/2;
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f4c:	f8a3 2122 	strh.w	r2, [r3, #290]	; 0x122
    checkpoints[STRAT_GOTO_START].speed = WP_SPEED_SLOW;
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f52:	2202      	movs	r2, #2
 8000f54:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
    checkpoints[STRAT_GOTO_START].trajectory_must_finish=true;
 8000f58:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 212b 	strb.w	r2, [r3, #299]	; 0x12b
    checkpoints[STRAT_GOTO_START].type=WP_GOTO_FWD;
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <ai_checkpoints_def+0x2f8>)
 8000f62:	2202      	movs	r2, #2
 8000f64:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    checkpoints[STRAT_PUSH_CUBE2].coord.abs.x = phys.drop.x;
    checkpoints[STRAT_PUSH_CUBE2].coord.abs.y = phys.drop.y;
    checkpoints[STRAT_PUSH_CUBE2].speed = WP_SPEED_SLOW;
    checkpoints[STRAT_PUSH_CUBE2].trajectory_must_finish=true;
    checkpoints[STRAT_PUSH_CUBE2].type=WP_GOTO_FWD;*/
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20014610 	.word	0x20014610
 8000f78:	200146a4 	.word	0x200146a4

08000f7c <phys_init>:
// -----------------------------------------------------------------------------

// Warning: all coordinates are expressed in case of a Purple match!
//          Coordinates for green match are automatically computed.

void phys_init(void) {
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0


  phys.huts[PHYS_ID_HUT_1].x = 300;
 8000f80:	4b42      	ldr	r3, [pc, #264]	; (800108c <phys_init+0x110>)
 8000f82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f86:	801a      	strh	r2, [r3, #0]
  phys.huts[PHYS_ID_HUT_1].y = 100;
 8000f88:	4b40      	ldr	r3, [pc, #256]	; (800108c <phys_init+0x110>)
 8000f8a:	2264      	movs	r2, #100	; 0x64
 8000f8c:	805a      	strh	r2, [r3, #2]
  phys.huts[PHYS_ID_HUT_1].a = 0;
 8000f8e:	4b3f      	ldr	r3, [pc, #252]	; (800108c <phys_init+0x110>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	809a      	strh	r2, [r3, #4]

  phys.huts[PHYS_ID_HUT_2].x = 600;
 8000f94:	4b3d      	ldr	r3, [pc, #244]	; (800108c <phys_init+0x110>)
 8000f96:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000f9a:	80da      	strh	r2, [r3, #6]
  phys.huts[PHYS_ID_HUT_2].y = 100;
 8000f9c:	4b3b      	ldr	r3, [pc, #236]	; (800108c <phys_init+0x110>)
 8000f9e:	2264      	movs	r2, #100	; 0x64
 8000fa0:	811a      	strh	r2, [r3, #8]
  phys.huts[PHYS_ID_HUT_2].a = 0;
 8000fa2:	4b3a      	ldr	r3, [pc, #232]	; (800108c <phys_init+0x110>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	815a      	strh	r2, [r3, #10]

  phys.cube[PHYS_ID_CUBE_1].x = 600;
 8000fa8:	4b38      	ldr	r3, [pc, #224]	; (800108c <phys_init+0x110>)
 8000faa:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000fae:	819a      	strh	r2, [r3, #12]
  phys.cube[PHYS_ID_CUBE_1].y = 900;
 8000fb0:	4b36      	ldr	r3, [pc, #216]	; (800108c <phys_init+0x110>)
 8000fb2:	f44f 7261 	mov.w	r2, #900	; 0x384
 8000fb6:	81da      	strh	r2, [r3, #14]
  phys.cube[PHYS_ID_CUBE_1].a = 0;
 8000fb8:	4b34      	ldr	r3, [pc, #208]	; (800108c <phys_init+0x110>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	821a      	strh	r2, [r3, #16]

  phys.cube[PHYS_ID_CUBE_2].x = 915;
 8000fbe:	4b33      	ldr	r3, [pc, #204]	; (800108c <phys_init+0x110>)
 8000fc0:	f240 3293 	movw	r2, #915	; 0x393
 8000fc4:	825a      	strh	r2, [r3, #18]
  phys.cube[PHYS_ID_CUBE_2].y = 200;
 8000fc6:	4b31      	ldr	r3, [pc, #196]	; (800108c <phys_init+0x110>)
 8000fc8:	22c8      	movs	r2, #200	; 0xc8
 8000fca:	829a      	strh	r2, [r3, #20]
  phys.cube[PHYS_ID_CUBE_2].a = 0;
 8000fcc:	4b2f      	ldr	r3, [pc, #188]	; (800108c <phys_init+0x110>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	82da      	strh	r2, [r3, #22]

  phys.shells[PHYS_ID_SHELL_NW].x =200;
 8000fd2:	4b2e      	ldr	r3, [pc, #184]	; (800108c <phys_init+0x110>)
 8000fd4:	22c8      	movs	r2, #200	; 0xc8
 8000fd6:	831a      	strh	r2, [r3, #24]
  phys.shells[PHYS_ID_SHELL_NW].y =1250;
 8000fd8:	4b2c      	ldr	r3, [pc, #176]	; (800108c <phys_init+0x110>)
 8000fda:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8000fde:	835a      	strh	r2, [r3, #26]
  phys.shells[PHYS_ID_SHELL_NW].a =0;
 8000fe0:	4b2a      	ldr	r3, [pc, #168]	; (800108c <phys_init+0x110>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	839a      	strh	r2, [r3, #28]

  phys.shells[PHYS_ID_SHELL_SW].x =200;
 8000fe6:	4b29      	ldr	r3, [pc, #164]	; (800108c <phys_init+0x110>)
 8000fe8:	22c8      	movs	r2, #200	; 0xc8
 8000fea:	83da      	strh	r2, [r3, #30]
  phys.shells[PHYS_ID_SHELL_SW].y =1550;
 8000fec:	4b27      	ldr	r3, [pc, #156]	; (800108c <phys_init+0x110>)
 8000fee:	f240 620e 	movw	r2, #1550	; 0x60e
 8000ff2:	841a      	strh	r2, [r3, #32]
  phys.shells[PHYS_ID_SHELL_SW].a =0;
 8000ff4:	4b25      	ldr	r3, [pc, #148]	; (800108c <phys_init+0x110>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	845a      	strh	r2, [r3, #34]	; 0x22

  phys.shells[PHYS_ID_SHELL_NE].x =600;
 8000ffa:	4b24      	ldr	r3, [pc, #144]	; (800108c <phys_init+0x110>)
 8000ffc:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001000:	849a      	strh	r2, [r3, #36]	; 0x24
  phys.shells[PHYS_ID_SHELL_NE].y =1250;
 8001002:	4b22      	ldr	r3, [pc, #136]	; (800108c <phys_init+0x110>)
 8001004:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8001008:	84da      	strh	r2, [r3, #38]	; 0x26
  phys.shells[PHYS_ID_SHELL_NE].a =0;
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <phys_init+0x110>)
 800100c:	2200      	movs	r2, #0
 800100e:	851a      	strh	r2, [r3, #40]	; 0x28

  phys.shells[PHYS_ID_SHELL_SE].x =600;
 8001010:	4b1e      	ldr	r3, [pc, #120]	; (800108c <phys_init+0x110>)
 8001012:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001016:	855a      	strh	r2, [r3, #42]	; 0x2a
  phys.shells[PHYS_ID_SHELL_SE].y =1550;
 8001018:	4b1c      	ldr	r3, [pc, #112]	; (800108c <phys_init+0x110>)
 800101a:	f240 620e 	movw	r2, #1550	; 0x60e
 800101e:	859a      	strh	r2, [r3, #44]	; 0x2c
  phys.shells[PHYS_ID_SHELL_SE].a =0;
 8001020:	4b1a      	ldr	r3, [pc, #104]	; (800108c <phys_init+0x110>)
 8001022:	2200      	movs	r2, #0
 8001024:	85da      	strh	r2, [r3, #46]	; 0x2e
  
  // Sequencing and intermediate POIs
  // --------------------------------
  
  // Position of the robot after init
  phys.reset.x = ROBOT_BACK_TO_CENTER;
 8001026:	4b19      	ldr	r3, [pc, #100]	; (800108c <phys_init+0x110>)
 8001028:	222d      	movs	r2, #45	; 0x2d
 800102a:	861a      	strh	r2, [r3, #48]	; 0x30
  phys.reset.y = 600+ROBOT_BASE_WIDTH/2;
 800102c:	4b17      	ldr	r3, [pc, #92]	; (800108c <phys_init+0x110>)
 800102e:	f240 22d5 	movw	r2, #725	; 0x2d5
 8001032:	865a      	strh	r2, [r3, #50]	; 0x32
  phys.reset.a = 0 ;
 8001034:	4b15      	ldr	r3, [pc, #84]	; (800108c <phys_init+0x110>)
 8001036:	2200      	movs	r2, #0
 8001038:	869a      	strh	r2, [r3, #52]	; 0x34

  // Very first exit point
  phys.exit_start.x = 400;
 800103a:	4b14      	ldr	r3, [pc, #80]	; (800108c <phys_init+0x110>)
 800103c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001040:	86da      	strh	r2, [r3, #54]	; 0x36
  phys.exit_start.y = 900;
 8001042:	4b12      	ldr	r3, [pc, #72]	; (800108c <phys_init+0x110>)
 8001044:	f44f 7261 	mov.w	r2, #900	; 0x384
 8001048:	871a      	strh	r2, [r3, #56]	; 0x38
  phys.exit_start.a = 0;
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <phys_init+0x110>)
 800104c:	2200      	movs	r2, #0
 800104e:	875a      	strh	r2, [r3, #58]	; 0x3a

  // Very first exit point
  phys.drop.x = 1000;
 8001050:	4b0e      	ldr	r3, [pc, #56]	; (800108c <phys_init+0x110>)
 8001052:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001056:	879a      	strh	r2, [r3, #60]	; 0x3c
  phys.drop.y = 900;
 8001058:	4b0c      	ldr	r3, [pc, #48]	; (800108c <phys_init+0x110>)
 800105a:	f44f 7261 	mov.w	r2, #900	; 0x384
 800105e:	87da      	strh	r2, [r3, #62]	; 0x3e
  phys.drop.a = 0;
 8001060:	4b0a      	ldr	r3, [pc, #40]	; (800108c <phys_init+0x110>)
 8001062:	2200      	movs	r2, #0
 8001064:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  // Offsets of the Robot's actuators / systems
  // ------------------------------------------
  phys.offset_center.x = 20;
 8001068:	4b08      	ldr	r3, [pc, #32]	; (800108c <phys_init+0x110>)
 800106a:	2214      	movs	r2, #20
 800106c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  phys.offset_center.y = 0;
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <phys_init+0x110>)
 8001072:	2200      	movs	r2, #0
 8001074:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  phys.offset_center.a = 0;
 8001078:	4b04      	ldr	r3, [pc, #16]	; (800108c <phys_init+0x110>)
 800107a:	2200      	movs	r2, #0
 800107c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46


  // Strategic Point Of Interest
  // ---------------------------
  
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20014610 	.word	0x20014610

08001090 <phys_is_north_left>:
// -----------------------------------------------------------------------------
// COORDINATES TRANSLATORS
// -----------------------------------------------------------------------------

// Returns true whenever the north side is the left side (i.e. Yellow color)
uint8_t phys_is_north_left(void) {
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return match.color == MATCH_COLOR_PURPLE;
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <phys_is_north_left+0x1c>)
 8001096:	785b      	ldrb	r3, [r3, #1]
 8001098:	2b01      	cmp	r3, #1
 800109a:	bf0c      	ite	eq
 800109c:	2301      	moveq	r3, #1
 800109e:	2300      	movne	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	20014698 	.word	0x20014698

080010b0 <phys_update_with_color>:
// When we are Purple, nothing needs to be done since the definitions are
// made with this color.
// When we are Green: - the Y axis is the same
//                  : - the X axis is mirrored
//                  : - the A angle is mirrored (+ 180 mod 360)
void phys_update_with_color(poi_t* poi) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
    if(!phys_is_north_left()) {
 80010b8:	f7ff ffea 	bl	8001090 <phys_is_north_left>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d123      	bne.n	800110a <phys_update_with_color+0x5a>

        poi->x = TABLE_LENGTH - poi->x;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80010ce:	1a9b      	subs	r3, r3, r2
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	b21a      	sxth	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	801a      	strh	r2, [r3, #0]
        //poi->y = TABLE_HEIGHT - poi->y;
        poi->a = 180 + poi->a;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	33b4      	adds	r3, #180	; 0xb4
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	809a      	strh	r2, [r3, #4]
        if(poi->a > 360) {
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010f0:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80010f4:	dd09      	ble.n	800110a <phys_update_with_color+0x5a>
            poi->a-= 360;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001102:	b29b      	uxth	r3, r3
 8001104:	b21a      	sxth	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	809a      	strh	r2, [r3, #4]
        }
    }
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop

08001114 <OS_CreateStrategyTask>:
/* Local, Private functions */
static void OS_StrategyTask(void *pvParameters);


void OS_CreateStrategyTask(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af04      	add	r7, sp, #16
    xTaskCreate(OS_StrategyTask, "Strategy", 250, NULL, OS_TASK_PRIORITY_STRATEGY, NULL );
 800111a:	2300      	movs	r3, #0
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	2300      	movs	r3, #0
 8001120:	9302      	str	r3, [sp, #8]
 8001122:	2300      	movs	r3, #0
 8001124:	9301      	str	r3, [sp, #4]
 8001126:	2303      	movs	r3, #3
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	2300      	movs	r3, #0
 800112c:	22fa      	movs	r2, #250	; 0xfa
 800112e:	4903      	ldr	r1, [pc, #12]	; (800113c <OS_CreateStrategyTask+0x28>)
 8001130:	4803      	ldr	r0, [pc, #12]	; (8001140 <OS_CreateStrategyTask+0x2c>)
 8001132:	f006 fb65 	bl	8007800 <xTaskGenericCreate>
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	0800d138 	.word	0x0800d138
 8001140:	08001145 	.word	0x08001145

08001144 <OS_StrategyTask>:

static void OS_StrategyTask( void *pvParameters )
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	TickType_t xNextWakeTime;
    poi_t reset_pos;
    uint16_t parasol_pos = 1500;
 800114c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001150:	82fb      	strh	r3, [r7, #22]
   // path_init();
    ASV_DeployParasol(parasol_pos);
 8001152:	8afb      	ldrh	r3, [r7, #22]
 8001154:	4618      	mov	r0, r3
 8001156:	f000 fb41 	bl	80017dc <ASV_DeployParasol>
    strategy_init();
 800115a:	f000 f91f 	bl	800139c <strategy_init>

    /* Remove compiler warning about unused parameter. */
    ( void ) pvParameters;

    /* Initialise xNextWakeTime - this only needs to be done once. */
    xNextWakeTime = xTaskGetTickCount();
 800115e:	f006 fe4d 	bl	8007dfc <xTaskGetTickCount>
 8001162:	4603      	mov	r3, r0
 8001164:	613b      	str	r3, [r7, #16]

    for( ;; )
    {
    	// Main match branching
    	switch(match.state) {
 8001166:	4b83      	ldr	r3, [pc, #524]	; (8001374 <OS_StrategyTask+0x230>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b05      	cmp	r3, #5
 800116c:	f200 80f5 	bhi.w	800135a <OS_StrategyTask+0x216>
 8001170:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <OS_StrategyTask+0x34>)
 8001172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001176:	bf00      	nop
 8001178:	08001191 	.word	0x08001191
 800117c:	080011bb 	.word	0x080011bb
 8001180:	080011e3 	.word	0x080011e3
 8001184:	0800120f 	.word	0x0800120f
 8001188:	0800131b 	.word	0x0800131b
 800118c:	08001351 	.word	0x08001351

        // --------------------
    	case MATCH_STATE_RESET:
        // --------------------
    		parasol_pos += 10;
 8001190:	8afb      	ldrh	r3, [r7, #22]
 8001192:	330a      	adds	r3, #10
 8001194:	82fb      	strh	r3, [r7, #22]
    		ASV_DeployParasol(parasol_pos);
 8001196:	8afb      	ldrh	r3, [r7, #22]
 8001198:	4618      	mov	r0, r3
 800119a:	f000 fb1f 	bl	80017dc <ASV_DeployParasol>
    		if(parasol_pos>=2200)
 800119e:	8afb      	ldrh	r3, [r7, #22]
 80011a0:	f640 0297 	movw	r2, #2199	; 0x897
 80011a4:	4293      	cmp	r3, r2
 80011a6:	f240 80da 	bls.w	800135e <OS_StrategyTask+0x21a>
    		{
        		vTaskDelay(READY_DELAY_MSEC/portTICK_RATE_MS);
 80011aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011ae:	f006 fceb 	bl	8007b88 <vTaskDelay>
    			match.state = MATCH_STATE_READY;
 80011b2:	4b70      	ldr	r3, [pc, #448]	; (8001374 <OS_StrategyTask+0x230>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	701a      	strb	r2, [r3, #0]
    		}
        break;
 80011b8:	e0d1      	b.n	800135e <OS_StrategyTask+0x21a>
        // --------------------
        case MATCH_STATE_READY:
        // --------------------
    	    LedSetColor(HW_LED_WHITE);
 80011ba:	2008      	movs	r0, #8
 80011bc:	f000 fe24 	bl	8001e08 <LedSetColor>
        	// Awaits for user input to start the INIT procedure
            if(START_JACK==PRESENT)
 80011c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011c4:	486c      	ldr	r0, [pc, #432]	; (8001378 <OS_StrategyTask+0x234>)
 80011c6:	f003 fe47 	bl	8004e58 <GPIO_ReadInputDataBit>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	f040 80c8 	bne.w	8001362 <OS_StrategyTask+0x21e>
            {
            	match.state = MATCH_STATE_INIT;
 80011d2:	4b68      	ldr	r3, [pc, #416]	; (8001374 <OS_StrategyTask+0x230>)
 80011d4:	2202      	movs	r2, #2
 80011d6:	701a      	strb	r2, [r3, #0]
            	ASV_MoveIndex(UP);
 80011d8:	f640 3086 	movw	r0, #2950	; 0xb86
 80011dc:	f000 fae6 	bl	80017ac <ASV_MoveIndex>
            }
        break;
 80011e0:	e0bf      	b.n	8001362 <OS_StrategyTask+0x21e>
        // --------------------
        case MATCH_STATE_INIT:
        // --------------------
        	if(!robot.init_done)
 80011e2:	4b66      	ldr	r3, [pc, #408]	; (800137c <OS_StrategyTask+0x238>)
 80011e4:	7c5b      	ldrb	r3, [r3, #17]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d109      	bne.n	80011fe <OS_StrategyTask+0xba>
        	{
        		// Default speed
        		OS_MotionSetSpeed(SPEED_VERY_SLOW_D, SPEED_VERY_SLOW_A);
 80011ea:	2164      	movs	r1, #100	; 0x64
 80011ec:	20c8      	movs	r0, #200	; 0xc8
 80011ee:	f001 f8fb 	bl	80023e8 <OS_MotionSetSpeed>
        		//can_send_motion_set_near_window(200, 10);		TODO

        		// Set the flag so INIT commands are sent only once
        		robot.init_done = 1;
 80011f2:	4b62      	ldr	r3, [pc, #392]	; (800137c <OS_StrategyTask+0x238>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	745a      	strb	r2, [r3, #17]

        		// Init commands are done but we want to wait some time
        		// Before being sensitive to the match start
                OS_MotionPowerEnable();
 80011f8:	f001 f98e 	bl	8002518 <OS_MotionPowerEnable>
        	else
        	{
        		vTaskDelay(WAIT_START_DELAY_MSEC/portTICK_RATE_MS);
        		match.state = MATCH_STATE_WAIT_START;
        	}
        break;
 80011fc:	e0b2      	b.n	8001364 <OS_StrategyTask+0x220>
        		// Before being sensitive to the match start
                OS_MotionPowerEnable();
        	}
        	else
        	{
        		vTaskDelay(WAIT_START_DELAY_MSEC/portTICK_RATE_MS);
 80011fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001202:	f006 fcc1 	bl	8007b88 <vTaskDelay>
        		match.state = MATCH_STATE_WAIT_START;
 8001206:	4b5b      	ldr	r3, [pc, #364]	; (8001374 <OS_StrategyTask+0x230>)
 8001208:	2203      	movs	r2, #3
 800120a:	701a      	strb	r2, [r3, #0]
        	}
        break;
 800120c:	e0aa      	b.n	8001364 <OS_StrategyTask+0x220>
        // -------------------------
        case MATCH_STATE_WAIT_START:
        // -------------------------
        	// Awaits for Start trigger
            if(START_JACK==ABSENT)
 800120e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001212:	4859      	ldr	r0, [pc, #356]	; (8001378 <OS_StrategyTask+0x234>)
 8001214:	f003 fe20 	bl	8004e58 <GPIO_ReadInputDataBit>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d164      	bne.n	80012e8 <OS_StrategyTask+0x1a4>
            {
            	// We need to have at least a basic software debouncing
                // to prevent false starts. START_JACK must be 1 after the
                // given time in order to detect the match
            	if(match.timer_msec>=START_DEBOUNCING_DELAY_MSEC/portTICK_RATE_MS)
 800121e:	4b55      	ldr	r3, [pc, #340]	; (8001374 <OS_StrategyTask+0x230>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2bc7      	cmp	r3, #199	; 0xc7
 8001224:	d95a      	bls.n	80012dc <OS_StrategyTask+0x198>
                {
            		match.state = MATCH_STATE_RUN;
 8001226:	4b53      	ldr	r3, [pc, #332]	; (8001374 <OS_StrategyTask+0x230>)
 8001228:	2204      	movs	r2, #4
 800122a:	701a      	strb	r2, [r3, #0]
            		LedSetMode(HW_LED_BLINK_SLOW);
 800122c:	2001      	movs	r0, #1
 800122e:	f000 fe09 	bl	8001e44 <LedSetMode>
                    match.timer_msec = 0;
 8001232:	4b50      	ldr	r3, [pc, #320]	; (8001374 <OS_StrategyTask+0x230>)
 8001234:	2200      	movs	r2, #0
 8001236:	605a      	str	r2, [r3, #4]
                    match.scored_points = 0;
 8001238:	4b4e      	ldr	r3, [pc, #312]	; (8001374 <OS_StrategyTask+0x230>)
 800123a:	2200      	movs	r2, #0
 800123c:	811a      	strh	r2, [r3, #8]

                    // Sample the color
                    if(COLOR==MATCH_COLOR_PURPLE)
 800123e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001242:	484d      	ldr	r0, [pc, #308]	; (8001378 <OS_StrategyTask+0x234>)
 8001244:	f003 fe08 	bl	8004e58 <GPIO_ReadInputDataBit>
 8001248:	4603      	mov	r3, r0
 800124a:	2b01      	cmp	r3, #1
 800124c:	d106      	bne.n	800125c <OS_StrategyTask+0x118>
                    {
                    	LedSetColor(HW_LED_MAGENTA);
 800124e:	2007      	movs	r0, #7
 8001250:	f000 fdda 	bl	8001e08 <LedSetColor>
                        match.color = MATCH_COLOR_PURPLE;
 8001254:	4b47      	ldr	r3, [pc, #284]	; (8001374 <OS_StrategyTask+0x230>)
 8001256:	2201      	movs	r2, #1
 8001258:	705a      	strb	r2, [r3, #1]
 800125a:	e005      	b.n	8001268 <OS_StrategyTask+0x124>
                    }
                    else
                    {
                    	LedSetColor(HW_LED_GREEN);
 800125c:	2002      	movs	r0, #2
 800125e:	f000 fdd3 	bl	8001e08 <LedSetColor>
                        match.color = MATCH_COLOR_GREEN;
 8001262:	4b44      	ldr	r3, [pc, #272]	; (8001374 <OS_StrategyTask+0x230>)
 8001264:	2200      	movs	r2, #0
 8001266:	705a      	strb	r2, [r3, #1]
                    }
                    // Update all variables that depends on the color choice

                    // Robot position
                          reset_pos = phys.reset;
 8001268:	4a45      	ldr	r2, [pc, #276]	; (8001380 <OS_StrategyTask+0x23c>)
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	3230      	adds	r2, #48	; 0x30
 8001270:	6810      	ldr	r0, [r2, #0]
 8001272:	6018      	str	r0, [r3, #0]
 8001274:	8892      	ldrh	r2, [r2, #4]
 8001276:	809a      	strh	r2, [r3, #4]
                          phys_update_with_color(&reset_pos);
 8001278:	f107 0308 	add.w	r3, r7, #8
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff17 	bl	80010b0 <phys_update_with_color>

                           // Define static obstacles positions
                      //     phys_set_obstacle_positions();

                           // Opponent position: probably in starting zone but we don't know
                    robot.opp_pos.x = OPPONENT_POS_INIT_X;
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <OS_StrategyTask+0x238>)
 8001284:	f241 7270 	movw	r2, #6000	; 0x1770
 8001288:	80da      	strh	r2, [r3, #6]
                    robot.opp_pos.y = OPPONENT_POS_INIT_Y;
 800128a:	4b3c      	ldr	r3, [pc, #240]	; (800137c <OS_StrategyTask+0x238>)
 800128c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001290:	811a      	strh	r2, [r3, #8]
                    robot.opp_pos.a = 0;
 8001292:	4b3a      	ldr	r3, [pc, #232]	; (800137c <OS_StrategyTask+0x238>)
 8001294:	2200      	movs	r2, #0
 8001296:	815a      	strh	r2, [r3, #10]
                    // phys_update_with_color(&robot.opp_pos);
                    //    phys_set_opponent_position(1, robot.opp_pos.x, robot.opp_pos.y);

                    // Reset motion position and enable motor power
                    OS_MotionSetX(reset_pos.x);
 8001298:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800129c:	4618      	mov	r0, r3
 800129e:	f001 f8c3 	bl	8002428 <OS_MotionSetX>
                    OS_MotionSetY(reset_pos.y);
 80012a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f001 f8dc 	bl	8002464 <OS_MotionSetY>
                    OS_MotionSetA(reset_pos.a);
 80012ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f001 f8f5 	bl	80024a0 <OS_MotionSetA>


                    phys_update_with_color(&phys.exit_start);
 80012b6:	4833      	ldr	r0, [pc, #204]	; (8001384 <OS_StrategyTask+0x240>)
 80012b8:	f7ff fefa 	bl	80010b0 <phys_update_with_color>
                    phys_update_with_color(&phys.drop);
 80012bc:	4832      	ldr	r0, [pc, #200]	; (8001388 <OS_StrategyTask+0x244>)
 80012be:	f7ff fef7 	bl	80010b0 <phys_update_with_color>
                    phys_update_with_color(&phys.cube[PHYS_ID_CUBE_1]);
 80012c2:	4832      	ldr	r0, [pc, #200]	; (800138c <OS_StrategyTask+0x248>)
 80012c4:	f7ff fef4 	bl	80010b0 <phys_update_with_color>
                    phys_update_with_color(&phys.huts[PHYS_ID_HUT_1]);
 80012c8:	482d      	ldr	r0, [pc, #180]	; (8001380 <OS_StrategyTask+0x23c>)
 80012ca:	f7ff fef1 	bl	80010b0 <phys_update_with_color>
                    phys_update_with_color(&phys.huts[PHYS_ID_HUT_2]);
 80012ce:	4830      	ldr	r0, [pc, #192]	; (8001390 <OS_StrategyTask+0x24c>)
 80012d0:	f7ff feee 	bl	80010b0 <phys_update_with_color>
                    strat = STRAT_EXIT;
 80012d4:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <OS_StrategyTask+0x250>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
                	LedSetColor(HW_LED_GREEN);
                    match.color = MATCH_COLOR_GREEN;
                }
            	match.timer_msec = 0;
            }
        break;
 80012da:	e043      	b.n	8001364 <OS_StrategyTask+0x220>
                    phys_update_with_color(&phys.huts[PHYS_ID_HUT_1]);
                    phys_update_with_color(&phys.huts[PHYS_ID_HUT_2]);
                    strat = STRAT_EXIT;
                }
            	else
                    match.timer_msec += DO_STRATEGY_MSEC;
 80012dc:	4b25      	ldr	r3, [pc, #148]	; (8001374 <OS_StrategyTask+0x230>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	3364      	adds	r3, #100	; 0x64
 80012e2:	4a24      	ldr	r2, [pc, #144]	; (8001374 <OS_StrategyTask+0x230>)
 80012e4:	6053      	str	r3, [r2, #4]
                	LedSetColor(HW_LED_GREEN);
                    match.color = MATCH_COLOR_GREEN;
                }
            	match.timer_msec = 0;
            }
        break;
 80012e6:	e03d      	b.n	8001364 <OS_StrategyTask+0x220>
                    match.timer_msec += DO_STRATEGY_MSEC;
            }
            else
            {
                // Sample the color
                if(COLOR==MATCH_COLOR_PURPLE)
 80012e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012ec:	4822      	ldr	r0, [pc, #136]	; (8001378 <OS_StrategyTask+0x234>)
 80012ee:	f003 fdb3 	bl	8004e58 <GPIO_ReadInputDataBit>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d106      	bne.n	8001306 <OS_StrategyTask+0x1c2>
                {
                	LedSetColor(HW_LED_MAGENTA);
 80012f8:	2007      	movs	r0, #7
 80012fa:	f000 fd85 	bl	8001e08 <LedSetColor>
                    match.color = MATCH_COLOR_PURPLE;
 80012fe:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <OS_StrategyTask+0x230>)
 8001300:	2201      	movs	r2, #1
 8001302:	705a      	strb	r2, [r3, #1]
 8001304:	e005      	b.n	8001312 <OS_StrategyTask+0x1ce>
                }
                else
                {
                	LedSetColor(HW_LED_GREEN);
 8001306:	2002      	movs	r0, #2
 8001308:	f000 fd7e 	bl	8001e08 <LedSetColor>
                    match.color = MATCH_COLOR_GREEN;
 800130c:	4b19      	ldr	r3, [pc, #100]	; (8001374 <OS_StrategyTask+0x230>)
 800130e:	2200      	movs	r2, #0
 8001310:	705a      	strb	r2, [r3, #1]
                }
            	match.timer_msec = 0;
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <OS_StrategyTask+0x230>)
 8001314:	2200      	movs	r2, #0
 8001316:	605a      	str	r2, [r3, #4]
            }
        break;
 8001318:	e024      	b.n	8001364 <OS_StrategyTask+0x220>
        // ------------------
        case MATCH_STATE_RUN:
        // ------------------
        	// Count the time and execute the match strategy
        	if(match.timer_msec >= MATCH_DURATION_MSEC)
 800131a:	4b16      	ldr	r3, [pc, #88]	; (8001374 <OS_StrategyTask+0x230>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	4a1e      	ldr	r2, [pc, #120]	; (8001398 <OS_StrategyTask+0x254>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d90d      	bls.n	8001340 <OS_StrategyTask+0x1fc>
        	{
        		OS_MotionTrajectoryHardStop();
 8001324:	f001 f876 	bl	8002414 <OS_MotionTrajectoryHardStop>
        		OS_MotionPowerDisable();
 8001328:	f001 f910 	bl	800254c <OS_MotionPowerDisable>
     //       motion_clear();
        		match.state = MATCH_STATE_STOPPED;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <OS_StrategyTask+0x230>)
 800132e:	2205      	movs	r2, #5
 8001330:	701a      	strb	r2, [r3, #0]
        		LedSetColor(HW_LED_RED);
 8001332:	2001      	movs	r0, #1
 8001334:	f000 fd68 	bl	8001e08 <LedSetColor>
        		LedSetMode(HW_LED_STATIC);
 8001338:	2000      	movs	r0, #0
 800133a:	f000 fd83 	bl	8001e44 <LedSetMode>
        	else
        	{
        		do_match();
        		match.timer_msec += DO_STRATEGY_MSEC;
        	}
        break;
 800133e:	e011      	b.n	8001364 <OS_StrategyTask+0x220>
        		LedSetColor(HW_LED_RED);
        		LedSetMode(HW_LED_STATIC);
        	}
        	else
        	{
        		do_match();
 8001340:	f000 f856 	bl	80013f0 <do_match>
        		match.timer_msec += DO_STRATEGY_MSEC;
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <OS_StrategyTask+0x230>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	3364      	adds	r3, #100	; 0x64
 800134a:	4a0a      	ldr	r2, [pc, #40]	; (8001374 <OS_StrategyTask+0x230>)
 800134c:	6053      	str	r3, [r2, #4]
        	}
        break;
 800134e:	e009      	b.n	8001364 <OS_StrategyTask+0x220>
        // ------------------
        case MATCH_STATE_STOPPED:
        // ------------------
        	ASV_DeployParasol(1500);
 8001350:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001354:	f000 fa42 	bl	80017dc <ASV_DeployParasol>
        break;
 8001358:	e004      	b.n	8001364 <OS_StrategyTask+0x220>
        default:
    	break;
 800135a:	bf00      	nop
 800135c:	e002      	b.n	8001364 <OS_StrategyTask+0x220>
    		if(parasol_pos>=2200)
    		{
        		vTaskDelay(READY_DELAY_MSEC/portTICK_RATE_MS);
    			match.state = MATCH_STATE_READY;
    		}
        break;
 800135e:	bf00      	nop
 8001360:	e000      	b.n	8001364 <OS_StrategyTask+0x220>
            if(START_JACK==PRESENT)
            {
            	match.state = MATCH_STATE_INIT;
            	ASV_MoveIndex(UP);
            }
        break;
 8001362:	bf00      	nop
        	ASV_DeployParasol(1500);
        break;
        default:
    	break;
        }
        vTaskDelayUntil( &xNextWakeTime, DO_STRATEGY_MSEC);
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	2164      	movs	r1, #100	; 0x64
 800136a:	4618      	mov	r0, r3
 800136c:	f006 fb8a 	bl	8007a84 <vTaskDelayUntil>
    }
 8001370:	e6f9      	b.n	8001166 <OS_StrategyTask+0x22>
 8001372:	bf00      	nop
 8001374:	20014698 	.word	0x20014698
 8001378:	40020800 	.word	0x40020800
 800137c:	2001054c 	.word	0x2001054c
 8001380:	20014610 	.word	0x20014610
 8001384:	20014646 	.word	0x20014646
 8001388:	2001464c 	.word	0x2001464c
 800138c:	2001461c 	.word	0x2001461c
 8001390:	20014616 	.word	0x20014616
 8001394:	2001055e 	.word	0x2001055e
 8001398:	00015f8f 	.word	0x00015f8f

0800139c <strategy_init>:
}



void strategy_init(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	// Initialize the match content fields
	match.color = MATCH_COLOR_UNKNOWN;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <strategy_init+0x4c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	705a      	strb	r2, [r3, #1]
    match.state = MATCH_STATE_RESET;
 80013a6:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <strategy_init+0x4c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
    match.scored_points = 0;
 80013ac:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <strategy_init+0x4c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	811a      	strh	r2, [r3, #8]
    match.timer_msec = 0;
 80013b2:	4b0d      	ldr	r3, [pc, #52]	; (80013e8 <strategy_init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	605a      	str	r2, [r3, #4]

    // Initialize physical engine
    phys_init();
 80013b8:	f7ff fde0 	bl	8000f7c <phys_init>

    // Initialize all checkpoint
    ai_checkpoints_def();
 80013bc:	f7ff fc60 	bl	8000c80 <ai_checkpoints_def>

    // Initialize the robot content fields
    robot.av_back_left = false;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	; (80013ec <strategy_init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	73da      	strb	r2, [r3, #15]
    robot.av_back_right = false;
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <strategy_init+0x50>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	741a      	strb	r2, [r3, #16]
    robot.av_front_center = false;
 80013cc:	4b07      	ldr	r3, [pc, #28]	; (80013ec <strategy_init+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	735a      	strb	r2, [r3, #13]
    robot.av_front_left = false;
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <strategy_init+0x50>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	731a      	strb	r2, [r3, #12]
    robot.av_front_right = false;
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <strategy_init+0x50>)
 80013da:	2200      	movs	r2, #0
 80013dc:	739a      	strb	r2, [r3, #14]
    robot.init_done = 0;
 80013de:	4b03      	ldr	r3, [pc, #12]	; (80013ec <strategy_init+0x50>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	745a      	strb	r2, [r3, #17]
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20014698 	.word	0x20014698
 80013ec:	2001054c 	.word	0x2001054c

080013f0 <do_match>:

void do_match(void) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	//static strategy_state_e strat_state = STRAT_EXIT;

	if(Os_MotionTrajectoryFinished()&&(strat<STRAT_FINISHED))
 80013f4:	f000 ffde 	bl	80023b4 <Os_MotionTrajectoryFinished>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d031      	beq.n	8001462 <do_match+0x72>
 80013fe:	4b23      	ldr	r3, [pc, #140]	; (800148c <do_match+0x9c>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b0e      	cmp	r3, #14
 8001404:	d82d      	bhi.n	8001462 <do_match+0x72>
	{
		phys_update_with_color(&checkpoints[strat].coord.abs);
 8001406:	4b21      	ldr	r3, [pc, #132]	; (800148c <do_match+0x9c>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	4613      	mov	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	3308      	adds	r3, #8
 8001416:	4a1e      	ldr	r2, [pc, #120]	; (8001490 <do_match+0xa0>)
 8001418:	4413      	add	r3, r2
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fe48 	bl	80010b0 <phys_update_with_color>
		motion_send_wp(&checkpoints[strat++]);
 8001420:	4b1a      	ldr	r3, [pc, #104]	; (800148c <do_match+0x9c>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	b2d1      	uxtb	r1, r2
 8001428:	4a18      	ldr	r2, [pc, #96]	; (800148c <do_match+0x9c>)
 800142a:	7011      	strb	r1, [r2, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	4613      	mov	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4413      	add	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4a16      	ldr	r2, [pc, #88]	; (8001490 <do_match+0xa0>)
 8001438:	4413      	add	r3, r2
 800143a:	4618      	mov	r0, r3
 800143c:	f001 f9f8 	bl	8002830 <motion_send_wp>
		if(strat>STRAT_TURN_TO_FACE_SHELLS)
 8001440:	4b12      	ldr	r3, [pc, #72]	; (800148c <do_match+0x9c>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b0a      	cmp	r3, #10
 8001446:	d904      	bls.n	8001452 <do_match+0x62>
		{
				ASV_DeployLeftArm();
 8001448:	f000 f980 	bl	800174c <ASV_DeployLeftArm>
				ASV_DeployRightArm();
 800144c:	f000 f98a 	bl	8001764 <ASV_DeployRightArm>
 8001450:	e007      	b.n	8001462 <do_match+0x72>
		}
		else
		{
			ASV_IdleLeftArm();
 8001452:	f000 f993 	bl	800177c <ASV_IdleLeftArm>
			ASV_IdleRightArm();
 8001456:	f000 f99d 	bl	8001794 <ASV_IdleRightArm>
			ASV_MoveIndex(UP);
 800145a:	f640 3086 	movw	r0, #2950	; 0xb86
 800145e:	f000 f9a5 	bl	80017ac <ASV_MoveIndex>
		}
	}
	if(av_detection_is_valid())
 8001462:	f000 fa77 	bl	8001954 <av_detection_is_valid>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d00d      	beq.n	8001488 <do_match+0x98>
	{
		motion_clear();
 800146c:	f001 f9cc 	bl	8002808 <motion_clear>
		OS_MotionTrajectoryHardStop();
 8001470:	f000 ffd0 	bl	8002414 <OS_MotionTrajectoryHardStop>
		if(strat>STRAT_EXIT)
 8001474:	4b05      	ldr	r3, [pc, #20]	; (800148c <do_match+0x9c>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d005      	beq.n	8001488 <do_match+0x98>
			strat--;
 800147c:	4b03      	ldr	r3, [pc, #12]	; (800148c <do_match+0x9c>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	3b01      	subs	r3, #1
 8001482:	b2da      	uxtb	r2, r3
 8001484:	4b01      	ldr	r3, [pc, #4]	; (800148c <do_match+0x9c>)
 8001486:	701a      	strb	r2, [r3, #0]
	}
} // do_match()
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2001055e 	.word	0x2001055e
 8001490:	200146a4 	.word	0x200146a4

08001494 <vApplicationMallocFailedHook>:
 */

#include "blueboard.h"

void vApplicationMallocFailedHook( void )
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
    internally by FreeRTOS API functions that create tasks, queues, software
    timers, and semaphores.  The size of the FreeRTOS heap is set by the
    configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

    /* Force an assert. */
    configASSERT( ( volatile void * ) NULL );
 8001498:	4902      	ldr	r1, [pc, #8]	; (80014a4 <vApplicationMallocFailedHook+0x10>)
 800149a:	2022      	movs	r0, #34	; 0x22
 800149c:	f000 f814 	bl	80014c8 <vAssertCalled>
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	0800d144 	.word	0x0800d144

080014a8 <vApplicationStackOverflowHook>:
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
    /* Run time stack overflow checking is performed if
    configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
    function is called if a stack overflow is detected. */

    /* Force an assert. */
    configASSERT( ( volatile void * ) NULL );
 80014b2:	4904      	ldr	r1, [pc, #16]	; (80014c4 <vApplicationStackOverflowHook+0x1c>)
 80014b4:	2030      	movs	r0, #48	; 0x30
 80014b6:	f000 f807 	bl	80014c8 <vAssertCalled>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	0800d144 	.word	0x0800d144

080014c8 <vAssertCalled>:
    ( void ) xFreeHeapSpace;
}
/*-----------------------------------------------------------*/

void vAssertCalled( uint32_t ulLine, const char *pcFile )
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
volatile unsigned long ul = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]

    ( void ) pcFile;
    ( void ) ulLine;

    taskENTER_CRITICAL();
 80014d6:	f005 f995 	bl	8006804 <vPortEnterCritical>
    {
        /* Set ul to a non-zero value using the debugger to step out of this
        function. */
        while( ul == 0 )
 80014da:	e000      	b.n	80014de <vAssertCalled+0x16>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80014dc:	bf00      	nop
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0fb      	beq.n	80014dc <vAssertCalled+0x14>
        {
            __NOP();
        }
    }
    taskEXIT_CRITICAL();
 80014e4:	f005 f9ba 	bl	800685c <vPortExitCritical>
}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_read>:
    _kill(status, -1);
    while (1) {}        /* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b087      	sub	sp, #28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
 8001500:	e009      	b.n	8001516 <_read+0x26>
    {
        //*ptr++ = __io_getchar();
        *ptr++ = HW_DBG_Get();
 8001502:	68bc      	ldr	r4, [r7, #8]
 8001504:	1c63      	adds	r3, r4, #1
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	f007 ff78 	bl	80093fc <HW_DBG_Get>
 800150c:	4603      	mov	r3, r0
 800150e:	7023      	strb	r3, [r4, #0]

int _read (int file, char *ptr, int len)
{
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	3301      	adds	r3, #1
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	429a      	cmp	r2, r3
 800151c:	dbf1      	blt.n	8001502 <_read+0x12>
    {
        //*ptr++ = __io_getchar();
        *ptr++ = HW_DBG_Get();
    }

return len;
 800151e:	687b      	ldr	r3, [r7, #4]
}
 8001520:	4618      	mov	r0, r3
 8001522:	371c      	adds	r7, #28
 8001524:	46bd      	mov	sp, r7
 8001526:	bd90      	pop	{r4, r7, pc}

08001528 <_write>:

int _write(int file, char *ptr, int len)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	e009      	b.n	800154e <_write+0x26>
    {
        //__io_putchar(*ptr++);
        HW_DBG_Put((*ptr++));
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	1c5a      	adds	r2, r3, #1
 800153e:	60ba      	str	r2, [r7, #8]
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f007 ff2a 	bl	800939c <HW_DBG_Put>

int _write(int file, char *ptr, int len)
{
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	3301      	adds	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	429a      	cmp	r2, r3
 8001554:	dbf1      	blt.n	800153a <_write+0x12>
    {
        //__io_putchar(*ptr++);
        HW_DBG_Put((*ptr++));
    }
    return len;
 8001556:	687b      	ldr	r3, [r7, #4]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    extern char end asm("end");
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0)
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <_sbrk+0x50>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d102      	bne.n	8001576 <_sbrk+0x16>
        heap_end = &end;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <_sbrk+0x50>)
 8001572:	4a10      	ldr	r2, [pc, #64]	; (80015b4 <_sbrk+0x54>)
 8001574:	601a      	str	r2, [r3, #0]

    prev_heap_end = heap_end;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <_sbrk+0x50>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <_sbrk+0x50>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4413      	add	r3, r2
 8001584:	466a      	mov	r2, sp
 8001586:	4293      	cmp	r3, r2
 8001588:	d907      	bls.n	800159a <_sbrk+0x3a>
    {
//      write(1, "Heap and stack collision\n", 25);
//      abort();
        errno = ENOMEM;
 800158a:	f008 ff53 	bl	800a434 <__errno>
 800158e:	4602      	mov	r2, r0
 8001590:	230c      	movs	r3, #12
 8001592:	6013      	str	r3, [r2, #0]
        return (caddr_t) -1;
 8001594:	f04f 33ff 	mov.w	r3, #4294967295
 8001598:	e006      	b.n	80015a8 <_sbrk+0x48>
    }

    heap_end += incr;
 800159a:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <_sbrk+0x50>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	4a03      	ldr	r2, [pc, #12]	; (80015b0 <_sbrk+0x50>)
 80015a4:	6013      	str	r3, [r2, #0]

    return (caddr_t) prev_heap_end;
 80015a6:	68fb      	ldr	r3, [r7, #12]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20010560 	.word	0x20010560
 80015b4:	200148a0 	.word	0x200148a0

080015b8 <_close>:

int _close(int file)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
    return -1;
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e0:	605a      	str	r2, [r3, #4]
    return 0;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_isatty>:

int _isatty(int file)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
    return 1;
 80015f8:	2301      	movs	r3, #1
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop

08001608 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
    return 0;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop

08001624 <OS_CreateASVTask>:
static void OS_ASVTask(void *pvParameters);
void ASV_Create(ASV_ControlTypeDef* ASV, HW_ASV_ChannelTypeDef channel, uint16_t min_Position, uint16_t max_Position);


void OS_CreateASVTask(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af04      	add	r7, sp, #16
	xASVMsgQueue = xQueueCreate( MAX_ASV_IN_QUEUE, sizeof(ASV_ControlTypeDef));
 800162a:	2200      	movs	r2, #0
 800162c:	2108      	movs	r1, #8
 800162e:	2005      	movs	r0, #5
 8001630:	f005 fc10 	bl	8006e54 <xQueueGenericCreate>
 8001634:	4602      	mov	r2, r0
 8001636:	4b1e      	ldr	r3, [pc, #120]	; (80016b0 <OS_CreateASVTask+0x8c>)
 8001638:	601a      	str	r2, [r3, #0]
    if(xASVMsgQueue==NULL)
 800163a:	4b1d      	ldr	r3, [pc, #116]	; (80016b0 <OS_CreateASVTask+0x8c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d103      	bne.n	800164a <OS_CreateASVTask+0x26>
    {
    	printf("insufficient heap RAM available for ASVMsgQueue\r\n");
 8001642:	481c      	ldr	r0, [pc, #112]	; (80016b4 <OS_CreateASVTask+0x90>)
 8001644:	f008 ff82 	bl	800a54c <puts>
    	while(1);
 8001648:	e7fe      	b.n	8001648 <OS_CreateASVTask+0x24>
    }
    ASV_Create(&parasol, HW_ASV_CHANNEL1, 1400, 2300);
 800164a:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800164e:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8001652:	2100      	movs	r1, #0
 8001654:	4818      	ldr	r0, [pc, #96]	; (80016b8 <OS_CreateASVTask+0x94>)
 8001656:	f000 f85d 	bl	8001714 <ASV_Create>
    ASV_Create(&centralIndex, HW_ASV_CHANNEL2, MIN_INDEX, MAX_INDEX);
 800165a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800165e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001662:	2101      	movs	r1, #1
 8001664:	4815      	ldr	r0, [pc, #84]	; (80016bc <OS_CreateASVTask+0x98>)
 8001666:	f000 f855 	bl	8001714 <ASV_Create>
    ASV_Create(&leftArm, HW_ASV_CHANNEL4, 2000, 4000);
 800166a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800166e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001672:	2103      	movs	r1, #3
 8001674:	4812      	ldr	r0, [pc, #72]	; (80016c0 <OS_CreateASVTask+0x9c>)
 8001676:	f000 f84d 	bl	8001714 <ASV_Create>
    ASV_Create(&rightArm, HW_ASV_CHANNEL2, 2000, 4000);
 800167a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800167e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001682:	2101      	movs	r1, #1
 8001684:	480f      	ldr	r0, [pc, #60]	; (80016c4 <OS_CreateASVTask+0xa0>)
 8001686:	f000 f845 	bl	8001714 <ASV_Create>



	xTaskCreate(OS_ASVTask, "Analog servo", 350, NULL, OS_TASK_PRIORITY_ASV, NULL );
 800168a:	2300      	movs	r3, #0
 800168c:	9303      	str	r3, [sp, #12]
 800168e:	2300      	movs	r3, #0
 8001690:	9302      	str	r3, [sp, #8]
 8001692:	2300      	movs	r3, #0
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	2302      	movs	r3, #2
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	2300      	movs	r3, #0
 800169c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80016a0:	4909      	ldr	r1, [pc, #36]	; (80016c8 <OS_CreateASVTask+0xa4>)
 80016a2:	480a      	ldr	r0, [pc, #40]	; (80016cc <OS_CreateASVTask+0xa8>)
 80016a4:	f006 f8ac 	bl	8007800 <xTaskGenericCreate>
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20010564 	.word	0x20010564
 80016b4:	0800d168 	.word	0x0800d168
 80016b8:	20010580 	.word	0x20010580
 80016bc:	20010578 	.word	0x20010578
 80016c0:	20010568 	.word	0x20010568
 80016c4:	20010570 	.word	0x20010570
 80016c8:	0800d19c 	.word	0x0800d19c
 80016cc:	080016d1 	.word	0x080016d1

080016d0 <OS_ASVTask>:

static void OS_ASVTask( void *pvParameters )
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
    ( void ) pvParameters;

    for( ;; )
    {
    	/* Block on the queue to wait for data to arrive */
    	xQueueReceive(xASVMsgQueue, &ASV_To_Manage, portMAX_DELAY);
 80016d8:	4b0d      	ldr	r3, [pc, #52]	; (8001710 <OS_ASVTask+0x40>)
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	f107 0108 	add.w	r1, r7, #8
 80016e0:	2300      	movs	r3, #0
 80016e2:	f04f 32ff 	mov.w	r2, #4294967295
 80016e6:	f005 fdd9 	bl	800729c <xQueueGenericReceive>
    	if (ASV_To_Manage.current_Position > ASV_To_Manage.max_Position)
 80016ea:	897a      	ldrh	r2, [r7, #10]
 80016ec:	89fb      	ldrh	r3, [r7, #14]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d901      	bls.n	80016f6 <OS_ASVTask+0x26>
    		ASV_To_Manage.current_Position = ASV_To_Manage.max_Position;
 80016f2:	89fb      	ldrh	r3, [r7, #14]
 80016f4:	817b      	strh	r3, [r7, #10]
    	if (ASV_To_Manage.current_Position < ASV_To_Manage.min_Position)
 80016f6:	897a      	ldrh	r2, [r7, #10]
 80016f8:	89bb      	ldrh	r3, [r7, #12]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d201      	bcs.n	8001702 <OS_ASVTask+0x32>
    		ASV_To_Manage.current_Position = ASV_To_Manage.min_Position;
 80016fe:	89bb      	ldrh	r3, [r7, #12]
 8001700:	817b      	strh	r3, [r7, #10]

    	HW_ASV_SetPwmPulseLength(ASV_To_Manage.channel,ASV_To_Manage.current_Position);
 8001702:	7a3b      	ldrb	r3, [r7, #8]
 8001704:	897a      	ldrh	r2, [r7, #10]
 8001706:	4611      	mov	r1, r2
 8001708:	4618      	mov	r0, r3
 800170a:	f007 fd7d 	bl	8009208 <HW_ASV_SetPwmPulseLength>
    }
 800170e:	e7e3      	b.n	80016d8 <OS_ASVTask+0x8>
 8001710:	20010564 	.word	0x20010564

08001714 <ASV_Create>:
}

void ASV_Create(ASV_ControlTypeDef* ASV, HW_ASV_ChannelTypeDef channel, uint16_t min_Position, uint16_t max_Position)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	4608      	mov	r0, r1
 800171e:	4611      	mov	r1, r2
 8001720:	461a      	mov	r2, r3
 8001722:	4603      	mov	r3, r0
 8001724:	72fb      	strb	r3, [r7, #11]
 8001726:	460b      	mov	r3, r1
 8001728:	813b      	strh	r3, [r7, #8]
 800172a:	4613      	mov	r3, r2
 800172c:	80fb      	strh	r3, [r7, #6]
	ASV->channel = channel;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	7afa      	ldrb	r2, [r7, #11]
 8001732:	701a      	strb	r2, [r3, #0]
	ASV->max_Position = max_Position;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	88fa      	ldrh	r2, [r7, #6]
 8001738:	80da      	strh	r2, [r3, #6]
	ASV->min_Position = min_Position;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	893a      	ldrh	r2, [r7, #8]
 800173e:	809a      	strh	r2, [r3, #4]
}
 8001740:	bf00      	nop
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <ASV_DeployLeftArm>:

void ASV_DeployLeftArm(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	GPIO_WriteBit((GPIO_TypeDef*) END6_GPIO_PORT, END6_PIN, Bit_RESET);
 8001750:	2200      	movs	r2, #0
 8001752:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001756:	4802      	ldr	r0, [pc, #8]	; (8001760 <ASV_DeployLeftArm+0x14>)
 8001758:	f003 fb98 	bl	8004e8c <GPIO_WriteBit>
}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40020800 	.word	0x40020800

08001764 <ASV_DeployRightArm>:

void ASV_DeployRightArm(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	GPIO_WriteBit((GPIO_TypeDef*) END7_GPIO_PORT, END7_PIN, Bit_RESET);
 8001768:	2200      	movs	r2, #0
 800176a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800176e:	4802      	ldr	r0, [pc, #8]	; (8001778 <ASV_DeployRightArm+0x14>)
 8001770:	f003 fb8c 	bl	8004e8c <GPIO_WriteBit>
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40020800 	.word	0x40020800

0800177c <ASV_IdleLeftArm>:

void ASV_IdleLeftArm(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	GPIO_WriteBit((GPIO_TypeDef*) END6_GPIO_PORT, END6_PIN, Bit_SET);
 8001780:	2201      	movs	r2, #1
 8001782:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001786:	4802      	ldr	r0, [pc, #8]	; (8001790 <ASV_IdleLeftArm+0x14>)
 8001788:	f003 fb80 	bl	8004e8c <GPIO_WriteBit>
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40020800 	.word	0x40020800

08001794 <ASV_IdleRightArm>:

void ASV_IdleRightArm(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	GPIO_WriteBit((GPIO_TypeDef*) END7_GPIO_PORT, END7_PIN, Bit_SET);
 8001798:	2201      	movs	r2, #1
 800179a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800179e:	4802      	ldr	r0, [pc, #8]	; (80017a8 <ASV_IdleRightArm+0x14>)
 80017a0:	f003 fb74 	bl	8004e8c <GPIO_WriteBit>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40020800 	.word	0x40020800

080017ac <ASV_MoveIndex>:

void ASV_MoveIndex(uint16_t position)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	80fb      	strh	r3, [r7, #6]
	centralIndex.current_Position = position;
 80017b6:	4a07      	ldr	r2, [pc, #28]	; (80017d4 <ASV_MoveIndex+0x28>)
 80017b8:	88fb      	ldrh	r3, [r7, #6]
 80017ba:	8053      	strh	r3, [r2, #2]
	xQueueSend( xASVMsgQueue, &centralIndex, (TickType_t)0 );
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <ASV_MoveIndex+0x2c>)
 80017be:	6818      	ldr	r0, [r3, #0]
 80017c0:	2300      	movs	r3, #0
 80017c2:	2200      	movs	r2, #0
 80017c4:	4903      	ldr	r1, [pc, #12]	; (80017d4 <ASV_MoveIndex+0x28>)
 80017c6:	f005 fbdf 	bl	8006f88 <xQueueGenericSend>
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20010578 	.word	0x20010578
 80017d8:	20010564 	.word	0x20010564

080017dc <ASV_DeployParasol>:

void ASV_DeployParasol(uint16_t position)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
	parasol.current_Position = position;
 80017e6:	4a07      	ldr	r2, [pc, #28]	; (8001804 <ASV_DeployParasol+0x28>)
 80017e8:	88fb      	ldrh	r3, [r7, #6]
 80017ea:	8053      	strh	r3, [r2, #2]
	xQueueSend( xASVMsgQueue, &parasol, (TickType_t)0 );
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <ASV_DeployParasol+0x2c>)
 80017ee:	6818      	ldr	r0, [r3, #0]
 80017f0:	2300      	movs	r3, #0
 80017f2:	2200      	movs	r2, #0
 80017f4:	4903      	ldr	r1, [pc, #12]	; (8001804 <ASV_DeployParasol+0x28>)
 80017f6:	f005 fbc7 	bl	8006f88 <xQueueGenericSend>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20010580 	.word	0x20010580
 8001808:	20010564 	.word	0x20010564

0800180c <OS_CreateAvoidanceTask>:
//bool av_compute_opponent_position(void);
//void do_avoidance(void);


void OS_CreateAvoidanceTask(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af04      	add	r7, sp, #16

    xTaskCreate(OS_AvoidanceTask, "Avoidance", 250, NULL, OS_TASK_PRIORITY_AVOIDANCE, NULL );
 8001812:	2300      	movs	r3, #0
 8001814:	9303      	str	r3, [sp, #12]
 8001816:	2300      	movs	r3, #0
 8001818:	9302      	str	r3, [sp, #8]
 800181a:	2300      	movs	r3, #0
 800181c:	9301      	str	r3, [sp, #4]
 800181e:	2304      	movs	r3, #4
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	2300      	movs	r3, #0
 8001824:	22fa      	movs	r2, #250	; 0xfa
 8001826:	4903      	ldr	r1, [pc, #12]	; (8001834 <OS_CreateAvoidanceTask+0x28>)
 8001828:	4803      	ldr	r0, [pc, #12]	; (8001838 <OS_CreateAvoidanceTask+0x2c>)
 800182a:	f005 ffe9 	bl	8007800 <xTaskGenericCreate>
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	0800d1ac 	.word	0x0800d1ac
 8001838:	0800183d 	.word	0x0800183d

0800183c <OS_AvoidanceTask>:

static void OS_AvoidanceTask( void *pvParameters )
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
    TickType_t xNextWakeTime;

    av_init();
 8001844:	f000 f85e 	bl	8001904 <av_init>

    /* Initialise xNextWakeTime - this only needs to be done once. */
    xNextWakeTime = xTaskGetTickCount();
 8001848:	f006 fad8 	bl	8007dfc <xTaskGetTickCount>
 800184c:	4603      	mov	r3, r0
 800184e:	60fb      	str	r3, [r7, #12]
    /* Remove compiler warning about unused parameter. */
    ( void ) pvParameters;

    for( ;; )
    {
    	av.det_front_left = IND4_VALUE;
 8001850:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001854:	4829      	ldr	r0, [pc, #164]	; (80018fc <OS_AvoidanceTask+0xc0>)
 8001856:	f003 faff 	bl	8004e58 <GPIO_ReadInputDataBit>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	bf0c      	ite	eq
 8001860:	2301      	moveq	r3, #1
 8001862:	2300      	movne	r3, #0
 8001864:	b2da      	uxtb	r2, r3
 8001866:	4b26      	ldr	r3, [pc, #152]	; (8001900 <OS_AvoidanceTask+0xc4>)
 8001868:	71da      	strb	r2, [r3, #7]
    	av.det_front_center = IND7_VALUE;
 800186a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800186e:	4823      	ldr	r0, [pc, #140]	; (80018fc <OS_AvoidanceTask+0xc0>)
 8001870:	f003 faf2 	bl	8004e58 <GPIO_ReadInputDataBit>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	bf0c      	ite	eq
 800187a:	2301      	moveq	r3, #1
 800187c:	2300      	movne	r3, #0
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b1f      	ldr	r3, [pc, #124]	; (8001900 <OS_AvoidanceTask+0xc4>)
 8001882:	721a      	strb	r2, [r3, #8]
    	av.det_front_right = IND6_VALUE;
 8001884:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001888:	481c      	ldr	r0, [pc, #112]	; (80018fc <OS_AvoidanceTask+0xc0>)
 800188a:	f003 fae5 	bl	8004e58 <GPIO_ReadInputDataBit>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	bf0c      	ite	eq
 8001894:	2301      	moveq	r3, #1
 8001896:	2300      	movne	r3, #0
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4b19      	ldr	r3, [pc, #100]	; (8001900 <OS_AvoidanceTask+0xc4>)
 800189c:	725a      	strb	r2, [r3, #9]
    	av.det_back_left = IND1_VALUE;
 800189e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018a2:	4816      	ldr	r0, [pc, #88]	; (80018fc <OS_AvoidanceTask+0xc0>)
 80018a4:	f003 fad8 	bl	8004e58 <GPIO_ReadInputDataBit>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf0c      	ite	eq
 80018ae:	2301      	moveq	r3, #1
 80018b0:	2300      	movne	r3, #0
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	4b12      	ldr	r3, [pc, #72]	; (8001900 <OS_AvoidanceTask+0xc4>)
 80018b6:	729a      	strb	r2, [r3, #10]
    	av.det_back_center = IND2_VALUE;
 80018b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018bc:	480f      	ldr	r0, [pc, #60]	; (80018fc <OS_AvoidanceTask+0xc0>)
 80018be:	f003 facb 	bl	8004e58 <GPIO_ReadInputDataBit>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	bf0c      	ite	eq
 80018c8:	2301      	moveq	r3, #1
 80018ca:	2300      	movne	r3, #0
 80018cc:	b2da      	uxtb	r2, r3
 80018ce:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <OS_AvoidanceTask+0xc4>)
 80018d0:	72da      	strb	r2, [r3, #11]
    	av.det_back_right = IND3_VALUE;
 80018d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018d6:	4809      	ldr	r0, [pc, #36]	; (80018fc <OS_AvoidanceTask+0xc0>)
 80018d8:	f003 fabe 	bl	8004e58 <GPIO_ReadInputDataBit>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	bf0c      	ite	eq
 80018e2:	2301      	moveq	r3, #1
 80018e4:	2300      	movne	r3, #0
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b05      	ldr	r3, [pc, #20]	; (8001900 <OS_AvoidanceTask+0xc4>)
 80018ea:	731a      	strb	r2, [r3, #12]
    	}*/


//    	do_avoidance();

    	vTaskDelayUntil( &xNextWakeTime, IND_SCAN_PERIOD_TICK);
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	2164      	movs	r1, #100	; 0x64
 80018f2:	4618      	mov	r0, r3
 80018f4:	f006 f8c6 	bl	8007a84 <vTaskDelayUntil>
    }
 80018f8:	e7aa      	b.n	8001850 <OS_AvoidanceTask+0x14>
 80018fa:	bf00      	nop
 80018fc:	40020c00 	.word	0x40020c00
 8001900:	20014834 	.word	0x20014834

08001904 <av_init>:
}

static void av_init(void) {
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
    av.state = AV_STATE_CLEAR;
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <av_init+0x4c>)
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]
    av.action_done = 0;
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <av_init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	749a      	strb	r2, [r3, #18]
    av.timer_ms = 0;
 8001914:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <av_init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	81da      	strh	r2, [r3, #14]
    av.timer_opp_validity_ms = 0;
 800191a:	4b0d      	ldr	r3, [pc, #52]	; (8001950 <av_init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	821a      	strh	r2, [r3, #16]

    av.mask_front_left = true;
 8001920:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <av_init+0x4c>)
 8001922:	2201      	movs	r2, #1
 8001924:	705a      	strb	r2, [r3, #1]
    av.mask_front_center = true;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <av_init+0x4c>)
 8001928:	2201      	movs	r2, #1
 800192a:	709a      	strb	r2, [r3, #2]
    av.mask_front_right = true;
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <av_init+0x4c>)
 800192e:	2201      	movs	r2, #1
 8001930:	70da      	strb	r2, [r3, #3]
    av.mask_back_left = true;
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <av_init+0x4c>)
 8001934:	2201      	movs	r2, #1
 8001936:	711a      	strb	r2, [r3, #4]
    av.mask_back_center = true;
 8001938:	4b05      	ldr	r3, [pc, #20]	; (8001950 <av_init+0x4c>)
 800193a:	2201      	movs	r2, #1
 800193c:	715a      	strb	r2, [r3, #5]
    av.mask_back_right = true;
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <av_init+0x4c>)
 8001940:	2201      	movs	r2, #1
 8001942:	719a      	strb	r2, [r3, #6]
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20014834 	.word	0x20014834

08001954 <av_detection_is_valid>:

// From the sensor values, the robot current position/orientation,
// and the table dimension and shape decide if an opponent detection
// should occur. Each sensor value is masked depending on these condition.
// Finally if a detection is valid (and we should stop!) returns true.
bool av_detection_is_valid(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
  int16_t y;
  int16_t a;

  // Sample values at once and use local variables only from here.
  // This ensure atomicity (almost ~).
  x = OS_MotionGetX();		// TODO : handle mutex here
 800195a:	f000 fdbf 	bl	80024dc <OS_MotionGetX>
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
  y = OS_MotionGetY();
 8001962:	f000 fdc5 	bl	80024f0 <OS_MotionGetY>
 8001966:	4603      	mov	r3, r0
 8001968:	80bb      	strh	r3, [r7, #4]
  a = OS_MotionGetA();
 800196a:	f000 fdcb 	bl	8002504 <OS_MotionGetA>
 800196e:	4603      	mov	r3, r0
 8001970:	807b      	strh	r3, [r7, #2]

  // X axis on the left side: a detection can occur if we try to go on the up, right or down sides.

  // Table walls

  if(x < TABLE_X_MIN + ROBOT_RADIUS + AV_TABLE_MARGIN)
 8001972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001976:	f240 2211 	movw	r2, #529	; 0x211
 800197a:	4293      	cmp	r3, r2
 800197c:	dc05      	bgt.n	800198a <av_detection_is_valid+0x36>
    av_mask_sensor_from_wall(a, AV_ANGLE_WEST_WALL);
 800197e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001982:	2100      	movs	r1, #0
 8001984:	4618      	mov	r0, r3
 8001986:	f000 f8d3 	bl	8001b30 <av_mask_sensor_from_wall>
  if(x > TABLE_X_MAX - ROBOT_RADIUS - AV_TABLE_MARGIN)
 800198a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800198e:	f640 12a6 	movw	r2, #2470	; 0x9a6
 8001992:	4293      	cmp	r3, r2
 8001994:	dd06      	ble.n	80019a4 <av_detection_is_valid+0x50>
    av_mask_sensor_from_wall(a, AV_ANGLE_EAST_WALL);
 8001996:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800199a:	f06f 01b3 	mvn.w	r1, #179	; 0xb3
 800199e:	4618      	mov	r0, r3
 80019a0:	f000 f8c6 	bl	8001b30 <av_mask_sensor_from_wall>
  if(y < TABLE_Y_MIN + ROBOT_RADIUS + AV_TABLE_MARGIN)
 80019a4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019a8:	f240 2211 	movw	r2, #529	; 0x211
 80019ac:	4293      	cmp	r3, r2
 80019ae:	dc06      	bgt.n	80019be <av_detection_is_valid+0x6a>
    av_mask_sensor_from_wall(a, AV_ANGLE_NORTH_WALL);
 80019b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019b4:	f06f 0159 	mvn.w	r1, #89	; 0x59
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 f8b9 	bl	8001b30 <av_mask_sensor_from_wall>
  if(y > TABLE_Y_MAX - ROBOT_RADIUS - AV_TABLE_MARGIN)
 80019be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019c2:	f240 52be 	movw	r2, #1470	; 0x5be
 80019c6:	4293      	cmp	r3, r2
 80019c8:	dd05      	ble.n	80019d6 <av_detection_is_valid+0x82>
    av_mask_sensor_from_wall(a, AV_ANGLE_SOUTH_WALL);
 80019ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80019ce:	215a      	movs	r1, #90	; 0x5a
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 f8ad 	bl	8001b30 <av_mask_sensor_from_wall>

  // Construction area walls

  // West side of the construction area
  if(    (x <=  CONSTRUCTION_AREA_MIDDLE_X)
 80019d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019da:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80019de:	4293      	cmp	r3, r2
 80019e0:	dc17      	bgt.n	8001a12 <av_detection_is_valid+0xbe>
      && (x >= CONSTRUCTION_AREA_MIDDLE_X - ROBOT_RADIUS - AV_CONSTRUCTION_AREA_MARGIN)
 80019e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e6:	f240 422d 	movw	r2, #1069	; 0x42d
 80019ea:	4293      	cmp	r3, r2
 80019ec:	dd11      	ble.n	8001a12 <av_detection_is_valid+0xbe>
      && (y >= CONSTRUCTION_AREA_Y_MIN - ROBOT_RADIUS - AV_CONSTRUCTION_AREA_MARGIN)
 80019ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019f2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80019f6:	db0c      	blt.n	8001a12 <av_detection_is_valid+0xbe>
      && (y <=  CONSTRUCTION_AREA_Y_MAX + ROBOT_RADIUS + AV_CONSTRUCTION_AREA_MARGIN))
 80019f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019fc:	f240 62f4 	movw	r2, #1780	; 0x6f4
 8001a00:	4293      	cmp	r3, r2
 8001a02:	dc06      	bgt.n	8001a12 <av_detection_is_valid+0xbe>
      av_mask_sensor_from_wall(a, AV_ANGLE_EAST_WALL);
 8001a04:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a08:	f06f 01b3 	mvn.w	r1, #179	; 0xb3
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f000 f88f 	bl	8001b30 <av_mask_sensor_from_wall>

  // East side of the construction area
  if(    (x >=  CONSTRUCTION_AREA_MIDDLE_X)
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	f240 52db 	movw	r2, #1499	; 0x5db
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	dd16      	ble.n	8001a4c <av_detection_is_valid+0xf8>
      && (x <= CONSTRUCTION_AREA_MIDDLE_X + ROBOT_RADIUS + AV_CONSTRUCTION_AREA_MARGIN)
 8001a1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a22:	f240 728a 	movw	r2, #1930	; 0x78a
 8001a26:	4293      	cmp	r3, r2
 8001a28:	dc10      	bgt.n	8001a4c <av_detection_is_valid+0xf8>
      && (y >= CONSTRUCTION_AREA_Y_MIN - ROBOT_RADIUS - AV_CONSTRUCTION_AREA_MARGIN)
 8001a2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a2e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001a32:	db0b      	blt.n	8001a4c <av_detection_is_valid+0xf8>
      && (y <=  CONSTRUCTION_AREA_Y_MAX + ROBOT_RADIUS + AV_CONSTRUCTION_AREA_MARGIN))
 8001a34:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a38:	f240 62f4 	movw	r2, #1780	; 0x6f4
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	dc05      	bgt.n	8001a4c <av_detection_is_valid+0xf8>
      av_mask_sensor_from_wall(a, AV_ANGLE_WEST_WALL);
 8001a40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a44:	2100      	movs	r1, #0
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 f872 	bl	8001b30 <av_mask_sensor_from_wall>
// We also take into account static elements as:
  // - Starting zone (the opponent cannot be present in here)
  // - Opponent zone (we will never go there)

  // Mask if required
  av.det_front_left &= av.mask_front_left;
 8001a4c:	4b37      	ldr	r3, [pc, #220]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a4e:	79db      	ldrb	r3, [r3, #7]
 8001a50:	461a      	mov	r2, r3
 8001a52:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a54:	785b      	ldrb	r3, [r3, #1]
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	bf14      	ite	ne
 8001a5c:	2301      	movne	r3, #1
 8001a5e:	2300      	moveq	r3, #0
 8001a60:	b2da      	uxtb	r2, r3
 8001a62:	4b32      	ldr	r3, [pc, #200]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a64:	71da      	strb	r2, [r3, #7]
  av.det_front_center &= av.mask_front_center;
 8001a66:	4b31      	ldr	r3, [pc, #196]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a68:	7a1b      	ldrb	r3, [r3, #8]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b2f      	ldr	r3, [pc, #188]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a6e:	789b      	ldrb	r3, [r3, #2]
 8001a70:	4013      	ands	r3, r2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	bf14      	ite	ne
 8001a76:	2301      	movne	r3, #1
 8001a78:	2300      	moveq	r3, #0
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	4b2b      	ldr	r3, [pc, #172]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a7e:	721a      	strb	r2, [r3, #8]
  av.det_front_right &= av.mask_front_right;
 8001a80:	4b2a      	ldr	r3, [pc, #168]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a82:	7a5b      	ldrb	r3, [r3, #9]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a88:	78db      	ldrb	r3, [r3, #3]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf14      	ite	ne
 8001a90:	2301      	movne	r3, #1
 8001a92:	2300      	moveq	r3, #0
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b25      	ldr	r3, [pc, #148]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a98:	725a      	strb	r2, [r3, #9]
  av.det_back_left &= av.mask_back_left;
 8001a9a:	4b24      	ldr	r3, [pc, #144]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001a9c:	7a9b      	ldrb	r3, [r3, #10]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4b22      	ldr	r3, [pc, #136]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001aa2:	791b      	ldrb	r3, [r3, #4]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	bf14      	ite	ne
 8001aaa:	2301      	movne	r3, #1
 8001aac:	2300      	moveq	r3, #0
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	4b1e      	ldr	r3, [pc, #120]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001ab2:	729a      	strb	r2, [r3, #10]
  av.det_back_center &= av.mask_back_center;
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001ab6:	7adb      	ldrb	r3, [r3, #11]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001abc:	795b      	ldrb	r3, [r3, #5]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	bf14      	ite	ne
 8001ac4:	2301      	movne	r3, #1
 8001ac6:	2300      	moveq	r3, #0
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001acc:	72da      	strb	r2, [r3, #11]
  av.det_back_right &= av.mask_back_right;
 8001ace:	4b17      	ldr	r3, [pc, #92]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001ad0:	7b1b      	ldrb	r3, [r3, #12]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001ad6:	799b      	ldrb	r3, [r3, #6]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	bf14      	ite	ne
 8001ade:	2301      	movne	r3, #1
 8001ae0:	2300      	moveq	r3, #0
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001ae6:	731a      	strb	r2, [r3, #12]

  return av.det_front_left || av.det_front_center || av.det_front_right ||
 8001ae8:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001aea:	79db      	ldrb	r3, [r3, #7]
         av.det_back_left  || av.det_back_center || av.det_back_right;
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d113      	bne.n	8001b18 <av_detection_is_valid+0x1c4>
  av.det_front_right &= av.mask_front_right;
  av.det_back_left &= av.mask_back_left;
  av.det_back_center &= av.mask_back_center;
  av.det_back_right &= av.mask_back_right;

  return av.det_front_left || av.det_front_center || av.det_front_right ||
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001af2:	7a1b      	ldrb	r3, [r3, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d10f      	bne.n	8001b18 <av_detection_is_valid+0x1c4>
 8001af8:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001afa:	7a5b      	ldrb	r3, [r3, #9]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d10b      	bne.n	8001b18 <av_detection_is_valid+0x1c4>
         av.det_back_left  || av.det_back_center || av.det_back_right;
 8001b00:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001b02:	7a9b      	ldrb	r3, [r3, #10]
  av.det_front_right &= av.mask_front_right;
  av.det_back_left &= av.mask_back_left;
  av.det_back_center &= av.mask_back_center;
  av.det_back_right &= av.mask_back_right;

  return av.det_front_left || av.det_front_center || av.det_front_right ||
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d107      	bne.n	8001b18 <av_detection_is_valid+0x1c4>
         av.det_back_left  || av.det_back_center || av.det_back_right;
 8001b08:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001b0a:	7adb      	ldrb	r3, [r3, #11]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d103      	bne.n	8001b18 <av_detection_is_valid+0x1c4>
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <av_detection_is_valid+0x1d8>)
 8001b12:	7b1b      	ldrb	r3, [r3, #12]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <av_detection_is_valid+0x1c8>
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e000      	b.n	8001b1e <av_detection_is_valid+0x1ca>
 8001b1c:	2300      	movs	r3, #0
  av.det_front_right &= av.mask_front_right;
  av.det_back_left &= av.mask_back_left;
  av.det_back_center &= av.mask_back_center;
  av.det_back_right &= av.mask_back_right;

  return av.det_front_left || av.det_front_center || av.det_front_right ||
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	b2db      	uxtb	r3, r3
         av.det_back_left  || av.det_back_center || av.det_back_right;
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20014834 	.word	0x20014834

08001b30 <av_mask_sensor_from_wall>:
//  +90 for a South wall (horizontal wall, the robot is above)
//  -90 for a North wall (horizontal wall, the robot is bellow)

// and a robot with an orientation = 0 (looking to the est).
// For
static void av_mask_sensor_from_wall(int16_t a, int16_t wall_a) {
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	460a      	mov	r2, r1
 8001b3a:	80fb      	strh	r3, [r7, #6]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	80bb      	strh	r3, [r7, #4]

  // Offset the robot position with the wall orientation
  a += wall_a;
 8001b40:	88fa      	ldrh	r2, [r7, #6]
 8001b42:	88bb      	ldrh	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	80fb      	strh	r3, [r7, #6]

  // Ensure that a is in a correct [-180;+180[ range
  if(a < -180)
 8001b4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b4e:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8001b52:	da05      	bge.n	8001b60 <av_mask_sensor_from_wall+0x30>
    a += 360;
 8001b54:	88fb      	ldrh	r3, [r7, #6]
 8001b56:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	80fb      	strh	r3, [r7, #6]
 8001b5e:	e008      	b.n	8001b72 <av_mask_sensor_from_wall+0x42>
  else if(a >= 180)
 8001b60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b64:	2bb3      	cmp	r3, #179	; 0xb3
 8001b66:	dd04      	ble.n	8001b72 <av_mask_sensor_from_wall+0x42>
    a -= 360;
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	80fb      	strh	r3, [r7, #6]

  // South: use L + C +BL
  if((a >= 90 - AV_ANGULAR_CONE) && (a < 90 + AV_ANGULAR_CONE)) {
 8001b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b76:	2b40      	cmp	r3, #64	; 0x40
 8001b78:	dd0a      	ble.n	8001b90 <av_mask_sensor_from_wall+0x60>
 8001b7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b7e:	2b72      	cmp	r3, #114	; 0x72
 8001b80:	dc06      	bgt.n	8001b90 <av_mask_sensor_from_wall+0x60>
    av.det_front_right = false;
 8001b82:	4b46      	ldr	r3, [pc, #280]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	725a      	strb	r2, [r3, #9]
    av.det_back_right = false;
 8001b88:	4b44      	ldr	r3, [pc, #272]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	731a      	strb	r2, [r3, #12]
 8001b8e:	e07f      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

  // South-West: use BL + BR
  } else if((a >= 90 + AV_ANGULAR_CONE) && (a < 180 - AV_ANGULAR_CONE)) {
 8001b90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b94:	2b72      	cmp	r3, #114	; 0x72
 8001b96:	dd0d      	ble.n	8001bb4 <av_mask_sensor_from_wall+0x84>
 8001b98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b9c:	2b9a      	cmp	r3, #154	; 0x9a
 8001b9e:	dc09      	bgt.n	8001bb4 <av_mask_sensor_from_wall+0x84>
    av.det_front_left = false;
 8001ba0:	4b3e      	ldr	r3, [pc, #248]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	71da      	strb	r2, [r3, #7]
    av.det_front_center = false;
 8001ba6:	4b3d      	ldr	r3, [pc, #244]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	721a      	strb	r2, [r3, #8]
    av.det_front_right = false;
 8001bac:	4b3b      	ldr	r3, [pc, #236]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	725a      	strb	r2, [r3, #9]
 8001bb2:	e06d      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

  // West: use BL + BR + BC
  } else if((a >= 180 - AV_ANGULAR_CONE) || (a < -180 + AV_ANGULAR_CONE)) {
 8001bb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb8:	2b9a      	cmp	r3, #154	; 0x9a
 8001bba:	dc04      	bgt.n	8001bc6 <av_mask_sensor_from_wall+0x96>
 8001bbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bc0:	f113 0f9b 	cmn.w	r3, #155	; 0x9b
 8001bc4:	da09      	bge.n	8001bda <av_mask_sensor_from_wall+0xaa>
    av.det_front_left = false;
 8001bc6:	4b35      	ldr	r3, [pc, #212]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	71da      	strb	r2, [r3, #7]
    av.det_front_center = false;
 8001bcc:	4b33      	ldr	r3, [pc, #204]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	721a      	strb	r2, [r3, #8]
    av.det_front_right = false;
 8001bd2:	4b32      	ldr	r3, [pc, #200]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	725a      	strb	r2, [r3, #9]
 8001bd8:	e05a      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

   // North-West : use BL + BR
  } else if((a >= -180 + AV_ANGULAR_CONE) && (a < -90 - AV_ANGULAR_CONE)) {
 8001bda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bde:	f113 0f9b 	cmn.w	r3, #155	; 0x9b
 8001be2:	db0e      	blt.n	8001c02 <av_mask_sensor_from_wall+0xd2>
 8001be4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001be8:	f113 0f73 	cmn.w	r3, #115	; 0x73
 8001bec:	da09      	bge.n	8001c02 <av_mask_sensor_from_wall+0xd2>
    av.det_front_left = false;
 8001bee:	4b2b      	ldr	r3, [pc, #172]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	71da      	strb	r2, [r3, #7]
    av.det_front_center = false;
 8001bf4:	4b29      	ldr	r3, [pc, #164]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	721a      	strb	r2, [r3, #8]
    av.det_front_right = false;
 8001bfa:	4b28      	ldr	r3, [pc, #160]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	725a      	strb	r2, [r3, #9]
 8001c00:	e046      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

  // North : use R + C + BR
  } else if((a >= -90 - AV_ANGULAR_CONE) && (a < -90 + AV_ANGULAR_CONE)) {
 8001c02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c06:	f113 0f73 	cmn.w	r3, #115	; 0x73
 8001c0a:	db0b      	blt.n	8001c24 <av_mask_sensor_from_wall+0xf4>
 8001c0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c10:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8001c14:	da06      	bge.n	8001c24 <av_mask_sensor_from_wall+0xf4>
    av.det_front_left = false;
 8001c16:	4b21      	ldr	r3, [pc, #132]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	71da      	strb	r2, [r3, #7]
    av.det_back_left = false;
 8001c1c:	4b1f      	ldr	r3, [pc, #124]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	729a      	strb	r2, [r3, #10]
 8001c22:	e035      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

  // North-East : use R + C
  } else if((a >= -90 + AV_ANGULAR_CONE) && (a < - AV_ANGULAR_CONE)) {
 8001c24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c28:	f113 0f41 	cmn.w	r3, #65	; 0x41
 8001c2c:	db11      	blt.n	8001c52 <av_mask_sensor_from_wall+0x122>
 8001c2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c32:	f113 0f19 	cmn.w	r3, #25
 8001c36:	da0c      	bge.n	8001c52 <av_mask_sensor_from_wall+0x122>
      av.det_front_left = false;
 8001c38:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	71da      	strb	r2, [r3, #7]
      av.det_back_left = false;
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	729a      	strb	r2, [r3, #10]
      av.det_back_center = false;
 8001c44:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	72da      	strb	r2, [r3, #11]
      av.det_back_right = false;
 8001c4a:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	731a      	strb	r2, [r3, #12]
 8001c50:	e01e      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

  // East : use L + C + R
  } else if((a >= - AV_ANGULAR_CONE) && (a < AV_ANGULAR_CONE)) {
 8001c52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c56:	f113 0f19 	cmn.w	r3, #25
 8001c5a:	db0d      	blt.n	8001c78 <av_mask_sensor_from_wall+0x148>
 8001c5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c60:	2b18      	cmp	r3, #24
 8001c62:	dc09      	bgt.n	8001c78 <av_mask_sensor_from_wall+0x148>
    av.det_back_left = false;
 8001c64:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	729a      	strb	r2, [r3, #10]
    av.det_back_center = false;
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	72da      	strb	r2, [r3, #11]
    av.det_back_right = false;
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	731a      	strb	r2, [r3, #12]
 8001c76:	e00b      	b.n	8001c90 <av_mask_sensor_from_wall+0x160>

  // South-Est: use C + L
  } else {
    av.det_front_right = false;
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	725a      	strb	r2, [r3, #9]
    av.det_back_left = false;
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	729a      	strb	r2, [r3, #10]
    av.det_back_center = false;
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	72da      	strb	r2, [r3, #11]
    av.det_back_right = false;
 8001c8a:	4b04      	ldr	r3, [pc, #16]	; (8001c9c <av_mask_sensor_from_wall+0x16c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	731a      	strb	r2, [r3, #12]
  }

}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	20014834 	.word	0x20014834

08001ca0 <OS_CreateDebugTask>:

/* Local, Private variables */
static xQueueHandle xDebugMsgQueue;

void OS_CreateDebugTask(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af04      	add	r7, sp, #16
    xTaskCreate(OS_DebugTask, "DEBUG", 250, NULL, OS_TASK_PRIORITY_DEBUG, NULL );
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	9303      	str	r3, [sp, #12]
 8001caa:	2300      	movs	r3, #0
 8001cac:	9302      	str	r3, [sp, #8]
 8001cae:	2300      	movs	r3, #0
 8001cb0:	9301      	str	r3, [sp, #4]
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	22fa      	movs	r2, #250	; 0xfa
 8001cba:	490b      	ldr	r1, [pc, #44]	; (8001ce8 <OS_CreateDebugTask+0x48>)
 8001cbc:	480b      	ldr	r0, [pc, #44]	; (8001cec <OS_CreateDebugTask+0x4c>)
 8001cbe:	f005 fd9f 	bl	8007800 <xTaskGenericCreate>
    xDebugMsgQueue = xQueueCreate( MAX_MSG_IN_QUEUE, (unsigned portBASE_TYPE) (MAX_MSG_LENGTH *sizeof(char)));
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2132      	movs	r1, #50	; 0x32
 8001cc6:	200a      	movs	r0, #10
 8001cc8:	f005 f8c4 	bl	8006e54 <xQueueGenericCreate>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <OS_CreateDebugTask+0x50>)
 8001cd0:	601a      	str	r2, [r3, #0]
    if(xDebugMsgQueue==NULL)
 8001cd2:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <OS_CreateDebugTask+0x50>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d103      	bne.n	8001ce2 <OS_CreateDebugTask+0x42>
    {
    	printf("insufficient heap RAM available for DebugMsgQueue\r\n");
 8001cda:	4806      	ldr	r0, [pc, #24]	; (8001cf4 <OS_CreateDebugTask+0x54>)
 8001cdc:	f008 fc36 	bl	800a54c <puts>
    	while(1);
 8001ce0:	e7fe      	b.n	8001ce0 <OS_CreateDebugTask+0x40>
    }
}
 8001ce2:	bf00      	nop
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	0800d1b8 	.word	0x0800d1b8
 8001cec:	08001cf9 	.word	0x08001cf9
 8001cf0:	20010588 	.word	0x20010588
 8001cf4:	0800d1c0 	.word	0x0800d1c0

08001cf8 <OS_DebugTask>:

static void OS_DebugTask(void *pvParameters)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b090      	sub	sp, #64	; 0x40
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    ( void ) pvParameters;

    for( ;; )
    {
       	/* Block on the queue to wait for data to arrive */
    	xQueueReceive(xDebugMsgQueue, pcString, portMAX_DELAY);
 8001d00:	4b07      	ldr	r3, [pc, #28]	; (8001d20 <OS_DebugTask+0x28>)
 8001d02:	6818      	ldr	r0, [r3, #0]
 8001d04:	f107 010c 	add.w	r1, r7, #12
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d0e:	f005 fac5 	bl	800729c <xQueueGenericReceive>

    	/* Print out the string received */
    	HW_DBG_Puts(pcString);
 8001d12:	f107 030c 	add.w	r3, r7, #12
 8001d16:	4618      	mov	r0, r3
 8001d18:	f007 fb5a 	bl	80093d0 <HW_DBG_Puts>
    }
 8001d1c:	e7f0      	b.n	8001d00 <OS_DebugTask+0x8>
 8001d1e:	bf00      	nop
 8001d20:	20010588 	.word	0x20010588

08001d24 <OS_CreateLedTask>:
/* Local, Private functions */
static void OS_LedTask(void *pvParameters);


void OS_CreateLedTask(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af04      	add	r7, sp, #16
	xLedColorMutex = xSemaphoreCreateMutex();
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	f005 f8e6 	bl	8006efc <xQueueCreateMutex>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <OS_CreateLedTask+0x40>)
 8001d34:	601a      	str	r2, [r3, #0]
	xLedModeMutex = xSemaphoreCreateMutex();
 8001d36:	2001      	movs	r0, #1
 8001d38:	f005 f8e0 	bl	8006efc <xQueueCreateMutex>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <OS_CreateLedTask+0x44>)
 8001d40:	601a      	str	r2, [r3, #0]
    xTaskCreate(OS_LedTask, "LED", configMINIMAL_STACK_SIZE, NULL, OS_TASK_PRIORITY_LED, NULL );
 8001d42:	2300      	movs	r3, #0
 8001d44:	9303      	str	r3, [sp, #12]
 8001d46:	2300      	movs	r3, #0
 8001d48:	9302      	str	r3, [sp, #8]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	2302      	movs	r3, #2
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2300      	movs	r3, #0
 8001d54:	2282      	movs	r2, #130	; 0x82
 8001d56:	4905      	ldr	r1, [pc, #20]	; (8001d6c <OS_CreateLedTask+0x48>)
 8001d58:	4805      	ldr	r0, [pc, #20]	; (8001d70 <OS_CreateLedTask+0x4c>)
 8001d5a:	f005 fd51 	bl	8007800 <xTaskGenericCreate>
}
 8001d5e:	bf00      	nop
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	2001058c 	.word	0x2001058c
 8001d68:	20010590 	.word	0x20010590
 8001d6c:	0800d208 	.word	0x0800d208
 8001d70:	08001d75 	.word	0x08001d75

08001d74 <OS_LedTask>:

static void OS_LedTask( void *pvParameters )
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
    TickType_t xNextWakeTime;

    uint32_t blinkCounter = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]
    uint32_t blinkPeriod = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	613b      	str	r3, [r7, #16]

    /* Initialise xNextWakeTime - this only needs to be done once. */
    xNextWakeTime = xTaskGetTickCount();
 8001d84:	f006 f83a 	bl	8007dfc <xTaskGetTickCount>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	60fb      	str	r3, [r7, #12]
    /* Remove compiler warning about unused parameter. */
    ( void ) pvParameters;

    for( ;; )
    {
        switch(LedMode)
 8001d8c:	4b1c      	ldr	r3, [pc, #112]	; (8001e00 <OS_LedTask+0x8c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d002      	beq.n	8001d9a <OS_LedTask+0x26>
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d003      	beq.n	8001da0 <OS_LedTask+0x2c>
                blinkPeriod = LED_BLINK_FAST;
                break;

            default:
            case HW_LED_STATIC:
                        break;
 8001d98:	e005      	b.n	8001da6 <OS_LedTask+0x32>
    for( ;; )
    {
        switch(LedMode)
        {
            case HW_LED_BLINK_SLOW:
                blinkPeriod = LED_BLINK_SLOW;
 8001d9a:	2364      	movs	r3, #100	; 0x64
 8001d9c:	613b      	str	r3, [r7, #16]
                break;
 8001d9e:	e002      	b.n	8001da6 <OS_LedTask+0x32>

            case HW_LED_BLINK_FAST:
                blinkPeriod = LED_BLINK_FAST;
 8001da0:	230a      	movs	r3, #10
 8001da2:	613b      	str	r3, [r7, #16]
                break;
 8001da4:	bf00      	nop
            case HW_LED_STATIC:
                        break;
        }

        /* Handles blinking counter */
        if(blinkCounter++ > blinkPeriod)
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	617a      	str	r2, [r7, #20]
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d901      	bls.n	8001db6 <OS_LedTask+0x42>
            blinkCounter = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]

        if((blinkCounter > blinkPeriod / 2) || LedMode == HW_LED_STATIC) {
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	085a      	lsrs	r2, r3, #1
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d303      	bcc.n	8001dc8 <OS_LedTask+0x54>
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <OS_LedTask+0x8c>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d114      	bne.n	8001df2 <OS_LedTask+0x7e>

            /* Duration ON */
            HW_LED_SetColor(LedColor);
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <OS_LedTask+0x90>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f007 fe41 	bl	8009a54 <HW_LED_SetColor>
            vTaskDelayUntil( &xNextWakeTime, LED_PWM_DUTY_TICK);
 8001dd2:	f107 030c 	add.w	r3, r7, #12
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f005 fe53 	bl	8007a84 <vTaskDelayUntil>

            /* Duration OFF */
            HW_LED_SetColor(HW_LED_OFF);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f007 fe38 	bl	8009a54 <HW_LED_SetColor>
            vTaskDelayUntil( &xNextWakeTime, LED_PWM_PERIOD_TICK-LED_PWM_DUTY_TICK);
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	2113      	movs	r1, #19
 8001dea:	4618      	mov	r0, r3
 8001dec:	f005 fe4a 	bl	8007a84 <vTaskDelayUntil>
 8001df0:	e005      	b.n	8001dfe <OS_LedTask+0x8a>

        } else {
            vTaskDelayUntil( &xNextWakeTime, LED_PWM_PERIOD_TICK);
 8001df2:	f107 030c 	add.w	r3, r7, #12
 8001df6:	2114      	movs	r1, #20
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f005 fe43 	bl	8007a84 <vTaskDelayUntil>
        }
    }
 8001dfe:	e7c5      	b.n	8001d8c <OS_LedTask+0x18>
 8001e00:	20010595 	.word	0x20010595
 8001e04:	20010594 	.word	0x20010594

08001e08 <LedSetColor>:
}

void LedSetColor(HW_LED_ColorTypeDef color)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
	xSemaphoreTake(xLedColorMutex, 10);
 8001e12:	4b0a      	ldr	r3, [pc, #40]	; (8001e3c <LedSetColor+0x34>)
 8001e14:	6818      	ldr	r0, [r3, #0]
 8001e16:	2300      	movs	r3, #0
 8001e18:	220a      	movs	r2, #10
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	f005 fa3e 	bl	800729c <xQueueGenericReceive>
	LedColor = color;
 8001e20:	4a07      	ldr	r2, [pc, #28]	; (8001e40 <LedSetColor+0x38>)
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	7013      	strb	r3, [r2, #0]
	xSemaphoreGive(xLedColorMutex);
 8001e26:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <LedSetColor+0x34>)
 8001e28:	6818      	ldr	r0, [r3, #0]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	f005 f8aa 	bl	8006f88 <xQueueGenericSend>
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	2001058c 	.word	0x2001058c
 8001e40:	20010594 	.word	0x20010594

08001e44 <LedSetMode>:

void LedSetMode(HW_LED_ModeTypeDef mode)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71fb      	strb	r3, [r7, #7]
	xSemaphoreTake(xLedModeMutex, 10);
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <LedSetMode+0x34>)
 8001e50:	6818      	ldr	r0, [r3, #0]
 8001e52:	2300      	movs	r3, #0
 8001e54:	220a      	movs	r2, #10
 8001e56:	2100      	movs	r1, #0
 8001e58:	f005 fa20 	bl	800729c <xQueueGenericReceive>
	LedMode = mode;
 8001e5c:	4a07      	ldr	r2, [pc, #28]	; (8001e7c <LedSetMode+0x38>)
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	7013      	strb	r3, [r2, #0]
	xSemaphoreGive(xLedModeMutex);
 8001e62:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <LedSetMode+0x34>)
 8001e64:	6818      	ldr	r0, [r3, #0]
 8001e66:	2300      	movs	r3, #0
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	f005 f88c 	bl	8006f88 <xQueueGenericSend>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20010590 	.word	0x20010590
 8001e7c:	20010595 	.word	0x20010595

08001e80 <OS_CreateMotionTask>:
static void AVS_Init(void);
static void AVS_CsTask(void *pvParameters);
static bool motion_is_traj_done(wp_t *waypoint);

void OS_CreateMotionTask(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af04      	add	r7, sp, #16
    /* Initialize global variables */
    memset(&robot, 0, sizeof(RobotTypeDef));
 8001e86:	f44f 7218 	mov.w	r2, #608	; 0x260
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	481b      	ldr	r0, [pc, #108]	; (8001efc <OS_CreateMotionTask+0x7c>)
 8001e8e:	f008 fb08 	bl	800a4a2 <memset>
	vCreateAllMutex();
 8001e92:	f000 fbed 	bl	8002670 <vCreateAllMutex>
    AVS_Init();
 8001e96:	f000 f883 	bl	8001fa0 <AVS_Init>
	xTaskCreate(AVS_CsTask, "AVERSIVE", 500, NULL, OS_TASK_PRIORITY_AVERSIVE, NULL );
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	9303      	str	r3, [sp, #12]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	9302      	str	r3, [sp, #8]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	2305      	movs	r3, #5
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001eb0:	4913      	ldr	r1, [pc, #76]	; (8001f00 <OS_CreateMotionTask+0x80>)
 8001eb2:	4814      	ldr	r0, [pc, #80]	; (8001f04 <OS_CreateMotionTask+0x84>)
 8001eb4:	f005 fca4 	bl	8007800 <xTaskGenericCreate>
	xWaypointQueue = xQueueCreate( MAX_WP_IN_QUEUE, sizeof(wp_t));
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2114      	movs	r1, #20
 8001ebc:	2005      	movs	r0, #5
 8001ebe:	f004 ffc9 	bl	8006e54 <xQueueGenericCreate>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	4b10      	ldr	r3, [pc, #64]	; (8001f08 <OS_CreateMotionTask+0x88>)
 8001ec6:	601a      	str	r2, [r3, #0]
    if(xWaypointQueue==NULL)
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <OS_CreateMotionTask+0x88>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d103      	bne.n	8001ed8 <OS_CreateMotionTask+0x58>
    {
    	printf("insufficient heap RAM available for xELTQueue\r\n");
 8001ed0:	480e      	ldr	r0, [pc, #56]	; (8001f0c <OS_CreateMotionTask+0x8c>)
 8001ed2:	f008 fb3b 	bl	800a54c <puts>
    	while(1);
 8001ed6:	e7fe      	b.n	8001ed6 <OS_CreateMotionTask+0x56>
    }
	xTaskCreate(OS_MotionTask, "MOTION", 500, NULL, OS_TASK_PRIORITY_MOTION, NULL );
 8001ed8:	2300      	movs	r3, #0
 8001eda:	9303      	str	r3, [sp, #12]
 8001edc:	2300      	movs	r3, #0
 8001ede:	9302      	str	r3, [sp, #8]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	9301      	str	r3, [sp, #4]
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001eee:	4908      	ldr	r1, [pc, #32]	; (8001f10 <OS_CreateMotionTask+0x90>)
 8001ef0:	4808      	ldr	r0, [pc, #32]	; (8001f14 <OS_CreateMotionTask+0x94>)
 8001ef2:	f005 fc85 	bl	8007800 <xTaskGenericCreate>
}
 8001ef6:	bf00      	nop
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20010598 	.word	0x20010598
 8001f00:	0800d20c 	.word	0x0800d20c
 8001f04:	08002221 	.word	0x08002221
 8001f08:	2001080c 	.word	0x2001080c
 8001f0c:	0800d218 	.word	0x0800d218
 8001f10:	0800d248 	.word	0x0800d248
 8001f14:	08001f19 	.word	0x08001f19

08001f18 <OS_MotionTask>:

static void OS_MotionTask( void *pvParameters )
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
    /* Remove compiler warning about unused parameter. */
    ( void ) pvParameters;

    for( ;; )
    {
    	xQueueReceive(xWaypointQueue, &current_waypoint, portMAX_DELAY);
 8001f20:	4b1b      	ldr	r3, [pc, #108]	; (8001f90 <OS_MotionTask+0x78>)
 8001f22:	6818      	ldr	r0, [r3, #0]
 8001f24:	2300      	movs	r3, #0
 8001f26:	f04f 32ff 	mov.w	r2, #4294967295
 8001f2a:	491a      	ldr	r1, [pc, #104]	; (8001f94 <OS_MotionTask+0x7c>)
 8001f2c:	f005 f9b6 	bl	800729c <xQueueGenericReceive>

    	// Handle avoidance blockage
        av.mask_back_left = true;
 8001f30:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <OS_MotionTask+0x80>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	711a      	strb	r2, [r3, #4]
        av.mask_back_right = true;
 8001f36:	4b18      	ldr	r3, [pc, #96]	; (8001f98 <OS_MotionTask+0x80>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	719a      	strb	r2, [r3, #6]
        av.mask_front_center = true;
 8001f3c:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <OS_MotionTask+0x80>)
 8001f3e:	2201      	movs	r2, #1
 8001f40:	709a      	strb	r2, [r3, #2]
        av.mask_front_left = true;
 8001f42:	4b15      	ldr	r3, [pc, #84]	; (8001f98 <OS_MotionTask+0x80>)
 8001f44:	2201      	movs	r2, #1
 8001f46:	705a      	strb	r2, [r3, #1]
        av.mask_front_right = true;
 8001f48:	4b13      	ldr	r3, [pc, #76]	; (8001f98 <OS_MotionTask+0x80>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	70da      	strb	r2, [r3, #3]

        motion_send_wp(&current_waypoint);
 8001f4e:	4811      	ldr	r0, [pc, #68]	; (8001f94 <OS_MotionTask+0x7c>)
 8001f50:	f000 fc6e 	bl	8002830 <motion_send_wp>

        while(!motion_is_traj_done(&current_waypoint))
 8001f54:	e002      	b.n	8001f5c <OS_MotionTask+0x44>
        {
        	vTaskDelay(MOTION_CONTROL_PERIOD_TICKS);
 8001f56:	2032      	movs	r0, #50	; 0x32
 8001f58:	f005 fe16 	bl	8007b88 <vTaskDelay>
        av.mask_front_left = true;
        av.mask_front_right = true;

        motion_send_wp(&current_waypoint);

        while(!motion_is_traj_done(&current_waypoint))
 8001f5c:	480d      	ldr	r0, [pc, #52]	; (8001f94 <OS_MotionTask+0x7c>)
 8001f5e:	f000 fc3f 	bl	80027e0 <motion_is_traj_done>
 8001f62:	4603      	mov	r3, r0
 8001f64:	f083 0301 	eor.w	r3, r3, #1
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f3      	bne.n	8001f56 <OS_MotionTask+0x3e>
        {
        	vTaskDelay(MOTION_CONTROL_PERIOD_TICKS);
        }

        av.mask_back_left = false;
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <OS_MotionTask+0x80>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	711a      	strb	r2, [r3, #4]
        av.mask_back_right = false;
 8001f74:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <OS_MotionTask+0x80>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	719a      	strb	r2, [r3, #6]
        av.mask_front_center = false;
 8001f7a:	4b07      	ldr	r3, [pc, #28]	; (8001f98 <OS_MotionTask+0x80>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	709a      	strb	r2, [r3, #2]
        av.mask_front_left = false;
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <OS_MotionTask+0x80>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	705a      	strb	r2, [r3, #1]
        av.mask_front_right = false;
 8001f86:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <OS_MotionTask+0x80>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	70da      	strb	r2, [r3, #3]
    } // traj done
 8001f8c:	e7c8      	b.n	8001f20 <OS_MotionTask+0x8>
 8001f8e:	bf00      	nop
 8001f90:	2001080c 	.word	0x2001080c
 8001f94:	20010810 	.word	0x20010810
 8001f98:	20014834 	.word	0x20014834
 8001f9c:	00000000 	.word	0x00000000

08001fa0 <AVS_Init>:
        //sprintf(cBuffer,"%ld\t%ld\t%lf\t%lf\t%lf\r\n", HW_ENC_GetChannel(HW_ENC_CHANNEL1),HW_ENC_GetChannel(HW_ENC_CHANNEL2),position_get_a_rad_double(&robot.cs.pos),position_get_x_double(&robot.cs.pos),position_get_y_double(&robot.cs.pos));
        //OS_DebugTaskPrint(cBuffer);
}

void AVS_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af02      	add	r7, sp, #8
    /* Robot System */
    rs_init(&robot.cs.rs);
 8001fa6:	488a      	ldr	r0, [pc, #552]	; (80021d0 <AVS_Init+0x230>)
 8001fa8:	f001 fca8 	bl	80038fc <rs_init>
    rs_set_left_pwm(&robot.cs.rs,  (void*) HW_MOT_SetMotorSpeedFastDecay, (void*) MOT_CHANNEL_LEFT);
 8001fac:	2200      	movs	r2, #0
 8001fae:	4989      	ldr	r1, [pc, #548]	; (80021d4 <AVS_Init+0x234>)
 8001fb0:	4887      	ldr	r0, [pc, #540]	; (80021d0 <AVS_Init+0x230>)
 8001fb2:	f001 fcb1 	bl	8003918 <rs_set_left_pwm>
    rs_set_right_pwm(&robot.cs.rs, (void*) HW_MOT_SetMotorSpeedFastDecay, (void*) MOT_CHANNEL_RIGHT);
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	4986      	ldr	r1, [pc, #536]	; (80021d4 <AVS_Init+0x234>)
 8001fba:	4885      	ldr	r0, [pc, #532]	; (80021d0 <AVS_Init+0x230>)
 8001fbc:	f001 fcbe 	bl	800393c <rs_set_right_pwm>

    /* External Encoders */
    rs_set_left_ext_encoder(&robot.cs.rs,  (void*) HW_ENC_GetChannel, (void*) ENC_CHANNEL_LEFT,  PHYS_ROBOT_ENCODER_LEFT_GAIN);
 8001fc0:	ed9f 0b77 	vldr	d0, [pc, #476]	; 80021a0 <AVS_Init+0x200>
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	4984      	ldr	r1, [pc, #528]	; (80021d8 <AVS_Init+0x238>)
 8001fc8:	4881      	ldr	r0, [pc, #516]	; (80021d0 <AVS_Init+0x230>)
 8001fca:	f001 fcc9 	bl	8003960 <rs_set_left_ext_encoder>
    rs_set_right_ext_encoder(&robot.cs.rs, (void*) HW_ENC_GetChannel, (void*) ENC_CHANNEL_RIGHT, PHYS_ROBOT_ENCODER_RIGHT_GAIN);
 8001fce:	ed9f 0b76 	vldr	d0, [pc, #472]	; 80021a8 <AVS_Init+0x208>
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	4980      	ldr	r1, [pc, #512]	; (80021d8 <AVS_Init+0x238>)
 8001fd6:	487e      	ldr	r0, [pc, #504]	; (80021d0 <AVS_Init+0x230>)
 8001fd8:	f001 fcdc 	bl	8003994 <rs_set_right_ext_encoder>
    rs_set_flags(&robot.cs.rs, RS_USE_EXT);
 8001fdc:	2101      	movs	r1, #1
 8001fde:	487c      	ldr	r0, [pc, #496]	; (80021d0 <AVS_Init+0x230>)
 8001fe0:	f001 fd8e 	bl	8003b00 <rs_set_flags>

    /* Position Manager */
    position_init(&robot.cs.pos);
 8001fe4:	487d      	ldr	r0, [pc, #500]	; (80021dc <AVS_Init+0x23c>)
 8001fe6:	f001 f981 	bl	80032ec <position_init>
    position_set_physical_params(&robot.cs.pos, PHYS_ROBOT_ENCODERS_TRACK_MM, PHYS_ROBOT_NB_IMP_PER_MM);
 8001fea:	ed9f 1b71 	vldr	d1, [pc, #452]	; 80021b0 <AVS_Init+0x210>
 8001fee:	ed9f 0b72 	vldr	d0, [pc, #456]	; 80021b8 <AVS_Init+0x218>
 8001ff2:	487a      	ldr	r0, [pc, #488]	; (80021dc <AVS_Init+0x23c>)
 8001ff4:	f001 f9e8 	bl	80033c8 <position_set_physical_params>
    position_set_related_robot_system(&robot.cs.pos, &robot.cs.rs);
 8001ff8:	4975      	ldr	r1, [pc, #468]	; (80021d0 <AVS_Init+0x230>)
 8001ffa:	4878      	ldr	r0, [pc, #480]	; (80021dc <AVS_Init+0x23c>)
 8001ffc:	f001 f9d6 	bl	80033ac <position_set_related_robot_system>
    position_use_ext(&robot.cs.pos);
 8002000:	4876      	ldr	r0, [pc, #472]	; (80021dc <AVS_Init+0x23c>)
 8002002:	f001 f9f9 	bl	80033f8 <position_use_ext>
//    position_set_centrifugal_coef(&robot.cs.pos, PHYS_ROBOT_CENTRIFUGAL_COEF);

    /* Control System filter in Distance */
    pid_init(&robot.cs.pid_d);
 8002006:	4876      	ldr	r0, [pc, #472]	; (80021e0 <AVS_Init+0x240>)
 8002008:	f000 fe9c 	bl	8002d44 <pid_init>
    pid_set_gains(&robot.cs.pid_d, PHYS_CS_D_PID_KP, PHYS_CS_D_PID_KI, PHYS_CS_D_PID_KD);
 800200c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002010:	2200      	movs	r2, #0
 8002012:	f242 7110 	movw	r1, #10000	; 0x2710
 8002016:	4872      	ldr	r0, [pc, #456]	; (80021e0 <AVS_Init+0x240>)
 8002018:	f000 fea8 	bl	8002d6c <pid_set_gains>
    pid_set_maximums(&robot.cs.pid_d, PHYS_CS_D_PID_MAX_IN, PHYS_CS_D_PID_MAX_I, PHYS_CS_D_PID_MAX_OUT);
 800201c:	2300      	movs	r3, #0
 800201e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002022:	2100      	movs	r1, #0
 8002024:	486e      	ldr	r0, [pc, #440]	; (80021e0 <AVS_Init+0x240>)
 8002026:	f000 febd 	bl	8002da4 <pid_set_maximums>
    pid_set_out_shift(&robot.cs.pid_d, PHYS_CS_D_PID_OUT_SHIFT);
 800202a:	210c      	movs	r1, #12
 800202c:	486c      	ldr	r0, [pc, #432]	; (80021e0 <AVS_Init+0x240>)
 800202e:	f000 fecf 	bl	8002dd0 <pid_set_out_shift>
    pid_set_derivate_filter(&robot.cs.pid_d, PHYS_CS_D_PID_DRV_FILTER);
 8002032:	2104      	movs	r1, #4
 8002034:	486a      	ldr	r0, [pc, #424]	; (80021e0 <AVS_Init+0x240>)
 8002036:	f000 fedb 	bl	8002df0 <pid_set_derivate_filter>
    quadramp_init(&robot.cs.qr_d);
 800203a:	486a      	ldr	r0, [pc, #424]	; (80021e4 <AVS_Init+0x244>)
 800203c:	f000 ffa2 	bl	8002f84 <quadramp_init>
    quadramp_set_1st_order_vars(&robot.cs.qr_d, PHYS_CS_D_QUAD_POS_SPEED, PHYS_CS_D_QUAD_NEG_SPEED);
 8002040:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002044:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8002048:	4866      	ldr	r0, [pc, #408]	; (80021e4 <AVS_Init+0x244>)
 800204a:	f000 ffbb 	bl	8002fc4 <quadramp_set_1st_order_vars>
    quadramp_set_2nd_order_vars(&robot.cs.qr_d, PHYS_CS_D_QUAD_POS_ACCEL, PHYS_CS_D_QUAD_NEG_ACCEL);
 800204e:	2214      	movs	r2, #20
 8002050:	2114      	movs	r1, #20
 8002052:	4864      	ldr	r0, [pc, #400]	; (80021e4 <AVS_Init+0x244>)
 8002054:	f000 ffa4 	bl	8002fa0 <quadramp_set_2nd_order_vars>
    cs_init(&robot.cs.cs_d);
 8002058:	4863      	ldr	r0, [pc, #396]	; (80021e8 <AVS_Init+0x248>)
 800205a:	f000 fd6f 	bl	8002b3c <cs_init>
    cs_set_consign_filter(&robot.cs.cs_d, quadramp_do_filter, &robot.cs.qr_d);
 800205e:	4a61      	ldr	r2, [pc, #388]	; (80021e4 <AVS_Init+0x244>)
 8002060:	4962      	ldr	r1, [pc, #392]	; (80021ec <AVS_Init+0x24c>)
 8002062:	4861      	ldr	r0, [pc, #388]	; (80021e8 <AVS_Init+0x248>)
 8002064:	f000 fd9c 	bl	8002ba0 <cs_set_consign_filter>
    cs_set_correct_filter(&robot.cs.cs_d, pid_do_filter, &robot.cs.pid_d);
 8002068:	4a5d      	ldr	r2, [pc, #372]	; (80021e0 <AVS_Init+0x240>)
 800206a:	4961      	ldr	r1, [pc, #388]	; (80021f0 <AVS_Init+0x250>)
 800206c:	485e      	ldr	r0, [pc, #376]	; (80021e8 <AVS_Init+0x248>)
 800206e:	f000 fda9 	bl	8002bc4 <cs_set_correct_filter>
    cs_set_process_in(&robot.cs.cs_d, rs_set_distance, &robot.cs.rs);
 8002072:	4a57      	ldr	r2, [pc, #348]	; (80021d0 <AVS_Init+0x230>)
 8002074:	495f      	ldr	r1, [pc, #380]	; (80021f4 <AVS_Init+0x254>)
 8002076:	485c      	ldr	r0, [pc, #368]	; (80021e8 <AVS_Init+0x248>)
 8002078:	f000 fdb6 	bl	8002be8 <cs_set_process_in>
    cs_set_process_out(&robot.cs.cs_d, rs_get_distance, &robot.cs.rs);
 800207c:	4a54      	ldr	r2, [pc, #336]	; (80021d0 <AVS_Init+0x230>)
 800207e:	495e      	ldr	r1, [pc, #376]	; (80021f8 <AVS_Init+0x258>)
 8002080:	4859      	ldr	r0, [pc, #356]	; (80021e8 <AVS_Init+0x248>)
 8002082:	f000 fdc3 	bl	8002c0c <cs_set_process_out>
    cs_set_consign(&robot.cs.cs_d, 0);
 8002086:	2100      	movs	r1, #0
 8002088:	4857      	ldr	r0, [pc, #348]	; (80021e8 <AVS_Init+0x248>)
 800208a:	f000 fe4d 	bl	8002d28 <cs_set_consign>

    /* Control System filter in Angle */
    pid_init(&robot.cs.pid_a);
 800208e:	485b      	ldr	r0, [pc, #364]	; (80021fc <AVS_Init+0x25c>)
 8002090:	f000 fe58 	bl	8002d44 <pid_init>
    pid_set_gains(&robot.cs.pid_a, PHYS_CS_A_PID_KP, PHYS_CS_A_PID_KI, PHYS_CS_A_PID_KD);
 8002094:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002098:	2200      	movs	r2, #0
 800209a:	f640 11c4 	movw	r1, #2500	; 0x9c4
 800209e:	4857      	ldr	r0, [pc, #348]	; (80021fc <AVS_Init+0x25c>)
 80020a0:	f000 fe64 	bl	8002d6c <pid_set_gains>
    pid_set_maximums(&robot.cs.pid_a, PHYS_CS_A_PID_MAX_IN, PHYS_CS_A_PID_MAX_I, PHYS_CS_A_PID_MAX_OUT);
 80020a4:	2300      	movs	r3, #0
 80020a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020aa:	2100      	movs	r1, #0
 80020ac:	4853      	ldr	r0, [pc, #332]	; (80021fc <AVS_Init+0x25c>)
 80020ae:	f000 fe79 	bl	8002da4 <pid_set_maximums>
    pid_set_out_shift(&robot.cs.pid_a, PHYS_CS_A_PID_OUT_SHIFT);
 80020b2:	210b      	movs	r1, #11
 80020b4:	4851      	ldr	r0, [pc, #324]	; (80021fc <AVS_Init+0x25c>)
 80020b6:	f000 fe8b 	bl	8002dd0 <pid_set_out_shift>
    pid_set_derivate_filter(&robot.cs.pid_a, PHYS_CS_A_PID_DRV_FILTER);
 80020ba:	2104      	movs	r1, #4
 80020bc:	484f      	ldr	r0, [pc, #316]	; (80021fc <AVS_Init+0x25c>)
 80020be:	f000 fe97 	bl	8002df0 <pid_set_derivate_filter>
    quadramp_init(&robot.cs.qr_a);
 80020c2:	484f      	ldr	r0, [pc, #316]	; (8002200 <AVS_Init+0x260>)
 80020c4:	f000 ff5e 	bl	8002f84 <quadramp_init>
    quadramp_set_1st_order_vars(&robot.cs.qr_a, PHYS_CS_A_QUAD_POS_SPEED, PHYS_CS_A_QUAD_NEG_SPEED);
 80020c8:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80020cc:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 80020d0:	484b      	ldr	r0, [pc, #300]	; (8002200 <AVS_Init+0x260>)
 80020d2:	f000 ff77 	bl	8002fc4 <quadramp_set_1st_order_vars>
    quadramp_set_2nd_order_vars(&robot.cs.qr_a, PHYS_CS_A_QUAD_POS_ACCEL, PHYS_CS_A_QUAD_NEG_ACCEL);
 80020d6:	2208      	movs	r2, #8
 80020d8:	2108      	movs	r1, #8
 80020da:	4849      	ldr	r0, [pc, #292]	; (8002200 <AVS_Init+0x260>)
 80020dc:	f000 ff60 	bl	8002fa0 <quadramp_set_2nd_order_vars>
    cs_init(&robot.cs.cs_a);
 80020e0:	4848      	ldr	r0, [pc, #288]	; (8002204 <AVS_Init+0x264>)
 80020e2:	f000 fd2b 	bl	8002b3c <cs_init>
    cs_set_consign_filter(&robot.cs.cs_a, quadramp_do_filter, &robot.cs.qr_a);
 80020e6:	4a46      	ldr	r2, [pc, #280]	; (8002200 <AVS_Init+0x260>)
 80020e8:	4940      	ldr	r1, [pc, #256]	; (80021ec <AVS_Init+0x24c>)
 80020ea:	4846      	ldr	r0, [pc, #280]	; (8002204 <AVS_Init+0x264>)
 80020ec:	f000 fd58 	bl	8002ba0 <cs_set_consign_filter>
    cs_set_correct_filter(&robot.cs.cs_a, pid_do_filter, &robot.cs.pid_a);
 80020f0:	4a42      	ldr	r2, [pc, #264]	; (80021fc <AVS_Init+0x25c>)
 80020f2:	493f      	ldr	r1, [pc, #252]	; (80021f0 <AVS_Init+0x250>)
 80020f4:	4843      	ldr	r0, [pc, #268]	; (8002204 <AVS_Init+0x264>)
 80020f6:	f000 fd65 	bl	8002bc4 <cs_set_correct_filter>
    cs_set_process_in(&robot.cs.cs_a, rs_set_angle, &robot.cs.rs);
 80020fa:	4a35      	ldr	r2, [pc, #212]	; (80021d0 <AVS_Init+0x230>)
 80020fc:	4942      	ldr	r1, [pc, #264]	; (8002208 <AVS_Init+0x268>)
 80020fe:	4841      	ldr	r0, [pc, #260]	; (8002204 <AVS_Init+0x264>)
 8002100:	f000 fd72 	bl	8002be8 <cs_set_process_in>
    cs_set_process_out(&robot.cs.cs_a, rs_get_angle, &robot.cs.rs);
 8002104:	4a32      	ldr	r2, [pc, #200]	; (80021d0 <AVS_Init+0x230>)
 8002106:	4941      	ldr	r1, [pc, #260]	; (800220c <AVS_Init+0x26c>)
 8002108:	483e      	ldr	r0, [pc, #248]	; (8002204 <AVS_Init+0x264>)
 800210a:	f000 fd7f 	bl	8002c0c <cs_set_process_out>
    cs_set_consign(&robot.cs.cs_a, 0);
 800210e:	2100      	movs	r1, #0
 8002110:	483c      	ldr	r0, [pc, #240]	; (8002204 <AVS_Init+0x264>)
 8002112:	f000 fe09 	bl	8002d28 <cs_set_consign>

    /* Trajectory Manager */
    trajectory_init(&robot.cs.traj);
 8002116:	483e      	ldr	r0, [pc, #248]	; (8002210 <AVS_Init+0x270>)
 8002118:	f001 fd7a 	bl	8003c10 <trajectory_init>
    trajectory_set_cs(&robot.cs.traj, &robot.cs.cs_d, &robot.cs.cs_a);
 800211c:	4a39      	ldr	r2, [pc, #228]	; (8002204 <AVS_Init+0x264>)
 800211e:	4932      	ldr	r1, [pc, #200]	; (80021e8 <AVS_Init+0x248>)
 8002120:	483b      	ldr	r0, [pc, #236]	; (8002210 <AVS_Init+0x270>)
 8002122:	f001 fd89 	bl	8003c38 <trajectory_set_cs>
    trajectory_set_robot_params(&robot.cs.traj, &robot.cs.rs, &robot.cs.pos);
 8002126:	4a2d      	ldr	r2, [pc, #180]	; (80021dc <AVS_Init+0x23c>)
 8002128:	4929      	ldr	r1, [pc, #164]	; (80021d0 <AVS_Init+0x230>)
 800212a:	4839      	ldr	r0, [pc, #228]	; (8002210 <AVS_Init+0x270>)
 800212c:	f001 fd96 	bl	8003c5c <trajectory_set_robot_params>
    trajectory_set_speed(&robot.cs.traj, PHYS_TRAJ_D_DEFAULT_SPEED, PHYS_TRAJ_A_DEFAULT_SPEED);
 8002130:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002134:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002138:	4835      	ldr	r0, [pc, #212]	; (8002210 <AVS_Init+0x270>)
 800213a:	f001 fda1 	bl	8003c80 <trajectory_set_speed>
    trajectory_set_windows(&robot.cs.traj, PHYS_TRAJ_DEFAULT_WIN_D, PHYS_TRAJ_DEFAULT_WIN_A_DEG, PHYS_TRAJ_DEFAULT_WIN_A_START_DEG);
 800213e:	ed9f 2b20 	vldr	d2, [pc, #128]	; 80021c0 <AVS_Init+0x220>
 8002142:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80021c8 <AVS_Init+0x228>
 8002146:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80021c0 <AVS_Init+0x220>
 800214a:	4831      	ldr	r0, [pc, #196]	; (8002210 <AVS_Init+0x270>)
 800214c:	f001 fdac 	bl	8003ca8 <trajectory_set_windows>

    /* Blocking detection */
    bd_init(&robot.cs.bd_l);
 8002150:	4830      	ldr	r0, [pc, #192]	; (8002214 <AVS_Init+0x274>)
 8002152:	f000 fc75 	bl	8002a40 <bd_init>
    bd_init(&robot.cs.bd_r);
 8002156:	4830      	ldr	r0, [pc, #192]	; (8002218 <AVS_Init+0x278>)
 8002158:	f000 fc72 	bl	8002a40 <bd_init>
    bd_set_current_thresholds(&robot.cs.bd_r, PHYS_BD_K1, PHYS_BD_K2, PHYS_BD_THR, PHYS_BD_CPT);
 800215c:	2364      	movs	r3, #100	; 0x64
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8002164:	2228      	movs	r2, #40	; 0x28
 8002166:	2105      	movs	r1, #5
 8002168:	482b      	ldr	r0, [pc, #172]	; (8002218 <AVS_Init+0x278>)
 800216a:	f000 fc77 	bl	8002a5c <bd_set_current_thresholds>
    bd_set_current_thresholds(&robot.cs.bd_l, PHYS_BD_K1, PHYS_BD_K2, PHYS_BD_THR, PHYS_BD_CPT);
 800216e:	2364      	movs	r3, #100	; 0x64
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8002176:	2228      	movs	r2, #40	; 0x28
 8002178:	2105      	movs	r1, #5
 800217a:	4826      	ldr	r0, [pc, #152]	; (8002214 <AVS_Init+0x274>)
 800217c:	f000 fc6e 	bl	8002a5c <bd_set_current_thresholds>
    bd_set_speed_threshold(&robot.cs.bd_l, PHYS_BD_SPD);
 8002180:	2196      	movs	r1, #150	; 0x96
 8002182:	4824      	ldr	r0, [pc, #144]	; (8002214 <AVS_Init+0x274>)
 8002184:	f000 fc86 	bl	8002a94 <bd_set_speed_threshold>
    bd_set_speed_threshold(&robot.cs.bd_r, PHYS_BD_SPD);
 8002188:	2196      	movs	r1, #150	; 0x96
 800218a:	4823      	ldr	r0, [pc, #140]	; (8002218 <AVS_Init+0x278>)
 800218c:	f000 fc82 	bl	8002a94 <bd_set_speed_threshold>
    //scheduler_add_periodical_event_priority(sample_current, NULL, 25000 / SCHEDULER_UNIT, 200);  /* 25 ms */
    /* STATUS_EVENT */

    /* init struct robot */
    //robot.cs.cs_events = DO_CS | DO_RS | DO_POS | DO_BD | DO_POWER ;
    robot.cs.cs_events =  DO_RS | DO_POS | DO_BD | DO_STATUS;
 8002190:	4b22      	ldr	r3, [pc, #136]	; (800221c <AVS_Init+0x27c>)
 8002192:	224e      	movs	r2, #78	; 0x4e
 8002194:	701a      	strb	r2, [r3, #0]
        //right_current = 0;
        //left_current = 0;
}
 8002196:	bf00      	nop
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	f3af 8000 	nop.w
 80021a0:	00000000 	.word	0x00000000
 80021a4:	3ff00000 	.word	0x3ff00000
 80021a8:	00000000 	.word	0x00000000
 80021ac:	bff00000 	.word	0xbff00000
 80021b0:	841bf7e1 	.word	0x841bf7e1
 80021b4:	40361927 	.word	0x40361927
 80021b8:	00000000 	.word	0x00000000
 80021bc:	40693000 	.word	0x40693000
 80021c0:	00000000 	.word	0x00000000
 80021c4:	403e0000 	.word	0x403e0000
 80021c8:	00000000 	.word	0x00000000
 80021cc:	40140000 	.word	0x40140000
 80021d0:	2001059c 	.word	0x2001059c
 80021d4:	08009f3d 	.word	0x08009f3d
 80021d8:	08009791 	.word	0x08009791
 80021dc:	200105e8 	.word	0x200105e8
 80021e0:	20010740 	.word	0x20010740
 80021e4:	20010774 	.word	0x20010774
 80021e8:	20010704 	.word	0x20010704
 80021ec:	08002fe9 	.word	0x08002fe9
 80021f0:	08002e25 	.word	0x08002e25
 80021f4:	08003a21 	.word	0x08003a21
 80021f8:	08003a9d 	.word	0x08003a9d
 80021fc:	200106b4 	.word	0x200106b4
 8002200:	200106e8 	.word	0x200106e8
 8002204:	20010678 	.word	0x20010678
 8002208:	080039c9 	.word	0x080039c9
 800220c:	08003a79 	.word	0x08003a79
 8002210:	20010630 	.word	0x20010630
 8002214:	20010790 	.word	0x20010790
 8002218:	200107bc 	.word	0x200107bc
 800221c:	20010598 	.word	0x20010598

08002220 <AVS_CsTask>:
/* Main CS Managment Task
 * TBC: might require a mutex for some variables
 * TODO: handle re-init of the task
 */
void AVS_CsTask(void *pvParameters)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
    static int32_t old_speed_a  = 0;
    static int32_t old_speed_d  = 0;
    TickType_t xNextWakeTime;

    /* Initialise xNextWakeTime - this only needs to be done once. */
    xNextWakeTime = xTaskGetTickCount();
 8002228:	f005 fde8 	bl	8007dfc <xTaskGetTickCount>
 800222c:	4603      	mov	r3, r0
 800222e:	60fb      	str	r3, [r7, #12]
    ( void ) pvParameters;

    for( ;; )
    {

    	if(robot.cs.cs_events & DO_RS) {
 8002230:	4b46      	ldr	r3, [pc, #280]	; (800234c <AVS_CsTask+0x12c>)
 8002232:	f993 3000 	ldrsb.w	r3, [r3]
 8002236:	b2db      	uxtb	r3, r3
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d054      	beq.n	80022ea <AVS_CsTask+0xca>
    		/* Manage Robot System */
    		rs_update(&robot.cs.rs);
 8002240:	4843      	ldr	r0, [pc, #268]	; (8002350 <AVS_CsTask+0x130>)
 8002242:	f001 fc6d 	bl	8003b20 <rs_update>

			robot.cs.speed_a = rs_get_angle(&robot.cs.rs) - old_a;
 8002246:	4842      	ldr	r0, [pc, #264]	; (8002350 <AVS_CsTask+0x130>)
 8002248:	f001 fc16 	bl	8003a78 <rs_get_angle>
 800224c:	4603      	mov	r3, r0
 800224e:	b29a      	uxth	r2, r3
 8002250:	4b40      	ldr	r3, [pc, #256]	; (8002354 <AVS_CsTask+0x134>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	b29b      	uxth	r3, r3
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	b29b      	uxth	r3, r3
 800225a:	b21a      	sxth	r2, r3
 800225c:	4b3b      	ldr	r3, [pc, #236]	; (800234c <AVS_CsTask+0x12c>)
 800225e:	f8a3 2258 	strh.w	r2, [r3, #600]	; 0x258
			robot.cs.speed_d = rs_get_distance(&robot.cs.rs) - old_d;
 8002262:	483b      	ldr	r0, [pc, #236]	; (8002350 <AVS_CsTask+0x130>)
 8002264:	f001 fc1a 	bl	8003a9c <rs_get_distance>
 8002268:	4603      	mov	r3, r0
 800226a:	b29a      	uxth	r2, r3
 800226c:	4b3a      	ldr	r3, [pc, #232]	; (8002358 <AVS_CsTask+0x138>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	b29b      	uxth	r3, r3
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	b29b      	uxth	r3, r3
 8002276:	b21a      	sxth	r2, r3
 8002278:	4b34      	ldr	r3, [pc, #208]	; (800234c <AVS_CsTask+0x12c>)
 800227a:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
			old_a = rs_get_angle(&robot.cs.rs);
 800227e:	4834      	ldr	r0, [pc, #208]	; (8002350 <AVS_CsTask+0x130>)
 8002280:	f001 fbfa 	bl	8003a78 <rs_get_angle>
 8002284:	4602      	mov	r2, r0
 8002286:	4b33      	ldr	r3, [pc, #204]	; (8002354 <AVS_CsTask+0x134>)
 8002288:	601a      	str	r2, [r3, #0]
			old_d = rs_get_distance(&robot.cs.rs);
 800228a:	4831      	ldr	r0, [pc, #196]	; (8002350 <AVS_CsTask+0x130>)
 800228c:	f001 fc06 	bl	8003a9c <rs_get_distance>
 8002290:	4602      	mov	r2, r0
 8002292:	4b31      	ldr	r3, [pc, #196]	; (8002358 <AVS_CsTask+0x138>)
 8002294:	601a      	str	r2, [r3, #0]

			robot.cs.acceleration_a = robot.cs.speed_a - old_speed_a;
 8002296:	4b2d      	ldr	r3, [pc, #180]	; (800234c <AVS_CsTask+0x12c>)
 8002298:	f8b3 3258 	ldrh.w	r3, [r3, #600]	; 0x258
 800229c:	b21b      	sxth	r3, r3
 800229e:	b29a      	uxth	r2, r3
 80022a0:	4b2e      	ldr	r3, [pc, #184]	; (800235c <AVS_CsTask+0x13c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	b21a      	sxth	r2, r3
 80022ac:	4b27      	ldr	r3, [pc, #156]	; (800234c <AVS_CsTask+0x12c>)
 80022ae:	f8a3 225c 	strh.w	r2, [r3, #604]	; 0x25c
			robot.cs.acceleration_d = robot.cs.speed_d - old_speed_d;
 80022b2:	4b26      	ldr	r3, [pc, #152]	; (800234c <AVS_CsTask+0x12c>)
 80022b4:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	4b28      	ldr	r3, [pc, #160]	; (8002360 <AVS_CsTask+0x140>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	4b20      	ldr	r3, [pc, #128]	; (800234c <AVS_CsTask+0x12c>)
 80022ca:	f8a3 225e 	strh.w	r2, [r3, #606]	; 0x25e
			old_speed_a = robot.cs.speed_a;
 80022ce:	4b1f      	ldr	r3, [pc, #124]	; (800234c <AVS_CsTask+0x12c>)
 80022d0:	f8b3 3258 	ldrh.w	r3, [r3, #600]	; 0x258
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	461a      	mov	r2, r3
 80022d8:	4b20      	ldr	r3, [pc, #128]	; (800235c <AVS_CsTask+0x13c>)
 80022da:	601a      	str	r2, [r3, #0]
			old_speed_d = robot.cs.speed_d;
 80022dc:	4b1b      	ldr	r3, [pc, #108]	; (800234c <AVS_CsTask+0x12c>)
 80022de:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80022e2:	b21b      	sxth	r3, r3
 80022e4:	461a      	mov	r2, r3
 80022e6:	4b1e      	ldr	r3, [pc, #120]	; (8002360 <AVS_CsTask+0x140>)
 80022e8:	601a      	str	r2, [r3, #0]
    	}

		if (robot.cs.cs_events & DO_POWER)
 80022ea:	4b18      	ldr	r3, [pc, #96]	; (800234c <AVS_CsTask+0x12c>)
 80022ec:	f993 3000 	ldrsb.w	r3, [r3]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	f003 0320 	and.w	r3, r3, #32
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00e      	beq.n	8002318 <AVS_CsTask+0xf8>
		{
			/* Main CS Management */
			vLockDistanceConsign();
 80022fa:	f000 fa0f 	bl	800271c <vLockDistanceConsign>
			cs_manage(&robot.cs.cs_d);
 80022fe:	4819      	ldr	r0, [pc, #100]	; (8002364 <AVS_CsTask+0x144>)
 8002300:	f000 fce6 	bl	8002cd0 <cs_manage>
			vUnlockDistanceConsign();
 8002304:	f000 fa50 	bl	80027a8 <vUnlockDistanceConsign>
			vLockAngleConsign();
 8002308:	f000 f9fa 	bl	8002700 <vLockAngleConsign>
			cs_manage(&robot.cs.cs_a);
 800230c:	4816      	ldr	r0, [pc, #88]	; (8002368 <AVS_CsTask+0x148>)
 800230e:	f000 fcdf 	bl	8002cd0 <cs_manage>
			vUnlockAngleConsign();
 8002312:	f000 fa3b 	bl	800278c <vUnlockAngleConsign>
 8002316:	e007      	b.n	8002328 <AVS_CsTask+0x108>
			/* Position manager */
		}
		else
		{
			HW_MOT_SetMotorSpeedFastDecay(MOT_CHANNEL_LEFT, 0);
 8002318:	2100      	movs	r1, #0
 800231a:	2000      	movs	r0, #0
 800231c:	f007 fe0e 	bl	8009f3c <HW_MOT_SetMotorSpeedFastDecay>
			HW_MOT_SetMotorSpeedFastDecay(MOT_CHANNEL_RIGHT,0);
 8002320:	2100      	movs	r1, #0
 8002322:	2001      	movs	r0, #1
 8002324:	f007 fe0a 	bl	8009f3c <HW_MOT_SetMotorSpeedFastDecay>
		}

		if(robot.cs.cs_events & DO_POS)
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <AVS_CsTask+0x12c>)
 800232a:	f993 3000 	ldrsb.w	r3, [r3]
 800232e:	b2db      	uxtb	r3, r3
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <AVS_CsTask+0x11e>
		{
			position_manage(&robot.cs.pos);
 8002338:	480c      	ldr	r0, [pc, #48]	; (800236c <AVS_CsTask+0x14c>)
 800233a:	f001 f881 	bl	8003440 <position_manage>

		/* Blocking-detection manager: TO BE ADDED */
		/* trajectory_hardstop(pRobot.traj);*/

        /* Wakes-up when required */
        vTaskDelayUntil( &xNextWakeTime, AVERSIVE_PERIOD_TICKS);
 800233e:	f107 030c 	add.w	r3, r7, #12
 8002342:	2132      	movs	r1, #50	; 0x32
 8002344:	4618      	mov	r0, r3
 8002346:	f005 fb9d 	bl	8007a84 <vTaskDelayUntil>
    }
 800234a:	e771      	b.n	8002230 <AVS_CsTask+0x10>
 800234c:	20010598 	.word	0x20010598
 8002350:	2001059c 	.word	0x2001059c
 8002354:	20010824 	.word	0x20010824
 8002358:	20010828 	.word	0x20010828
 800235c:	2001082c 	.word	0x2001082c
 8002360:	20010830 	.word	0x20010830
 8002364:	20010704 	.word	0x20010704
 8002368:	20010678 	.word	0x20010678
 800236c:	200105e8 	.word	0x200105e8

08002370 <Os_MotionTrajectoryNear>:
}

bool Os_MotionTrajectoryNear(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
	return (bool)trajectory_in_window(&robot.cs.traj, traj_near_window_d, traj_near_window_a);
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <Os_MotionTrajectoryNear+0x38>)
 8002376:	ed93 7b00 	vldr	d7, [r3]
 800237a:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <Os_MotionTrajectoryNear+0x3c>)
 800237c:	ed93 6b00 	vldr	d6, [r3]
 8002380:	eeb0 1a46 	vmov.f32	s2, s12
 8002384:	eef0 1a66 	vmov.f32	s3, s13
 8002388:	eeb0 0a47 	vmov.f32	s0, s14
 800238c:	eef0 0a67 	vmov.f32	s1, s15
 8002390:	4807      	ldr	r0, [pc, #28]	; (80023b0 <Os_MotionTrajectoryNear+0x40>)
 8002392:	f002 f951 	bl	8004638 <trajectory_in_window>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	bf14      	ite	ne
 800239c:	2301      	movne	r3, #1
 800239e:	2300      	moveq	r3, #0
 80023a0:	b2db      	uxtb	r3, r3
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20010000 	.word	0x20010000
 80023ac:	20010008 	.word	0x20010008
 80023b0:	20010630 	.word	0x20010630

080023b4 <Os_MotionTrajectoryFinished>:

bool Os_MotionTrajectoryFinished(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	return (bool)(trajectory_finished(&robot.cs.traj)&&(robot.cs.traj.scheduler_task==NULL));
 80023b8:	4809      	ldr	r0, [pc, #36]	; (80023e0 <Os_MotionTrajectoryFinished+0x2c>)
 80023ba:	f002 f915 	bl	80045e8 <trajectory_finished>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d006      	beq.n	80023d2 <Os_MotionTrajectoryFinished+0x1e>
 80023c4:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <Os_MotionTrajectoryFinished+0x30>)
 80023c6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <Os_MotionTrajectoryFinished+0x1e>
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <Os_MotionTrajectoryFinished+0x20>
 80023d2:	2300      	movs	r3, #0
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	b2db      	uxtb	r3, r3
}
 80023da:	4618      	mov	r0, r3
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20010630 	.word	0x20010630
 80023e4:	20010598 	.word	0x20010598

080023e8 <OS_MotionSetSpeed>:
	traj_near_window_d = (double) window_d;
    traj_near_window_a  = (double) window_a;
}

void OS_MotionSetSpeed(int16_t speed_d, int16_t speed_a)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	460a      	mov	r2, r1
 80023f2:	80fb      	strh	r3, [r7, #6]
 80023f4:	4613      	mov	r3, r2
 80023f6:	80bb      	strh	r3, [r7, #4]
	trajectory_set_speed(&robot.cs.traj, speed_d, speed_a);
 80023f8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80023fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002400:	4619      	mov	r1, r3
 8002402:	4803      	ldr	r0, [pc, #12]	; (8002410 <OS_MotionSetSpeed+0x28>)
 8002404:	f001 fc3c 	bl	8003c80 <trajectory_set_speed>
}
 8002408:	bf00      	nop
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	20010630 	.word	0x20010630

08002414 <OS_MotionTrajectoryHardStop>:
void OS_MotionTrajectoryHardStop(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	trajectory_hardstop(&robot.cs.traj);
 8002418:	4802      	ldr	r0, [pc, #8]	; (8002424 <OS_MotionTrajectoryHardStop+0x10>)
 800241a:	f002 f851 	bl	80044c0 <trajectory_hardstop>
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20010630 	.word	0x20010630

08002428 <OS_MotionSetX>:
void OS_MotionTrajectoryStop(void)
{
	trajectory_stop(&robot.cs.traj);
}
void OS_MotionSetX(int16_t pos_x)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	80fb      	strh	r3, [r7, #6]
	int16_t pos_y = position_get_y_s16(&robot.cs.pos);
 8002432:	480b      	ldr	r0, [pc, #44]	; (8002460 <OS_MotionSetX+0x38>)
 8002434:	f001 f9ca 	bl	80037cc <position_get_y_s16>
 8002438:	4603      	mov	r3, r0
 800243a:	81fb      	strh	r3, [r7, #14]
	int16_t pos_a = position_get_a_deg_s16(&robot.cs.pos);
 800243c:	4808      	ldr	r0, [pc, #32]	; (8002460 <OS_MotionSetX+0x38>)
 800243e:	f001 f9d7 	bl	80037f0 <position_get_a_deg_s16>
 8002442:	4603      	mov	r3, r0
 8002444:	81bb      	strh	r3, [r7, #12]
	position_set(&robot.cs.pos, pos_x, pos_y, pos_a);
 8002446:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800244a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800244e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8002452:	4803      	ldr	r0, [pc, #12]	; (8002460 <OS_MotionSetX+0x38>)
 8002454:	f000 ff58 	bl	8003308 <position_set>
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	200105e8 	.word	0x200105e8

08002464 <OS_MotionSetY>:
void OS_MotionSetY(int16_t pos_y)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	80fb      	strh	r3, [r7, #6]
	int16_t pos_x = position_get_x_s16(&robot.cs.pos);
 800246e:	480b      	ldr	r0, [pc, #44]	; (800249c <OS_MotionSetY+0x38>)
 8002470:	f001 f99a 	bl	80037a8 <position_get_x_s16>
 8002474:	4603      	mov	r3, r0
 8002476:	81fb      	strh	r3, [r7, #14]
	int16_t pos_a = position_get_a_deg_s16(&robot.cs.pos);
 8002478:	4808      	ldr	r0, [pc, #32]	; (800249c <OS_MotionSetY+0x38>)
 800247a:	f001 f9b9 	bl	80037f0 <position_get_a_deg_s16>
 800247e:	4603      	mov	r3, r0
 8002480:	81bb      	strh	r3, [r7, #12]
	position_set(&robot.cs.pos, pos_x, pos_y, pos_a);
 8002482:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002486:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800248a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800248e:	4803      	ldr	r0, [pc, #12]	; (800249c <OS_MotionSetY+0x38>)
 8002490:	f000 ff3a 	bl	8003308 <position_set>
}
 8002494:	bf00      	nop
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	200105e8 	.word	0x200105e8

080024a0 <OS_MotionSetA>:
void OS_MotionSetA(int16_t pos_a)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	80fb      	strh	r3, [r7, #6]
	int16_t pos_x = position_get_x_s16(&robot.cs.pos);
 80024aa:	480b      	ldr	r0, [pc, #44]	; (80024d8 <OS_MotionSetA+0x38>)
 80024ac:	f001 f97c 	bl	80037a8 <position_get_x_s16>
 80024b0:	4603      	mov	r3, r0
 80024b2:	81fb      	strh	r3, [r7, #14]
	int16_t pos_y = position_get_y_s16(&robot.cs.pos);
 80024b4:	4808      	ldr	r0, [pc, #32]	; (80024d8 <OS_MotionSetA+0x38>)
 80024b6:	f001 f989 	bl	80037cc <position_get_y_s16>
 80024ba:	4603      	mov	r3, r0
 80024bc:	81bb      	strh	r3, [r7, #12]
	position_set(&robot.cs.pos, pos_x, pos_y, pos_a);
 80024be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80024c2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80024c6:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80024ca:	4803      	ldr	r0, [pc, #12]	; (80024d8 <OS_MotionSetA+0x38>)
 80024cc:	f000 ff1c 	bl	8003308 <position_set>
}
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	200105e8 	.word	0x200105e8

080024dc <OS_MotionGetX>:

int16_t OS_MotionGetX(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
	return position_get_x_s16(&robot.cs.pos);
 80024e0:	4802      	ldr	r0, [pc, #8]	; (80024ec <OS_MotionGetX+0x10>)
 80024e2:	f001 f961 	bl	80037a8 <position_get_x_s16>
 80024e6:	4603      	mov	r3, r0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	200105e8 	.word	0x200105e8

080024f0 <OS_MotionGetY>:
int16_t OS_MotionGetY(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	return position_get_y_s16(&robot.cs.pos);
 80024f4:	4802      	ldr	r0, [pc, #8]	; (8002500 <OS_MotionGetY+0x10>)
 80024f6:	f001 f969 	bl	80037cc <position_get_y_s16>
 80024fa:	4603      	mov	r3, r0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	200105e8 	.word	0x200105e8

08002504 <OS_MotionGetA>:
int16_t OS_MotionGetA(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	return position_get_a_deg_s16(&robot.cs.pos);
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <OS_MotionGetA+0x10>)
 800250a:	f001 f971 	bl	80037f0 <position_get_a_deg_s16>
 800250e:	4603      	mov	r3, r0
}
 8002510:	4618      	mov	r0, r3
 8002512:	bd80      	pop	{r7, pc}
 8002514:	200105e8 	.word	0x200105e8

08002518 <OS_MotionPowerEnable>:

void OS_MotionPowerEnable(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
	robot.cs.cs_events |=   DO_POWER;
 800251c:	4b0a      	ldr	r3, [pc, #40]	; (8002548 <OS_MotionPowerEnable+0x30>)
 800251e:	f993 3000 	ldrsb.w	r3, [r3]
 8002522:	f043 0320 	orr.w	r3, r3, #32
 8002526:	b25a      	sxtb	r2, r3
 8002528:	4b07      	ldr	r3, [pc, #28]	; (8002548 <OS_MotionPowerEnable+0x30>)
 800252a:	701a      	strb	r2, [r3, #0]
	robot.cs.cs_events |=   DO_CS;
 800252c:	4b06      	ldr	r3, [pc, #24]	; (8002548 <OS_MotionPowerEnable+0x30>)
 800252e:	f993 3000 	ldrsb.w	r3, [r3]
 8002532:	f043 0301 	orr.w	r3, r3, #1
 8002536:	b25a      	sxtb	r2, r3
 8002538:	4b03      	ldr	r3, [pc, #12]	; (8002548 <OS_MotionPowerEnable+0x30>)
 800253a:	701a      	strb	r2, [r3, #0]
}
 800253c:	bf00      	nop
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20010598 	.word	0x20010598

0800254c <OS_MotionPowerDisable>:
void OS_MotionPowerDisable(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
	robot.cs.cs_events &= ~ DO_POWER;
 8002550:	4b0a      	ldr	r3, [pc, #40]	; (800257c <OS_MotionPowerDisable+0x30>)
 8002552:	f993 3000 	ldrsb.w	r3, [r3]
 8002556:	f023 0320 	bic.w	r3, r3, #32
 800255a:	b25a      	sxtb	r2, r3
 800255c:	4b07      	ldr	r3, [pc, #28]	; (800257c <OS_MotionPowerDisable+0x30>)
 800255e:	701a      	strb	r2, [r3, #0]
	robot.cs.cs_events &= ~ DO_CS;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <OS_MotionPowerDisable+0x30>)
 8002562:	f993 3000 	ldrsb.w	r3, [r3]
 8002566:	f023 0301 	bic.w	r3, r3, #1
 800256a:	b25a      	sxtb	r2, r3
 800256c:	4b03      	ldr	r3, [pc, #12]	; (800257c <OS_MotionPowerDisable+0x30>)
 800256e:	701a      	strb	r2, [r3, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	20010598 	.word	0x20010598

08002580 <OS_MotionMoveRelative>:

void OS_MotionMoveRelative(double d_mm, double a_deg_rel)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	ed87 0b02 	vstr	d0, [r7, #8]
 800258a:	ed87 1b00 	vstr	d1, [r7]
	trajectory_d_a_rel(&robot.cs.traj, d_mm, a_deg_rel);
 800258e:	ed97 1b00 	vldr	d1, [r7]
 8002592:	ed97 0b02 	vldr	d0, [r7, #8]
 8002596:	4803      	ldr	r0, [pc, #12]	; (80025a4 <OS_MotionMoveRelative+0x24>)
 8002598:	f001 ff6a 	bl	8004470 <trajectory_d_a_rel>
}
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20010630 	.word	0x20010630

080025a8 <OS_MotionGoToAuto>:

void OS_MotionGoToAuto(double pos_x, double pos_y)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	ed87 0b02 	vstr	d0, [r7, #8]
 80025b2:	ed87 1b00 	vstr	d1, [r7]
	trajectory_goto_xy_abs(&robot.cs.traj, pos_x, pos_y);
 80025b6:	ed97 1b00 	vldr	d1, [r7]
 80025ba:	ed97 0b02 	vldr	d0, [r7, #8]
 80025be:	4803      	ldr	r0, [pc, #12]	; (80025cc <OS_MotionGoToAuto+0x24>)
 80025c0:	f001 ffb2 	bl	8004528 <trajectory_goto_xy_abs>
}
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20010630 	.word	0x20010630

080025d0 <OS_MotionGoToFwd>:

void OS_MotionGoToFwd(double pos_x, double pos_y)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	ed87 0b02 	vstr	d0, [r7, #8]
 80025da:	ed87 1b00 	vstr	d1, [r7]
	trajectory_goto_forward_xy_abs(&robot.cs.traj, pos_x, pos_y);
 80025de:	ed97 1b00 	vldr	d1, [r7]
 80025e2:	ed97 0b02 	vldr	d0, [r7, #8]
 80025e6:	4803      	ldr	r0, [pc, #12]	; (80025f4 <OS_MotionGoToFwd+0x24>)
 80025e8:	f001 ffbe 	bl	8004568 <trajectory_goto_forward_xy_abs>
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20010630 	.word	0x20010630

080025f8 <OS_MotionGoToBwd>:

void OS_MotionGoToBwd(double pos_x, double pos_y)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	ed87 0b02 	vstr	d0, [r7, #8]
 8002602:	ed87 1b00 	vstr	d1, [r7]
	trajectory_goto_backward_xy_abs(&robot.cs.traj, pos_x, pos_y);
 8002606:	ed97 1b00 	vldr	d1, [r7]
 800260a:	ed97 0b02 	vldr	d0, [r7, #8]
 800260e:	4803      	ldr	r0, [pc, #12]	; (800261c <OS_MotionGoToBwd+0x24>)
 8002610:	f001 ffca 	bl	80045a8 <trajectory_goto_backward_xy_abs>
}
 8002614:	bf00      	nop
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20010630 	.word	0x20010630

08002620 <OS_MotionTurnToFront>:

void OS_MotionTurnToFront(double pos_x, double pos_y)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	ed87 0b02 	vstr	d0, [r7, #8]
 800262a:	ed87 1b00 	vstr	d1, [r7]
	trajectory_turnto_xy(&robot.cs.traj, pos_x, pos_y);
 800262e:	ed97 1b00 	vldr	d1, [r7]
 8002632:	ed97 0b02 	vldr	d0, [r7, #8]
 8002636:	4803      	ldr	r0, [pc, #12]	; (8002644 <OS_MotionTurnToFront+0x24>)
 8002638:	f001 fe3e 	bl	80042b8 <trajectory_turnto_xy>
}
 800263c:	bf00      	nop
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20010630 	.word	0x20010630

08002648 <OS_MotionTurnToBehind>:

void OS_MotionTurnToBehind(double pos_x, double pos_y)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002652:	ed87 1b00 	vstr	d1, [r7]
	trajectory_turnto_xy_behind(&robot.cs.traj, pos_x, pos_y);
 8002656:	ed97 1b00 	vldr	d1, [r7]
 800265a:	ed97 0b02 	vldr	d0, [r7, #8]
 800265e:	4803      	ldr	r0, [pc, #12]	; (800266c <OS_MotionTurnToBehind+0x24>)
 8002660:	f001 fe92 	bl	8004388 <trajectory_turnto_xy_behind>
}
 8002664:	bf00      	nop
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	20010630 	.word	0x20010630

08002670 <vCreateAllMutex>:

void vCreateAllMutex(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
	xEncoderAngleMutex = xSemaphoreCreateMutex();
 8002674:	2001      	movs	r0, #1
 8002676:	f004 fc41 	bl	8006efc <xQueueCreateMutex>
 800267a:	4602      	mov	r2, r0
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <vCreateAllMutex+0x44>)
 800267e:	601a      	str	r2, [r3, #0]
	xEncoderDistanceMutex = xSemaphoreCreateMutex();
 8002680:	2001      	movs	r0, #1
 8002682:	f004 fc3b 	bl	8006efc <xQueueCreateMutex>
 8002686:	4602      	mov	r2, r0
 8002688:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <vCreateAllMutex+0x48>)
 800268a:	601a      	str	r2, [r3, #0]
	xAngleConsignMutex = xSemaphoreCreateMutex();
 800268c:	2001      	movs	r0, #1
 800268e:	f004 fc35 	bl	8006efc <xQueueCreateMutex>
 8002692:	4602      	mov	r2, r0
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <vCreateAllMutex+0x4c>)
 8002696:	601a      	str	r2, [r3, #0]
	xDistanceConsignMutex = xSemaphoreCreateMutex();
 8002698:	2001      	movs	r0, #1
 800269a:	f004 fc2f 	bl	8006efc <xQueueCreateMutex>
 800269e:	4602      	mov	r2, r0
 80026a0:	4b07      	ldr	r3, [pc, #28]	; (80026c0 <vCreateAllMutex+0x50>)
 80026a2:	601a      	str	r2, [r3, #0]
	xRobotPositionMutex = xSemaphoreCreateMutex();
 80026a4:	2001      	movs	r0, #1
 80026a6:	f004 fc29 	bl	8006efc <xQueueCreateMutex>
 80026aa:	4602      	mov	r2, r0
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <vCreateAllMutex+0x54>)
 80026ae:	601a      	str	r2, [r3, #0]
}
 80026b0:	bf00      	nop
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	200107f8 	.word	0x200107f8
 80026b8:	200107fc 	.word	0x200107fc
 80026bc:	20010800 	.word	0x20010800
 80026c0:	20010804 	.word	0x20010804
 80026c4:	20010808 	.word	0x20010808

080026c8 <vLockEncoderAngle>:
void vLockEncoderAngle(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
	xSemaphoreTake(xEncoderAngleMutex, portMAX_DELAY);
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <vLockEncoderAngle+0x18>)
 80026ce:	6818      	ldr	r0, [r3, #0]
 80026d0:	2300      	movs	r3, #0
 80026d2:	f04f 32ff 	mov.w	r2, #4294967295
 80026d6:	2100      	movs	r1, #0
 80026d8:	f004 fde0 	bl	800729c <xQueueGenericReceive>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	200107f8 	.word	0x200107f8

080026e4 <vLockEncoderDistance>:
void vLockEncoderDistance(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	xSemaphoreTake(xEncoderDistanceMutex, portMAX_DELAY);
 80026e8:	4b04      	ldr	r3, [pc, #16]	; (80026fc <vLockEncoderDistance+0x18>)
 80026ea:	6818      	ldr	r0, [r3, #0]
 80026ec:	2300      	movs	r3, #0
 80026ee:	f04f 32ff 	mov.w	r2, #4294967295
 80026f2:	2100      	movs	r1, #0
 80026f4:	f004 fdd2 	bl	800729c <xQueueGenericReceive>
}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	200107fc 	.word	0x200107fc

08002700 <vLockAngleConsign>:
void vLockAngleConsign(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
	xSemaphoreTake(xAngleConsignMutex, portMAX_DELAY);
 8002704:	4b04      	ldr	r3, [pc, #16]	; (8002718 <vLockAngleConsign+0x18>)
 8002706:	6818      	ldr	r0, [r3, #0]
 8002708:	2300      	movs	r3, #0
 800270a:	f04f 32ff 	mov.w	r2, #4294967295
 800270e:	2100      	movs	r1, #0
 8002710:	f004 fdc4 	bl	800729c <xQueueGenericReceive>
}
 8002714:	bf00      	nop
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20010800 	.word	0x20010800

0800271c <vLockDistanceConsign>:
void vLockDistanceConsign(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	xSemaphoreTake(xDistanceConsignMutex, portMAX_DELAY);
 8002720:	4b04      	ldr	r3, [pc, #16]	; (8002734 <vLockDistanceConsign+0x18>)
 8002722:	6818      	ldr	r0, [r3, #0]
 8002724:	2300      	movs	r3, #0
 8002726:	f04f 32ff 	mov.w	r2, #4294967295
 800272a:	2100      	movs	r1, #0
 800272c:	f004 fdb6 	bl	800729c <xQueueGenericReceive>
}
 8002730:	bf00      	nop
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20010804 	.word	0x20010804

08002738 <vLockRobotPosition>:
void vLockRobotPosition(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
	xSemaphoreTake(xRobotPositionMutex, portMAX_DELAY);
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <vLockRobotPosition+0x18>)
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	2300      	movs	r3, #0
 8002742:	f04f 32ff 	mov.w	r2, #4294967295
 8002746:	2100      	movs	r1, #0
 8002748:	f004 fda8 	bl	800729c <xQueueGenericReceive>
}
 800274c:	bf00      	nop
 800274e:	bd80      	pop	{r7, pc}
 8002750:	20010808 	.word	0x20010808

08002754 <vUnlockEncoderAngle>:
void vUnlockEncoderAngle(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
	xSemaphoreGive(xEncoderAngleMutex);
 8002758:	4b04      	ldr	r3, [pc, #16]	; (800276c <vUnlockEncoderAngle+0x18>)
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	2300      	movs	r3, #0
 800275e:	2200      	movs	r2, #0
 8002760:	2100      	movs	r1, #0
 8002762:	f004 fc11 	bl	8006f88 <xQueueGenericSend>
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	200107f8 	.word	0x200107f8

08002770 <vUnlockEncoderDistance>:
void vUnlockEncoderDistance(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
	xSemaphoreGive(xEncoderDistanceMutex);
 8002774:	4b04      	ldr	r3, [pc, #16]	; (8002788 <vUnlockEncoderDistance+0x18>)
 8002776:	6818      	ldr	r0, [r3, #0]
 8002778:	2300      	movs	r3, #0
 800277a:	2200      	movs	r2, #0
 800277c:	2100      	movs	r1, #0
 800277e:	f004 fc03 	bl	8006f88 <xQueueGenericSend>
}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	200107fc 	.word	0x200107fc

0800278c <vUnlockAngleConsign>:
void vUnlockAngleConsign(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
	xSemaphoreGive(xAngleConsignMutex);
 8002790:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <vUnlockAngleConsign+0x18>)
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	2300      	movs	r3, #0
 8002796:	2200      	movs	r2, #0
 8002798:	2100      	movs	r1, #0
 800279a:	f004 fbf5 	bl	8006f88 <xQueueGenericSend>
}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20010800 	.word	0x20010800

080027a8 <vUnlockDistanceConsign>:
void vUnlockDistanceConsign(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
	xSemaphoreGive(xDistanceConsignMutex);
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <vUnlockDistanceConsign+0x18>)
 80027ae:	6818      	ldr	r0, [r3, #0]
 80027b0:	2300      	movs	r3, #0
 80027b2:	2200      	movs	r2, #0
 80027b4:	2100      	movs	r1, #0
 80027b6:	f004 fbe7 	bl	8006f88 <xQueueGenericSend>
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20010804 	.word	0x20010804

080027c4 <vUnlockRobotPosition>:
void vUnlockRobotPosition(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	xSemaphoreGive(xRobotPositionMutex);
 80027c8:	4b04      	ldr	r3, [pc, #16]	; (80027dc <vUnlockRobotPosition+0x18>)
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	2300      	movs	r3, #0
 80027ce:	2200      	movs	r2, #0
 80027d0:	2100      	movs	r1, #0
 80027d2:	f004 fbd9 	bl	8006f88 <xQueueGenericSend>
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20010808 	.word	0x20010808

080027e0 <motion_is_traj_done>:

void motion_set_wp(wp_t *waypoint) {
	xQueueSend(xWaypointQueue, waypoint, 0);
}

bool motion_is_traj_done(wp_t *waypoint) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
	if(waypoint->trajectory_must_finish)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7cdb      	ldrb	r3, [r3, #19]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <motion_is_traj_done+0x18>
		return Os_MotionTrajectoryFinished();
 80027f0:	f7ff fde0 	bl	80023b4 <Os_MotionTrajectoryFinished>
 80027f4:	4603      	mov	r3, r0
 80027f6:	e002      	b.n	80027fe <motion_is_traj_done+0x1e>
	else
		return Os_MotionTrajectoryNear();
 80027f8:	f7ff fdba 	bl	8002370 <Os_MotionTrajectoryNear>
 80027fc:	4603      	mov	r3, r0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop

08002808 <motion_clear>:
void motion_clear(void){
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
	wp_t lost;
	while(xQueueReceive(xWaypointQueue, &lost, 0));
 800280e:	bf00      	nop
 8002810:	4b06      	ldr	r3, [pc, #24]	; (800282c <motion_clear+0x24>)
 8002812:	6818      	ldr	r0, [r3, #0]
 8002814:	1d39      	adds	r1, r7, #4
 8002816:	2300      	movs	r3, #0
 8002818:	2200      	movs	r2, #0
 800281a:	f004 fd3f 	bl	800729c <xQueueGenericReceive>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1f5      	bne.n	8002810 <motion_clear+0x8>
}
 8002824:	bf00      	nop
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	2001080c 	.word	0x2001080c

08002830 <motion_send_wp>:

void motion_send_wp(wp_t *waypoint) {
 8002830:	b5b0      	push	{r4, r5, r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
    //		phys_apply_offset(&(robot.cs.pos), (waypoint->coord.abs), (waypoint->offset));
    //  }
 // }

    // Pop a waypoint and send the speed and position it
    switch(waypoint->speed) {
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	7c9b      	ldrb	r3, [r3, #18]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d00a      	beq.n	8002856 <motion_send_wp+0x26>
 8002840:	2b02      	cmp	r3, #2
 8002842:	d00f      	beq.n	8002864 <motion_send_wp+0x34>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d113      	bne.n	8002870 <motion_send_wp+0x40>
    	case WP_SPEED_FAST:
    		OS_MotionSetSpeed(SPEED_FAST_D, SPEED_FAST_A);
 8002848:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800284c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8002850:	f7ff fdca 	bl	80023e8 <OS_MotionSetSpeed>
    		break;
 8002854:	e011      	b.n	800287a <motion_send_wp+0x4a>
    	case WP_SPEED_NORMAL:
    		OS_MotionSetSpeed(SPEED_NORMAL_D, SPEED_NORMAL_A);
 8002856:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800285a:	f44f 7048 	mov.w	r0, #800	; 0x320
 800285e:	f7ff fdc3 	bl	80023e8 <OS_MotionSetSpeed>
    		break;
 8002862:	e00a      	b.n	800287a <motion_send_wp+0x4a>
    	case WP_SPEED_SLOW:
    		OS_MotionSetSpeed(SPEED_SLOW_D, SPEED_SLOW_A);
 8002864:	21c8      	movs	r1, #200	; 0xc8
 8002866:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800286a:	f7ff fdbd 	bl	80023e8 <OS_MotionSetSpeed>
    		break;
 800286e:	e004      	b.n	800287a <motion_send_wp+0x4a>
    	case WP_SPEED_VERY_SLOW:
    	default: // this is quite an error
    		OS_MotionSetSpeed(SPEED_VERY_SLOW_D, SPEED_VERY_SLOW_A);
 8002870:	2164      	movs	r1, #100	; 0x64
 8002872:	20c8      	movs	r0, #200	; 0xc8
 8002874:	f7ff fdb8 	bl	80023e8 <OS_MotionSetSpeed>
    		break;
 8002878:	bf00      	nop
    }

    switch(waypoint->type) {
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	3b01      	subs	r3, #1
 8002880:	2b05      	cmp	r3, #5
 8002882:	f200 8099 	bhi.w	80029b8 <motion_send_wp+0x188>
 8002886:	a201      	add	r2, pc, #4	; (adr r2, 800288c <motion_send_wp+0x5c>)
 8002888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288c:	080028a5 	.word	0x080028a5
 8002890:	080028d3 	.word	0x080028d3
 8002894:	08002901 	.word	0x08002901
 8002898:	0800292f 	.word	0x0800292f
 800289c:	0800298b 	.word	0x0800298b
 80028a0:	0800295d 	.word	0x0800295d
    	// "GOTO" motion (full-motions)
    	case WP_GOTO_AUTO:
    		OS_MotionGoToAuto(waypoint->coord.abs.x, waypoint->coord.abs.y);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7fd fe5a 	bl	8000564 <__aeabi_i2d>
 80028b0:	4604      	mov	r4, r0
 80028b2:	460d      	mov	r5, r1
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fe52 	bl	8000564 <__aeabi_i2d>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	ec43 2b11 	vmov	d1, r2, r3
 80028c8:	ec45 4b10 	vmov	d0, r4, r5
 80028cc:	f7ff fe6c 	bl	80025a8 <OS_MotionGoToAuto>
    		break;
 80028d0:	e073      	b.n	80029ba <motion_send_wp+0x18a>
    	case WP_GOTO_FWD:
    		OS_MotionGoToFwd(waypoint->coord.abs.x, waypoint->coord.abs.y);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7fd fe43 	bl	8000564 <__aeabi_i2d>
 80028de:	4604      	mov	r4, r0
 80028e0:	460d      	mov	r5, r1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7fd fe3b 	bl	8000564 <__aeabi_i2d>
 80028ee:	4602      	mov	r2, r0
 80028f0:	460b      	mov	r3, r1
 80028f2:	ec43 2b11 	vmov	d1, r2, r3
 80028f6:	ec45 4b10 	vmov	d0, r4, r5
 80028fa:	f7ff fe69 	bl	80025d0 <OS_MotionGoToFwd>
    		break;
 80028fe:	e05c      	b.n	80029ba <motion_send_wp+0x18a>
    	case WP_GOTO_BWD:
    		OS_MotionGoToBwd(waypoint->coord.abs.x, waypoint->coord.abs.y);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fd fe2c 	bl	8000564 <__aeabi_i2d>
 800290c:	4604      	mov	r4, r0
 800290e:	460d      	mov	r5, r1
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002916:	4618      	mov	r0, r3
 8002918:	f7fd fe24 	bl	8000564 <__aeabi_i2d>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	ec43 2b11 	vmov	d1, r2, r3
 8002924:	ec45 4b10 	vmov	d0, r4, r5
 8002928:	f7ff fe66 	bl	80025f8 <OS_MotionGoToBwd>
    		break;
 800292c:	e045      	b.n	80029ba <motion_send_wp+0x18a>

    	// Relative motion
    	case WP_MOVE_REL:
        // Depending on the sign of the "d", we will go forward or backward
    		OS_MotionMoveRelative(waypoint->coord.rel.d, waypoint->coord.rel.a);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002934:	4618      	mov	r0, r3
 8002936:	f7fd fe15 	bl	8000564 <__aeabi_i2d>
 800293a:	4604      	mov	r4, r0
 800293c:	460d      	mov	r5, r1
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fe0d 	bl	8000564 <__aeabi_i2d>
 800294a:	4602      	mov	r2, r0
 800294c:	460b      	mov	r3, r1
 800294e:	ec43 2b11 	vmov	d1, r2, r3
 8002952:	ec45 4b10 	vmov	d0, r4, r5
 8002956:	f7ff fe13 	bl	8002580 <OS_MotionMoveRelative>
    		break;
 800295a:	e02e      	b.n	80029ba <motion_send_wp+0x18a>

  		// "ORIENT" motions (pure rotation)
    	case WP_ORIENT_BEHIND:
    		OS_MotionTurnToBehind(waypoint->coord.abs.x, waypoint->coord.abs.y);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002962:	4618      	mov	r0, r3
 8002964:	f7fd fdfe 	bl	8000564 <__aeabi_i2d>
 8002968:	4604      	mov	r4, r0
 800296a:	460d      	mov	r5, r1
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002972:	4618      	mov	r0, r3
 8002974:	f7fd fdf6 	bl	8000564 <__aeabi_i2d>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	ec43 2b11 	vmov	d1, r2, r3
 8002980:	ec45 4b10 	vmov	d0, r4, r5
 8002984:	f7ff fe60 	bl	8002648 <OS_MotionTurnToBehind>
    		break;
 8002988:	e017      	b.n	80029ba <motion_send_wp+0x18a>
    	case WP_ORIENT_FRONT:
    		OS_MotionTurnToFront(waypoint->coord.abs.x, waypoint->coord.abs.y);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002990:	4618      	mov	r0, r3
 8002992:	f7fd fde7 	bl	8000564 <__aeabi_i2d>
 8002996:	4604      	mov	r4, r0
 8002998:	460d      	mov	r5, r1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fd fddf 	bl	8000564 <__aeabi_i2d>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	ec43 2b11 	vmov	d1, r2, r3
 80029ae:	ec45 4b10 	vmov	d0, r4, r5
 80029b2:	f7ff fe35 	bl	8002620 <OS_MotionTurnToFront>
    		break;
 80029b6:	e000      	b.n	80029ba <motion_send_wp+0x18a>

    	default:
    		// error
    		break;
 80029b8:	bf00      	nop
    } // switch
}
 80029ba:	bf00      	nop
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bdb0      	pop	{r4, r5, r7, pc}
 80029c2:	bf00      	nop

080029c4 <rs_get_polar_from_wheels>:
/**
 * convert the values of wheels encoders (left, right) into (distance,
 * angle)
 */
void rs_get_polar_from_wheels(struct rs_polar *p_dst, struct rs_wheels *w_src)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
	p_dst->distance = (w_src->right + w_src->left) / 2;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4413      	add	r3, r2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	da00      	bge.n	80029de <rs_get_polar_from_wheels+0x1a>
 80029dc:	3301      	adds	r3, #1
 80029de:	105b      	asrs	r3, r3, #1
 80029e0:	461a      	mov	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	601a      	str	r2, [r3, #0]
	p_dst->angle    = (w_src->right - w_src->left) / 2;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	da00      	bge.n	80029f6 <rs_get_polar_from_wheels+0x32>
 80029f4:	3301      	adds	r3, #1
 80029f6:	105b      	asrs	r3, r3, #1
 80029f8:	461a      	mov	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	605a      	str	r2, [r3, #4]
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop

08002a0c <rs_get_wheels_from_polar>:

/**
 * convert (distance, angle) into (left, right)
 */
void rs_get_wheels_from_polar(struct rs_wheels *w_dst, struct rs_polar *p_src)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
	w_dst->left  = p_src->distance - p_src->angle;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	1ad2      	subs	r2, r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	601a      	str	r2, [r3, #0]
	w_dst->right = p_src->distance + p_src->angle;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	441a      	add	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	605a      	str	r2, [r3, #4]
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop

08002a40 <bd_init>:

#include <blocking_detection_manager.h>

/** init module, give the robot system to use as a parameter */
void bd_init(struct blocking_detection * bd)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
	memset(bd, 0, sizeof(*bd));
 8002a48:	222c      	movs	r2, #44	; 0x2c
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f007 fd28 	bl	800a4a2 <memset>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop

08002a5c <bd_set_current_thresholds>:

/* thresholds */
void bd_set_current_thresholds(struct blocking_detection * bd, 
			       int32_t k1, int32_t k2, 
			       uint32_t i_thres, uint16_t cpt_thres)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
	bd->k1 = k1;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	609a      	str	r2, [r3, #8]
	bd->k2 = k2;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	60da      	str	r2, [r3, #12]
	bd->i_thres = i_thres;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	605a      	str	r2, [r3, #4]
	bd->cpt_thres = cpt_thres;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	8b3a      	ldrh	r2, [r7, #24]
 8002a80:	821a      	strh	r2, [r3, #16]
	bd->cpt = 0;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	825a      	strh	r2, [r3, #18]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <bd_set_speed_threshold>:

/* speed threshold */
void bd_set_speed_threshold(struct blocking_detection * bd, 
			    uint16_t speed)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	807b      	strh	r3, [r7, #2]
	bd->speed_thres = speed;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	887a      	ldrh	r2, [r7, #2]
 8002aa4:	829a      	strh	r2, [r3, #20]
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop

08002ab4 <safe_filter>:
 * - if pointer is null, return the IN value
 * - else apply filter
 */
static inline uint32_t
safe_filter(int32_t (*f)(void *, int32_t), void * param, int32_t value)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
	int32_t (*f_tmp)(void *, int32_t);
	void * param_tmp;
	f_tmp = f;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	617b      	str	r3, [r7, #20]
	param_tmp = param;
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	613b      	str	r3, [r7, #16]
	if (f_tmp) {
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d005      	beq.n	8002ada <safe_filter+0x26>
		return f_tmp(param_tmp, value);
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	6938      	ldr	r0, [r7, #16]
 8002ad4:	4798      	blx	r3
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	e000      	b.n	8002adc <safe_filter+0x28>
	}
	return value;
 8002ada:	687b      	ldr	r3, [r7, #4]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <safe_getprocessout>:
 * - if pointer is null, return 0
 * - else return the value processed by the function
 */
static inline uint32_t
safe_getprocessout(int32_t (*f)(void *), void * param)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
	int32_t (*f_tmp)(void *);
	void * param_tmp;
	f_tmp = f;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	60fb      	str	r3, [r7, #12]
	param_tmp = param;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	60bb      	str	r3, [r7, #8]
	if (f_tmp) {
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d004      	beq.n	8002b06 <safe_getprocessout+0x22>
		return f_tmp(param_tmp);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	68b8      	ldr	r0, [r7, #8]
 8002b00:	4798      	blx	r3
 8002b02:	4603      	mov	r3, r0
 8002b04:	e000      	b.n	8002b08 <safe_getprocessout+0x24>
	}
	return 0;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <safe_setprocessin>:
 * - if pointer is null, don't do anything
 * - else call the processin with the parameters
 */
static inline void
safe_setprocessin(void (*f)(void *, int32_t), void * param, int32_t value)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
	void (*f_tmp)(void *, int32_t);
	void * param_tmp;
	f_tmp = f;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	617b      	str	r3, [r7, #20]
	param_tmp = param;
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	613b      	str	r3, [r7, #16]
	if (f_tmp) {
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <safe_setprocessin+0x22>
		f_tmp(param_tmp, value);
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	6938      	ldr	r0, [r7, #16]
 8002b30:	4798      	blx	r3
	}
}
 8002b32:	bf00      	nop
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop

08002b3c <cs_init>:

/**********************************************/

void cs_init(struct cs* cs)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
    cs->consign_filter = NULL;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
    cs->consign_filter_params = NULL;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	605a      	str	r2, [r3, #4]

    cs->correct_filter = NULL;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	609a      	str	r2, [r3, #8]
    cs->correct_filter_params = NULL;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	60da      	str	r2, [r3, #12]

    cs->feedback_filter = NULL;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	611a      	str	r2, [r3, #16]
    cs->feedback_filter_params = NULL;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	615a      	str	r2, [r3, #20]

    cs->process_out = NULL;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	619a      	str	r2, [r3, #24]
    cs->process_out_params = NULL;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	61da      	str	r2, [r3, #28]

    cs->process_in = NULL;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	621a      	str	r2, [r3, #32]
    cs->process_in_params = NULL;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	625a      	str	r2, [r3, #36]	; 0x24

    cs->consign_value = 0;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	629a      	str	r2, [r3, #40]	; 0x28
    cs->error_value = 0;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	635a      	str	r2, [r3, #52]	; 0x34
    cs->out_value = 0;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	639a      	str	r2, [r3, #56]	; 0x38

    return;
 8002b92:	bf00      	nop
}
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop

08002ba0 <cs_set_consign_filter>:


void cs_set_consign_filter(struct cs* cs, int32_t (*consign_filter)(void*, int32_t), void* consign_filter_params)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
    cs->consign_filter = consign_filter;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	601a      	str	r2, [r3, #0]
    cs->consign_filter_params = consign_filter_params;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	605a      	str	r2, [r3, #4]
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <cs_set_correct_filter>:



void cs_set_correct_filter(struct cs* cs, int32_t (*correct_filter)(void*, int32_t), void* correct_filter_params)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
    cs->correct_filter = correct_filter;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	609a      	str	r2, [r3, #8]
    cs->correct_filter_params = correct_filter_params;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	60da      	str	r2, [r3, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <cs_set_process_in>:
    cs->feedback_filter_params = feedback_filter_params;
}


void cs_set_process_in(struct cs* cs, void (*process_in)(void*, int32_t), void* process_in_params)
{        
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
    cs->process_in = process_in;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	621a      	str	r2, [r3, #32]
    cs->process_in_params = process_in_params;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <cs_set_process_out>:



void cs_set_process_out(struct cs* cs, int32_t (*process_out)(void*), void* process_out_params)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
    cs->process_out = process_out;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	619a      	str	r2, [r3, #24]
    cs->process_out_params = process_out_params;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	61da      	str	r2, [r3, #28]
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <cs_do_process>:



int32_t cs_do_process(struct cs* cs, int32_t consign)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]

    static int i=0;
    int32_t process_out_value = 0;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]

    /* save the consign value into the structure */
    cs->consign_value = consign;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	629a      	str	r2, [r3, #40]	; 0x28

    DEBUG("%d %ld ", i++, consign);

    /* if the consign filter exist */
    cs->filtered_consign_value = consign = safe_filter(cs->consign_filter, cs->consign_filter_params, consign);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	4619      	mov	r1, r3
 8002c50:	f7ff ff30 	bl	8002ab4 <safe_filter>
 8002c54:	4603      	mov	r3, r0
 8002c56:	603b      	str	r3, [r7, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	631a      	str	r2, [r3, #48]	; 0x30
	
    DEBUG("%ld ", cs->filtered_consign_value);

    /* read the process out if defined */
    process_out_value = safe_getprocessout(cs->process_out, cs->process_out_params);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	f7ff ff3b 	bl	8002ae4 <safe_getprocessout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	60fb      	str	r3, [r7, #12]

    DEBUG("%ld ", process_out_value);

    /* apply the feedback filter if defined */
    process_out_value = safe_filter(cs->feedback_filter, cs->feedback_filter_params, process_out_value);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6918      	ldr	r0, [r3, #16]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	f7ff ff19 	bl	8002ab4 <safe_filter>
 8002c82:	4603      	mov	r3, r0
 8002c84:	60fb      	str	r3, [r7, #12]
    cs->filtered_feedback_value = process_out_value;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	62da      	str	r2, [r3, #44]	; 0x2c

    DEBUG("%ld ", process_out_value);

    /* substract consign and process out and put it into error */
    cs->error_value = cs->filtered_consign_value - process_out_value ;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	1ad2      	subs	r2, r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	635a      	str	r2, [r3, #52]	; 0x34
    
    DEBUG("%ld ", cs->error_value);

    /* apply the correct filter to error_value and put it into out_value */
    cs->out_value = safe_filter(cs->correct_filter, cs->correct_filter_params, cs->error_value);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6898      	ldr	r0, [r3, #8]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68d9      	ldr	r1, [r3, #12]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	f7ff ff05 	bl	8002ab4 <safe_filter>
 8002caa:	4603      	mov	r3, r0
 8002cac:	461a      	mov	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	639a      	str	r2, [r3, #56]	; 0x38
 
    DEBUG("%ld\n", cs->out_value);

    /* send out_value to process in*/
    safe_setprocessin (cs->process_in, cs->process_in_params, cs->out_value);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a18      	ldr	r0, [r3, #32]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	f7ff ff26 	bl	8002b10 <safe_setprocessin>

    /* return the out value */
    return (cs->out_value);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <cs_manage>:



void cs_manage(void * data)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
    struct cs* cs = data;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	60fb      	str	r3, [r7, #12]
    cs_do_process(cs, cs->consign_value);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f7ff ffa4 	bl	8002c30 <cs_do_process>
}
 8002ce8:	bf00      	nop
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <cs_get_consign>:
}



int32_t cs_get_consign(struct cs* cs)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
    int32_t tmp;
    tmp = cs->consign_value;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfc:	60fb      	str	r3, [r7, #12]

    return tmp;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <cs_get_filtered_consign>:

int32_t cs_get_filtered_consign(struct cs* cs)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
    int32_t tmp;
    tmp = cs->filtered_consign_value;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d18:	60fb      	str	r3, [r7, #12]

    return tmp;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <cs_set_consign>:
}



void cs_set_consign(struct cs* cs, int32_t v)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
    /* set the consign */
    cs->consign_value = v;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	629a      	str	r2, [r3, #40]	; 0x28
}        
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <pid_init>:
#include <pid.h>


/** this function will initialize all fieds of pid structure to 0 */
void pid_init(struct pid_filter *p)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	memset(p, 0, sizeof(*p));
 8002d4c:	2234      	movs	r2, #52	; 0x34
 8002d4e:	2100      	movs	r1, #0
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f007 fba6 	bl	800a4a2 <memset>
	p->gain_P = 1 ;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	801a      	strh	r2, [r3, #0]
	p->derivate_nb_samples = 1;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	71da      	strb	r2, [r3, #7]
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop

08002d6c <pid_set_gains>:
	p->prev_D = 0;
	p->prev_out = 0;
}

void pid_set_gains(struct pid_filter *p, int16_t gp, int16_t gi, int16_t gd)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	4608      	mov	r0, r1
 8002d76:	4611      	mov	r1, r2
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	817b      	strh	r3, [r7, #10]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	813b      	strh	r3, [r7, #8]
 8002d82:	4613      	mov	r3, r2
 8002d84:	80fb      	strh	r3, [r7, #6]
	p->gain_P  = gp;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	897a      	ldrh	r2, [r7, #10]
 8002d8a:	801a      	strh	r2, [r3, #0]
	p->gain_I  = gi;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	893a      	ldrh	r2, [r7, #8]
 8002d90:	805a      	strh	r2, [r3, #2]
	p->gain_D  = gd;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	88fa      	ldrh	r2, [r7, #6]
 8002d96:	809a      	strh	r2, [r3, #4]
}
 8002d98:	bf00      	nop
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <pid_set_maximums>:

void pid_set_maximums(struct pid_filter *p, int32_t max_in, int32_t max_I, int32_t max_out)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
 8002db0:	603b      	str	r3, [r7, #0]
	p->max_in  = max_in;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	61da      	str	r2, [r3, #28]
	p->max_I   = max_I;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	621a      	str	r2, [r3, #32]
	p->max_out = max_out;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002dc4:	bf00      	nop
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <pid_set_out_shift>:

void pid_set_out_shift(struct pid_filter *p, uint8_t out_shift)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	70fb      	strb	r3, [r7, #3]
	p->out_shift=out_shift;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	78fa      	ldrb	r2, [r7, #3]
 8002de0:	719a      	strb	r2, [r3, #6]
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop

08002df0 <pid_set_derivate_filter>:

int8_t pid_set_derivate_filter(struct pid_filter *p, uint8_t nb_samples)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	70fb      	strb	r3, [r7, #3]
	int8_t ret;
	if (nb_samples > PID_DERIVATE_FILTER_MAX_SIZE) {
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	2b04      	cmp	r3, #4
 8002e00:	d902      	bls.n	8002e08 <pid_set_derivate_filter+0x18>
		ret = -1;
 8002e02:	23ff      	movs	r3, #255	; 0xff
 8002e04:	73fb      	strb	r3, [r7, #15]
 8002e06:	e004      	b.n	8002e12 <pid_set_derivate_filter+0x22>
	}
	else {
		p->derivate_nb_samples = nb_samples;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	71da      	strb	r2, [r3, #7]
		ret = 0;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8002e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3714      	adds	r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop

08002e24 <pid_do_filter>:
	return ret;
}

/* first parameter should be a (struct pid_filter *) */
int32_t pid_do_filter(void * data, int32_t in)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b087      	sub	sp, #28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
	int32_t derivate ;
	int32_t command ;
	struct pid_filter * p = data;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	60fb      	str	r3, [r7, #12]
	*
	* We can apply a filter to reduce noise on the derivate term,
	* by using a bigger period.
	*/
	
	prev_index = p->index + 1;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	7a1b      	ldrb	r3, [r3, #8]
 8002e36:	3301      	adds	r3, #1
 8002e38:	74fb      	strb	r3, [r7, #19]
	if (prev_index >= p->derivate_nb_samples)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	79db      	ldrb	r3, [r3, #7]
 8002e3e:	7cfa      	ldrb	r2, [r7, #19]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d301      	bcc.n	8002e48 <pid_do_filter+0x24>
		prev_index = 0;
 8002e44:	2300      	movs	r3, #0
 8002e46:	74fb      	strb	r3, [r7, #19]

	/* saturate input... it influences integral an derivate */
	if (p->max_in)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d012      	beq.n	8002e76 <pid_do_filter+0x52>
		S_MAX(in, p->max_in) ;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	69da      	ldr	r2, [r3, #28]
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	da03      	bge.n	8002e62 <pid_do_filter+0x3e>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	603b      	str	r3, [r7, #0]
 8002e60:	e009      	b.n	8002e76 <pid_do_filter+0x52>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	425a      	negs	r2, r3
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	dd03      	ble.n	8002e76 <pid_do_filter+0x52>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	425b      	negs	r3, r3
 8002e74:	603b      	str	r3, [r7, #0]

	derivate = in - p->prev_samples[prev_index];
 8002e76:	7cfb      	ldrb	r3, [r7, #19]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	3302      	adds	r3, #2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4413      	add	r3, r2
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	60bb      	str	r3, [r7, #8]
	p->integral += in ;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	441a      	add	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	629a      	str	r2, [r3, #40]	; 0x28

	if (p->max_I)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d016      	beq.n	8002eca <pid_do_filter+0xa6>
		S_MAX(p->integral, p->max_I) ;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	dd04      	ble.n	8002eb2 <pid_do_filter+0x8e>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6a1a      	ldr	r2, [r3, #32]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	629a      	str	r2, [r3, #40]	; 0x28
 8002eb0:	e00b      	b.n	8002eca <pid_do_filter+0xa6>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	425b      	negs	r3, r3
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	da04      	bge.n	8002eca <pid_do_filter+0xa6>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	425a      	negs	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	629a      	str	r2, [r3, #40]	; 0x28

	/* so, command = P.coef_P + I.coef_I + D.coef_D */
	command = in * p->gain_P + 
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	fb03 f202 	mul.w	r2, r3, r2
		p->integral * p->gain_I +
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002edc:	68f9      	ldr	r1, [r7, #12]
 8002ede:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8002ee2:	fb01 f303 	mul.w	r3, r1, r3

	if (p->max_I)
		S_MAX(p->integral, p->max_I) ;

	/* so, command = P.coef_P + I.coef_I + D.coef_D */
	command = in * p->gain_P + 
 8002ee6:	441a      	add	r2, r3
		p->integral * p->gain_I +
		(derivate * p->gain_D) / p->derivate_nb_samples ;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	fb03 f301 	mul.w	r3, r3, r1
 8002ef6:	68f9      	ldr	r1, [r7, #12]
 8002ef8:	79c9      	ldrb	r1, [r1, #7]
 8002efa:	fb93 f3f1 	sdiv	r3, r3, r1

	if (p->max_I)
		S_MAX(p->integral, p->max_I) ;

	/* so, command = P.coef_P + I.coef_I + D.coef_D */
	command = in * p->gain_P + 
 8002efe:	4413      	add	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]
		p->integral * p->gain_I +
		(derivate * p->gain_D) / p->derivate_nb_samples ;

	if ( command < 0 )
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	da07      	bge.n	8002f18 <pid_do_filter+0xf4>
		command = -( -command >> p->out_shift );
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	425b      	negs	r3, r3
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	7992      	ldrb	r2, [r2, #6]
 8002f10:	4113      	asrs	r3, r2
 8002f12:	425b      	negs	r3, r3
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	e005      	b.n	8002f24 <pid_do_filter+0x100>
	else
		command = command >> p->out_shift ;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	799b      	ldrb	r3, [r3, #6]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	4113      	asrs	r3, r2
 8002f22:	617b      	str	r3, [r7, #20]

	if (p->max_out)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d012      	beq.n	8002f52 <pid_do_filter+0x12e>
		S_MAX (command, p->max_out) ;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	da03      	bge.n	8002f3e <pid_do_filter+0x11a>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	e009      	b.n	8002f52 <pid_do_filter+0x12e>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f42:	425a      	negs	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	dd03      	ble.n	8002f52 <pid_do_filter+0x12e>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4e:	425b      	negs	r3, r3
 8002f50:	617b      	str	r3, [r7, #20]


	/* backup of current error value (for the next calcul of derivate value) */
	p->prev_samples[p->index] = in ;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	7a1b      	ldrb	r3, [r3, #8]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	3302      	adds	r3, #2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	605a      	str	r2, [r3, #4]
	p->index = prev_index; /* next index is prev_index */
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	7cfa      	ldrb	r2, [r7, #19]
 8002f66:	721a      	strb	r2, [r3, #8]
	p->prev_D = derivate ;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	62da      	str	r2, [r3, #44]	; 0x2c
	p->prev_out = command ;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	631a      	str	r2, [r3, #48]	; 0x30
	
	return command;
 8002f74:	697b      	ldr	r3, [r7, #20]
} 
 8002f76:	4618      	mov	r0, r3
 8002f78:	371c      	adds	r7, #28
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop

08002f84 <quadramp_init>:
#include <quadramp.h>

#define NEXT(n, i)  (((n) + (i)/(n)) >> 1)

void quadramp_init(struct quadramp_filter * q)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
	memset(q, 0, sizeof(*q));
 8002f8c:	221c      	movs	r2, #28
 8002f8e:	2100      	movs	r1, #0
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f007 fa86 	bl	800a4a2 <memset>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop

08002fa0 <quadramp_set_2nd_order_vars>:
}

void quadramp_set_2nd_order_vars(struct quadramp_filter * q, 
				 uint32_t var_2nd_ord_pos, 
				 uint32_t var_2nd_ord_neg)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
	q->var_2nd_ord_pos = var_2nd_ord_pos;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	601a      	str	r2, [r3, #0]
	q->var_2nd_ord_neg = var_2nd_ord_neg;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	605a      	str	r2, [r3, #4]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <quadramp_set_1st_order_vars>:

void quadramp_set_1st_order_vars(struct quadramp_filter * q, 
				 uint32_t var_1st_ord_pos, 
				 uint32_t var_1st_ord_neg)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b085      	sub	sp, #20
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
	q->var_1st_ord_pos = var_1st_ord_pos;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	609a      	str	r2, [r3, #8]
	q->var_1st_ord_neg = var_1st_ord_neg;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	60da      	str	r2, [r3, #12]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <quadramp_do_filter>:
 * \param data should be a (struct quadramp_filter *) pointer
 * \param in is the input of the filter
 * 
 */
int32_t quadramp_do_filter(void * data, int32_t in)
{
 8002fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fea:	b08f      	sub	sp, #60	; 0x3c
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
	struct quadramp_filter * q = data;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	61fb      	str	r3, [r7, #28]
	int32_t d ;
	int32_t pos_target;
	int32_t var_1st_ord_pos = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	633b      	str	r3, [r7, #48]	; 0x30
	int32_t var_1st_ord_neg = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
	int32_t var_2nd_ord_pos = 0;
 8002ffe:	2300      	movs	r3, #0
 8003000:	62bb      	str	r3, [r7, #40]	; 0x28
	int32_t var_2nd_ord_neg = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t previous_var, previous_out ;

	if ( q->var_1st_ord_pos )
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d002      	beq.n	8003014 <quadramp_do_filter+0x2c>
		var_1st_ord_pos = q->var_1st_ord_pos ;  
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	633b      	str	r3, [r7, #48]	; 0x30

	if ( q->var_1st_ord_neg )
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d003      	beq.n	8003024 <quadramp_do_filter+0x3c>
		var_1st_ord_neg = -q->var_1st_ord_neg ;
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	425b      	negs	r3, r3
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c

	if ( q->var_2nd_ord_pos )
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d002      	beq.n	8003032 <quadramp_do_filter+0x4a>
		var_2nd_ord_pos = q->var_2nd_ord_pos ;  
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	62bb      	str	r3, [r7, #40]	; 0x28

	if ( q->var_2nd_ord_neg )
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <quadramp_do_filter+0x5a>
		var_2nd_ord_neg = -q->var_2nd_ord_neg ;
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	425b      	negs	r3, r3
 8003040:	627b      	str	r3, [r7, #36]	; 0x24

	previous_var = q->previous_var;
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	623b      	str	r3, [r7, #32]
	previous_out = q->previous_out;
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	61bb      	str	r3, [r7, #24]

	d = in - previous_out ;
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	617b      	str	r3, [r7, #20]

	/* Deceleration ramp */
	if ( d > 0 && var_2nd_ord_neg) {
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b00      	cmp	r3, #0
 800305a:	dd3b      	ble.n	80030d4 <quadramp_do_filter+0xec>
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	2b00      	cmp	r3, #0
 8003060:	d038      	beq.n	80030d4 <quadramp_do_filter+0xec>
		int32_t ramp_pos;
		/* var_2nd_ord_neg < 0 */
		/* real EQ : sqrt( var_2nd_ord_neg^2/4 - 2.d.var_2nd_ord_neg ) + var_2nd_ord_neg/2 */
		ramp_pos = sqrt( (var_2nd_ord_neg*var_2nd_ord_neg)/4 - 2*d*var_2nd_ord_neg ) + var_2nd_ord_neg/2;
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003066:	fb02 f303 	mul.w	r3, r2, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	da00      	bge.n	8003070 <quadramp_do_filter+0x88>
 800306e:	3303      	adds	r3, #3
 8003070:	109b      	asrs	r3, r3, #2
 8003072:	4619      	mov	r1, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800307a:	fb02 f303 	mul.w	r3, r2, r3
 800307e:	1acb      	subs	r3, r1, r3
 8003080:	4618      	mov	r0, r3
 8003082:	f7fd fa6f 	bl	8000564 <__aeabi_i2d>
 8003086:	4603      	mov	r3, r0
 8003088:	460c      	mov	r4, r1
 800308a:	ec44 3b10 	vmov	d0, r3, r4
 800308e:	f008 fca5 	bl	800b9dc <sqrt>
 8003092:	ec56 5b10 	vmov	r5, r6, d0
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	2b00      	cmp	r3, #0
 800309a:	da00      	bge.n	800309e <quadramp_do_filter+0xb6>
 800309c:	3301      	adds	r3, #1
 800309e:	105b      	asrs	r3, r3, #1
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7fd fa5f 	bl	8000564 <__aeabi_i2d>
 80030a6:	4603      	mov	r3, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	461a      	mov	r2, r3
 80030ac:	4623      	mov	r3, r4
 80030ae:	4628      	mov	r0, r5
 80030b0:	4631      	mov	r1, r6
 80030b2:	f7fd f90b 	bl	80002cc <__adddf3>
 80030b6:	4603      	mov	r3, r0
 80030b8:	460c      	mov	r4, r1
 80030ba:	4618      	mov	r0, r3
 80030bc:	4621      	mov	r1, r4
 80030be:	f7fd fd67 	bl	8000b90 <__aeabi_d2iz>
 80030c2:	4603      	mov	r3, r0
 80030c4:	613b      	str	r3, [r7, #16]

		if(ramp_pos < var_1st_ord_pos)
 80030c6:	693a      	ldr	r2, [r7, #16]
 80030c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ca:	429a      	cmp	r2, r3
 80030cc:	da42      	bge.n	8003154 <quadramp_do_filter+0x16c>
			var_1st_ord_pos = ramp_pos ;
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	633b      	str	r3, [r7, #48]	; 0x30
	previous_out = q->previous_out;

	d = in - previous_out ;

	/* Deceleration ramp */
	if ( d > 0 && var_2nd_ord_neg) {
 80030d2:	e03f      	b.n	8003154 <quadramp_do_filter+0x16c>

		if(ramp_pos < var_1st_ord_pos)
			var_1st_ord_pos = ramp_pos ;
	}

	else if (d < 0 && var_2nd_ord_pos) {
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	da3d      	bge.n	8003156 <quadramp_do_filter+0x16e>
 80030da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d03a      	beq.n	8003156 <quadramp_do_filter+0x16e>
		int32_t ramp_neg;
    
		/* var_2nd_ord_pos > 0 */
		/* real EQ : sqrt( var_2nd_ord_pos^2/4 - 2.d.var_2nd_ord_pos ) - var_2nd_ord_pos/2 */
		ramp_neg = -sqrt( (var_2nd_ord_pos*var_2nd_ord_pos)/4 - 2*d*var_2nd_ord_pos ) - var_2nd_ord_pos/2;
 80030e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030e4:	fb02 f303 	mul.w	r3, r2, r3
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	da00      	bge.n	80030ee <quadramp_do_filter+0x106>
 80030ec:	3303      	adds	r3, #3
 80030ee:	109b      	asrs	r3, r3, #2
 80030f0:	4619      	mov	r1, r3
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030f8:	fb02 f303 	mul.w	r3, r2, r3
 80030fc:	1acb      	subs	r3, r1, r3
 80030fe:	4618      	mov	r0, r3
 8003100:	f7fd fa30 	bl	8000564 <__aeabi_i2d>
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	ec43 2b10 	vmov	d0, r2, r3
 800310c:	f008 fc66 	bl	800b9dc <sqrt>
 8003110:	ec53 2b10 	vmov	r2, r3, d0
 8003114:	4614      	mov	r4, r2
 8003116:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800311a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311c:	2b00      	cmp	r3, #0
 800311e:	da00      	bge.n	8003122 <quadramp_do_filter+0x13a>
 8003120:	3301      	adds	r3, #1
 8003122:	105b      	asrs	r3, r3, #1
 8003124:	4618      	mov	r0, r3
 8003126:	f7fd fa1d 	bl	8000564 <__aeabi_i2d>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4620      	mov	r0, r4
 8003130:	4629      	mov	r1, r5
 8003132:	f7fd f8c9 	bl	80002c8 <__aeabi_dsub>
 8003136:	4603      	mov	r3, r0
 8003138:	460c      	mov	r4, r1
 800313a:	4618      	mov	r0, r3
 800313c:	4621      	mov	r1, r4
 800313e:	f7fd fd27 	bl	8000b90 <__aeabi_d2iz>
 8003142:	4603      	mov	r3, r0
 8003144:	60fb      	str	r3, [r7, #12]
	
		/* ramp_neg < 0 */
		if(ramp_neg > var_1st_ord_neg)
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800314a:	429a      	cmp	r2, r3
 800314c:	dd03      	ble.n	8003156 <quadramp_do_filter+0x16e>
			var_1st_ord_neg = ramp_neg ;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003152:	e000      	b.n	8003156 <quadramp_do_filter+0x16e>
	previous_out = q->previous_out;

	d = in - previous_out ;

	/* Deceleration ramp */
	if ( d > 0 && var_2nd_ord_neg) {
 8003154:	bf00      	nop
			var_1st_ord_neg = ramp_neg ;
	}
    
	/* try to set the speed : can we reach the speed with our acceleration ? */
	/* si on va moins vite que la Vmax */
	if ( previous_var < var_1st_ord_pos )  {
 8003156:	6a3a      	ldr	r2, [r7, #32]
 8003158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315a:	429a      	cmp	r2, r3
 800315c:	da0d      	bge.n	800317a <quadramp_do_filter+0x192>
		/* acceleration would be to high, we reduce the speed */
		/* si rampe acceleration active ET qu'on ne peut pas atteindre Vmax,
		 * on sature Vmax a Vcourante + acceleration */
		if (var_2nd_ord_pos && ( var_1st_ord_pos - previous_var > var_2nd_ord_pos) )
 800315e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003160:	2b00      	cmp	r3, #0
 8003162:	d01b      	beq.n	800319c <quadramp_do_filter+0x1b4>
 8003164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	1ad2      	subs	r2, r2, r3
 800316a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800316c:	429a      	cmp	r2, r3
 800316e:	dd15      	ble.n	800319c <quadramp_do_filter+0x1b4>
			var_1st_ord_pos = previous_var + var_2nd_ord_pos ;
 8003170:	6a3a      	ldr	r2, [r7, #32]
 8003172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003174:	4413      	add	r3, r2
 8003176:	633b      	str	r3, [r7, #48]	; 0x30
 8003178:	e010      	b.n	800319c <quadramp_do_filter+0x1b4>
	}
	/* si on va plus vite que Vmax */
	else if ( previous_var > var_1st_ord_pos )  { 
 800317a:	6a3a      	ldr	r2, [r7, #32]
 800317c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800317e:	429a      	cmp	r2, r3
 8003180:	dd0c      	ble.n	800319c <quadramp_do_filter+0x1b4>
		/* deceleration would be to high, we increase the speed */
		/* si rampe deceleration active ET qu'on ne peut pas atteindre Vmax,
		 * on sature Vmax a Vcourante + deceleration */
		if (var_2nd_ord_neg && ( var_1st_ord_pos - previous_var < var_2nd_ord_neg) )
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	2b00      	cmp	r3, #0
 8003186:	d009      	beq.n	800319c <quadramp_do_filter+0x1b4>
 8003188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800318a:	6a3b      	ldr	r3, [r7, #32]
 800318c:	1ad2      	subs	r2, r2, r3
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	429a      	cmp	r2, r3
 8003192:	da03      	bge.n	800319c <quadramp_do_filter+0x1b4>
			var_1st_ord_pos = previous_var + var_2nd_ord_neg;
 8003194:	6a3a      	ldr	r2, [r7, #32]
 8003196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003198:	4413      	add	r3, r2
 800319a:	633b      	str	r3, [r7, #48]	; 0x30
	}
  
	/* same for the neg */
	/* si on va plus vite que la Vmin (en negatif : en vrai la vitesse absolue est inferieure) */
	if ( previous_var > var_1st_ord_neg )  {
 800319c:	6a3a      	ldr	r2, [r7, #32]
 800319e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a0:	429a      	cmp	r2, r3
 80031a2:	dd0d      	ble.n	80031c0 <quadramp_do_filter+0x1d8>
		/* acceleration would be to high, we reduce the speed */
		/* si rampe deceleration active ET qu'on ne peut pas atteindre Vmin,
		 * on sature Vmax a Vcourante + deceleration */
		if (var_2nd_ord_neg && ( var_1st_ord_neg - previous_var < var_2nd_ord_neg) )
 80031a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d01b      	beq.n	80031e2 <quadramp_do_filter+0x1fa>
 80031aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031ac:	6a3b      	ldr	r3, [r7, #32]
 80031ae:	1ad2      	subs	r2, r2, r3
 80031b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b2:	429a      	cmp	r2, r3
 80031b4:	da15      	bge.n	80031e2 <quadramp_do_filter+0x1fa>
			var_1st_ord_neg = previous_var + var_2nd_ord_neg ;
 80031b6:	6a3a      	ldr	r2, [r7, #32]
 80031b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ba:	4413      	add	r3, r2
 80031bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031be:	e010      	b.n	80031e2 <quadramp_do_filter+0x1fa>
	}
	/* si on va moins vite que Vmin (mais vitesse absolue superieure) */
	else if ( previous_var < var_1st_ord_neg )  {
 80031c0:	6a3a      	ldr	r2, [r7, #32]
 80031c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031c4:	429a      	cmp	r2, r3
 80031c6:	da0c      	bge.n	80031e2 <quadramp_do_filter+0x1fa>
		/* deceleration would be to high, we increase the speed */
		/* si rampe acceleration active ET qu'on ne peut pas atteindre Vmin,
		 * on sature Vmax a Vcourante + deceleration */
		if (var_2nd_ord_pos && (var_1st_ord_neg - previous_var > var_2nd_ord_pos) )
 80031c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d009      	beq.n	80031e2 <quadramp_do_filter+0x1fa>
 80031ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031d0:	6a3b      	ldr	r3, [r7, #32]
 80031d2:	1ad2      	subs	r2, r2, r3
 80031d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d6:	429a      	cmp	r2, r3
 80031d8:	dd03      	ble.n	80031e2 <quadramp_do_filter+0x1fa>
			var_1st_ord_neg = previous_var + var_2nd_ord_pos;
 80031da:	6a3a      	ldr	r2, [r7, #32]
 80031dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031de:	4413      	add	r3, r2
 80031e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	/*
	 * Position consign : can we reach the position with our speed ?
	 */
	if ( /* var_1st_ord_pos &&  */d > var_1st_ord_pos ) {
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e6:	429a      	cmp	r2, r3
 80031e8:	dd06      	ble.n	80031f8 <quadramp_do_filter+0x210>
		pos_target = previous_out + var_1st_ord_pos ;
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ee:	4413      	add	r3, r2
 80031f0:	637b      	str	r3, [r7, #52]	; 0x34
		previous_var = var_1st_ord_pos ;
 80031f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f4:	623b      	str	r3, [r7, #32]
 80031f6:	e010      	b.n	800321a <quadramp_do_filter+0x232>
	}
	else if ( /* var_1st_ord_neg &&  */d < var_1st_ord_neg ) {
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031fc:	429a      	cmp	r2, r3
 80031fe:	da06      	bge.n	800320e <quadramp_do_filter+0x226>
		pos_target = previous_out + var_1st_ord_neg ;
 8003200:	69ba      	ldr	r2, [r7, #24]
 8003202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003204:	4413      	add	r3, r2
 8003206:	637b      	str	r3, [r7, #52]	; 0x34
		previous_var = var_1st_ord_neg ;
 8003208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800320a:	623b      	str	r3, [r7, #32]
 800320c:	e005      	b.n	800321a <quadramp_do_filter+0x232>
	}
	else {
		pos_target = previous_out + d ;
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	4413      	add	r3, r2
 8003214:	637b      	str	r3, [r7, #52]	; 0x34
		previous_var = d ;
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	623b      	str	r3, [r7, #32]
	}

	// update previous_out and previous_var
	q->previous_var = previous_var;
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	6a3a      	ldr	r2, [r7, #32]
 800321e:	611a      	str	r2, [r3, #16]
	q->previous_out = pos_target;
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003224:	615a      	str	r2, [r3, #20]
	q->previous_in = in;
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	619a      	str	r2, [r3, #24]

	return pos_target ;
 800322c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800322e:	4618      	mov	r0, r3
 8003230:	373c      	adds	r7, #60	; 0x3c
 8003232:	46bd      	mov	sp, r7
 8003234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003236:	bf00      	nop

08003238 <vect2_cart2pol>:
   return;
}

/* Convert a cartesian vector to a polar one */
void vect2_cart2pol(vect2_cart* vc, vect2_pol* vp)
{
 8003238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
   if(vc == NULL) return;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d04b      	beq.n	80032e0 <vect2_cart2pol+0xa8>
   if(vp == NULL) return;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d04a      	beq.n	80032e4 <vect2_cart2pol+0xac>
   
   vp->r = (Real)( sqrt((vc->x)*(vc->x)+(vc->y)*(vc->y)) );
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	cb18      	ldmia	r3, {r3, r4}
 8003258:	461a      	mov	r2, r3
 800325a:	4623      	mov	r3, r4
 800325c:	f7fd f9e8 	bl	8000630 <__aeabi_dmul>
 8003260:	4603      	mov	r3, r0
 8003262:	460c      	mov	r4, r1
 8003264:	461d      	mov	r5, r3
 8003266:	4626      	mov	r6, r4
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8003274:	461a      	mov	r2, r3
 8003276:	4623      	mov	r3, r4
 8003278:	f7fd f9da 	bl	8000630 <__aeabi_dmul>
 800327c:	4603      	mov	r3, r0
 800327e:	460c      	mov	r4, r1
 8003280:	461a      	mov	r2, r3
 8003282:	4623      	mov	r3, r4
 8003284:	4628      	mov	r0, r5
 8003286:	4631      	mov	r1, r6
 8003288:	f7fd f820 	bl	80002cc <__adddf3>
 800328c:	4603      	mov	r3, r0
 800328e:	460c      	mov	r4, r1
 8003290:	ec44 3b17 	vmov	d7, r3, r4
 8003294:	eeb0 0a47 	vmov.f32	s0, s14
 8003298:	eef0 0a67 	vmov.f32	s1, s15
 800329c:	f008 fb9e 	bl	800b9dc <sqrt>
 80032a0:	eeb0 7a40 	vmov.f32	s14, s0
 80032a4:	eef0 7a60 	vmov.f32	s15, s1
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	ed83 7b00 	vstr	d7, [r3]
   vp->theta = (Real)atan2(vc->y,vc->x);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	ed93 7b02 	vldr	d7, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	ed93 6b00 	vldr	d6, [r3]
 80032ba:	eeb0 1a46 	vmov.f32	s2, s12
 80032be:	eef0 1a66 	vmov.f32	s3, s13
 80032c2:	eeb0 0a47 	vmov.f32	s0, s14
 80032c6:	eef0 0a67 	vmov.f32	s1, s15
 80032ca:	f008 fb85 	bl	800b9d8 <atan2>
 80032ce:	eeb0 7a40 	vmov.f32	s14, s0
 80032d2:	eef0 7a60 	vmov.f32	s15, s1
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	ed83 7b02 	vstr	d7, [r3, #8]
   
   return;
 80032dc:	bf00      	nop
 80032de:	e002      	b.n	80032e6 <vect2_cart2pol+0xae>
}

/* Convert a cartesian vector to a polar one */
void vect2_cart2pol(vect2_cart* vc, vect2_pol* vp)
{
   if(vc == NULL) return;
 80032e0:	bf00      	nop
 80032e2:	e000      	b.n	80032e6 <vect2_cart2pol+0xae>
   if(vp == NULL) return;
 80032e4:	bf00      	nop
   
   vp->r = (Real)( sqrt((vc->x)*(vc->x)+(vc->y)*(vc->y)) );
   vp->theta = (Real)atan2(vc->y,vc->x);
   
   return;
}
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080032ec <position_init>:
#include <position_manager.h>
#include "blueboard.h"

/** initialization of the robot_position pos, everthing is set to 0 */
void position_init(struct robot_position *pos)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	memset(pos, 0, sizeof(struct robot_position));
 80032f4:	2248      	movs	r2, #72	; 0x48
 80032f6:	2100      	movs	r1, #0
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f007 f8d2 	bl	800a4a2 <memset>
}
 80032fe:	bf00      	nop
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop

08003308 <position_set>:

/** Set a new robot position */
void position_set(struct robot_position *pos, int16_t x, int16_t y, int16_t a)
{
 8003308:	b590      	push	{r4, r7, lr}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	4608      	mov	r0, r1
 8003312:	4611      	mov	r1, r2
 8003314:	461a      	mov	r2, r3
 8003316:	4603      	mov	r3, r0
 8003318:	817b      	strh	r3, [r7, #10]
 800331a:	460b      	mov	r3, r1
 800331c:	813b      	strh	r3, [r7, #8]
 800331e:	4613      	mov	r3, r2
 8003320:	80fb      	strh	r3, [r7, #6]
	vLockRobotPosition();
 8003322:	f7ff fa09 	bl	8002738 <vLockRobotPosition>
	pos->pos_d.a = ((double)a * M_PI)/ 180.0;
 8003326:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800332a:	4618      	mov	r0, r3
 800332c:	f7fd f91a 	bl	8000564 <__aeabi_i2d>
 8003330:	a31c      	add	r3, pc, #112	; (adr r3, 80033a4 <position_set+0x9c>)
 8003332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003336:	f7fd f97b 	bl	8000630 <__aeabi_dmul>
 800333a:	4603      	mov	r3, r0
 800333c:	460c      	mov	r4, r1
 800333e:	4618      	mov	r0, r3
 8003340:	4621      	mov	r1, r4
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	4b16      	ldr	r3, [pc, #88]	; (80033a0 <position_set+0x98>)
 8003348:	f7fd fa9c 	bl	8000884 <__aeabi_ddiv>
 800334c:	4603      	mov	r3, r0
 800334e:	460c      	mov	r4, r1
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pos->pos_d.x = x;
 8003356:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800335a:	4618      	mov	r0, r3
 800335c:	f7fd f902 	bl	8000564 <__aeabi_i2d>
 8003360:	4603      	mov	r3, r0
 8003362:	460c      	mov	r4, r1
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	e9c2 3406 	strd	r3, r4, [r2, #24]
	pos->pos_d.y = y;
 800336a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800336e:	4618      	mov	r0, r3
 8003370:	f7fd f8f8 	bl	8000564 <__aeabi_i2d>
 8003374:	4603      	mov	r3, r0
 8003376:	460c      	mov	r4, r1
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	e9c2 3408 	strd	r3, r4, [r2, #32]
	pos->pos_s16.x = x;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	897a      	ldrh	r2, [r7, #10]
 8003382:	861a      	strh	r2, [r3, #48]	; 0x30
	pos->pos_s16.y = y;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	893a      	ldrh	r2, [r7, #8]
 8003388:	865a      	strh	r2, [r3, #50]	; 0x32
	pos->pos_s16.a = a;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	88fa      	ldrh	r2, [r7, #6]
 800338e:	869a      	strh	r2, [r3, #52]	; 0x34
	vUnlockRobotPosition();
 8003390:	f7ff fa18 	bl	80027c4 <vUnlockRobotPosition>
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	bd90      	pop	{r4, r7, pc}
 800339c:	f3af 8000 	nop.w
 80033a0:	40668000 	.word	0x40668000
 80033a4:	54442d18 	.word	0x54442d18
 80033a8:	400921fb 	.word	0x400921fb

080033ac <position_set_related_robot_system>:
 * Save in pos structure the pointer to the associated robot_system. 
 * The robot_system structure is used to get values from virtual encoders
 * that return angle and distance.
 */
void position_set_related_robot_system(struct robot_position *pos, struct robot_system *rs)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
	pos->rs = rs;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	641a      	str	r2, [r3, #64]	; 0x40
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <position_set_physical_params>:
 *  - number of impulsions for 1 mm (distance)
 *  - number of impulsions for 1 degree (angle)
 */
void position_set_physical_params(struct robot_position *pos, double track_mm,
				  double distance_imp_per_mm)
{
 80033c8:	b490      	push	{r4, r7}
 80033ca:	b086      	sub	sp, #24
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6178      	str	r0, [r7, #20]
 80033d0:	ed87 0b02 	vstr	d0, [r7, #8]
 80033d4:	ed87 1b00 	vstr	d1, [r7]
	pos->phys.track_mm = track_mm;
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80033de:	e9c2 3402 	strd	r3, r4, [r2, #8]
	pos->phys.distance_imp_per_mm = distance_imp_per_mm;
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	e897 0018 	ldmia.w	r7, {r3, r4}
 80033e8:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80033ec:	bf00      	nop
 80033ee:	3718      	adds	r7, #24
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc90      	pop	{r4, r7}
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop

080033f8 <position_use_ext>:

void position_use_ext(struct robot_position *pos)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
	struct rs_polar encoders;
	encoders.distance = rs_get_ext_distance(pos->rs);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003404:	4618      	mov	r0, r3
 8003406:	f000 fb6b 	bl	8003ae0 <rs_get_ext_distance>
 800340a:	4603      	mov	r3, r0
 800340c:	60bb      	str	r3, [r7, #8]
	encoders.angle = rs_get_ext_angle(pos->rs);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fb54 	bl	8003ac0 <rs_get_ext_angle>
 8003418:	4603      	mov	r3, r0
 800341a:	60fb      	str	r3, [r7, #12]
	pos->prev_encoders = encoders;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3338      	adds	r3, #56	; 0x38
 8003420:	f107 0208 	add.w	r2, r7, #8
 8003424:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003428:	e883 0003 	stmia.w	r3, {r0, r1}
	pos->use_ext = 1;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	701a      	strb	r2, [r3, #0]
}
 8003432:	bf00      	nop
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	0000      	movs	r0, r0
	...

08003440 <position_manage>:
 * Process the absolute position (x,y,a) depending on the delta on
 * virtual encoders since last read, and depending on physical
 * parameters. The processed position is in mm.
 */
void position_manage(struct robot_position *pos)
{
 8003440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003442:	b099      	sub	sp, #100	; 0x64
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
	double dx, dy;
	s16 x_s16, y_s16, a_s16;
	struct rs_polar encoders;
	struct rs_polar delta;
	struct robot_system * rs;
	rs = pos->rs;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	647b      	str	r3, [r7, #68]	; 0x44

	/* here we could raise an error */
	if (rs == NULL)
 800344e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 8193 	beq.w	800377c <position_manage+0x33c>
	else {
		encoders.distance = rs_get_mot_distance(rs);
		encoders.angle = rs_get_mot_angle(rs);
	}
#else
	encoders.distance = rs_get_ext_distance(rs);
 8003456:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003458:	f000 fb42 	bl	8003ae0 <rs_get_ext_distance>
 800345c:	4603      	mov	r3, r0
 800345e:	613b      	str	r3, [r7, #16]
	encoders.angle = rs_get_ext_angle(rs);
 8003460:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003462:	f000 fb2d 	bl	8003ac0 <rs_get_ext_angle>
 8003466:	4603      	mov	r3, r0
 8003468:	617b      	str	r3, [r7, #20]
#endif

	/* process difference between 2 measures.
	 * No lock for prev_encoders since we are the only one to use
	 * this var XXX that's wrong now, perhaps we should lock */
	delta.distance = encoders.distance - pos->prev_encoders.distance;
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	60bb      	str	r3, [r7, #8]
	delta.angle = encoders.angle - pos->prev_encoders.angle;
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	60fb      	str	r3, [r7, #12]

	pos->prev_encoders = encoders;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	3338      	adds	r3, #56	; 0x38
 8003482:	f107 0210 	add.w	r2, r7, #16
 8003486:	e892 0003 	ldmia.w	r2, {r0, r1}
 800348a:	e883 0003 	stmia.w	r3, {r0, r1}

	/* update double position */
	a = position_get_a_rad_double(pos);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f9f0 	bl	8003874 <position_get_a_rad_double>
 8003494:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	x = position_get_x_double(pos);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f9bb 	bl	8003814 <position_get_x_double>
 800349e:	ed87 0b16 	vstr	d0, [r7, #88]	; 0x58
	y = position_get_y_double(pos);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f9ce 	bl	8003844 <position_get_y_double>
 80034a8:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50

	if (delta.angle == 0) {
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d14e      	bne.n	8003550 <position_manage+0x110>
		/* we go straight */
		dx = cos(a) * ((double) delta.distance / (pos->phys.distance_imp_per_mm)) ;
 80034b2:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80034b6:	f008 fa03 	bl	800b8c0 <cos>
 80034ba:	ec56 5b10 	vmov	r5, r6, d0
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fd f84f 	bl	8000564 <__aeabi_i2d>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80034cc:	461a      	mov	r2, r3
 80034ce:	4623      	mov	r3, r4
 80034d0:	f7fd f9d8 	bl	8000884 <__aeabi_ddiv>
 80034d4:	4603      	mov	r3, r0
 80034d6:	460c      	mov	r4, r1
 80034d8:	461a      	mov	r2, r3
 80034da:	4623      	mov	r3, r4
 80034dc:	4628      	mov	r0, r5
 80034de:	4631      	mov	r1, r6
 80034e0:	f7fd f8a6 	bl	8000630 <__aeabi_dmul>
 80034e4:	4603      	mov	r3, r0
 80034e6:	460c      	mov	r4, r1
 80034e8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		dy = sin(a) * ((double) delta.distance / (pos->phys.distance_imp_per_mm)) ;
 80034ec:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80034f0:	f008 fa2a 	bl	800b948 <sin>
 80034f4:	ec56 5b10 	vmov	r5, r6, d0
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fd f832 	bl	8000564 <__aeabi_i2d>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003506:	461a      	mov	r2, r3
 8003508:	4623      	mov	r3, r4
 800350a:	f7fd f9bb 	bl	8000884 <__aeabi_ddiv>
 800350e:	4603      	mov	r3, r0
 8003510:	460c      	mov	r4, r1
 8003512:	461a      	mov	r2, r3
 8003514:	4623      	mov	r3, r4
 8003516:	4628      	mov	r0, r5
 8003518:	4631      	mov	r1, r6
 800351a:	f7fd f889 	bl	8000630 <__aeabi_dmul>
 800351e:	4603      	mov	r3, r0
 8003520:	460c      	mov	r4, r1
 8003522:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		x += dx;
 8003526:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800352a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800352e:	f7fc fecd 	bl	80002cc <__adddf3>
 8003532:	4603      	mov	r3, r0
 8003534:	460c      	mov	r4, r1
 8003536:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		y += dy;
 800353a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800353e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003542:	f7fc fec3 	bl	80002cc <__adddf3>
 8003546:	4603      	mov	r3, r0
 8003548:	460c      	mov	r4, r1
 800354a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 800354e:	e0dd      	b.n	800370c <position_manage+0x2cc>
	}
	else {
		/* r the radius of the circle arc */
		r = (double)delta.distance * pos->phys.track_mm / ((double) delta.angle * 2);
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4618      	mov	r0, r3
 8003554:	f7fd f806 	bl	8000564 <__aeabi_i2d>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800355e:	461a      	mov	r2, r3
 8003560:	4623      	mov	r3, r4
 8003562:	f7fd f865 	bl	8000630 <__aeabi_dmul>
 8003566:	4603      	mov	r3, r0
 8003568:	460c      	mov	r4, r1
 800356a:	4625      	mov	r5, r4
 800356c:	461c      	mov	r4, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4618      	mov	r0, r3
 8003572:	f7fc fff7 	bl	8000564 <__aeabi_i2d>
 8003576:	4602      	mov	r2, r0
 8003578:	460b      	mov	r3, r1
 800357a:	f7fc fea7 	bl	80002cc <__adddf3>
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4620      	mov	r0, r4
 8003584:	4629      	mov	r1, r5
 8003586:	f7fd f97d 	bl	8000884 <__aeabi_ddiv>
 800358a:	4603      	mov	r3, r0
 800358c:	460c      	mov	r4, r1
 800358e:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		arc_angle = 2 * (double) delta.angle / (pos->phys.track_mm * pos->phys.distance_imp_per_mm);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4618      	mov	r0, r3
 8003596:	f7fc ffe5 	bl	8000564 <__aeabi_i2d>
 800359a:	4602      	mov	r2, r0
 800359c:	460b      	mov	r3, r1
 800359e:	f7fc fe95 	bl	80002cc <__adddf3>
 80035a2:	4603      	mov	r3, r0
 80035a4:	460c      	mov	r4, r1
 80035a6:	461d      	mov	r5, r3
 80035a8:	4626      	mov	r6, r4
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80035b6:	461a      	mov	r2, r3
 80035b8:	4623      	mov	r3, r4
 80035ba:	f7fd f839 	bl	8000630 <__aeabi_dmul>
 80035be:	4603      	mov	r3, r0
 80035c0:	460c      	mov	r4, r1
 80035c2:	461a      	mov	r2, r3
 80035c4:	4623      	mov	r3, r4
 80035c6:	4628      	mov	r0, r5
 80035c8:	4631      	mov	r1, r6
 80035ca:	f7fd f95b 	bl	8000884 <__aeabi_ddiv>
 80035ce:	4603      	mov	r3, r0
 80035d0:	460c      	mov	r4, r1
 80035d2:	e9c7 3408 	strd	r3, r4, [r7, #32]
		
		dx = r * (-sin(a) + sin(a+arc_angle));
 80035d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035da:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80035de:	f7fc fe75 	bl	80002cc <__adddf3>
 80035e2:	4603      	mov	r3, r0
 80035e4:	460c      	mov	r4, r1
 80035e6:	ec44 3b17 	vmov	d7, r3, r4
 80035ea:	eeb0 0a47 	vmov.f32	s0, s14
 80035ee:	eef0 0a67 	vmov.f32	s1, s15
 80035f2:	f008 f9a9 	bl	800b948 <sin>
 80035f6:	ec55 4b10 	vmov	r4, r5, d0
 80035fa:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80035fe:	f008 f9a3 	bl	800b948 <sin>
 8003602:	ec53 2b10 	vmov	r2, r3, d0
 8003606:	4620      	mov	r0, r4
 8003608:	4629      	mov	r1, r5
 800360a:	f7fc fe5d 	bl	80002c8 <__aeabi_dsub>
 800360e:	4603      	mov	r3, r0
 8003610:	460c      	mov	r4, r1
 8003612:	4618      	mov	r0, r3
 8003614:	4621      	mov	r1, r4
 8003616:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800361a:	f7fd f809 	bl	8000630 <__aeabi_dmul>
 800361e:	4603      	mov	r3, r0
 8003620:	460c      	mov	r4, r1
 8003622:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		dy = r * (cos(a) - cos(a+arc_angle));
 8003626:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 800362a:	f008 f949 	bl	800b8c0 <cos>
 800362e:	ec56 5b10 	vmov	r5, r6, d0
 8003632:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003636:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800363a:	f7fc fe47 	bl	80002cc <__adddf3>
 800363e:	4603      	mov	r3, r0
 8003640:	460c      	mov	r4, r1
 8003642:	ec44 3b17 	vmov	d7, r3, r4
 8003646:	eeb0 0a47 	vmov.f32	s0, s14
 800364a:	eef0 0a67 	vmov.f32	s1, s15
 800364e:	f008 f937 	bl	800b8c0 <cos>
 8003652:	ec54 3b10 	vmov	r3, r4, d0
 8003656:	461a      	mov	r2, r3
 8003658:	4623      	mov	r3, r4
 800365a:	4628      	mov	r0, r5
 800365c:	4631      	mov	r1, r6
 800365e:	f7fc fe33 	bl	80002c8 <__aeabi_dsub>
 8003662:	4603      	mov	r3, r0
 8003664:	460c      	mov	r4, r1
 8003666:	4618      	mov	r0, r3
 8003668:	4621      	mov	r1, r4
 800366a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800366e:	f7fc ffdf 	bl	8000630 <__aeabi_dmul>
 8003672:	4603      	mov	r3, r0
 8003674:	460c      	mov	r4, r1
 8003676:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

		x += dx;
 800367a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800367e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003682:	f7fc fe23 	bl	80002cc <__adddf3>
 8003686:	4603      	mov	r3, r0
 8003688:	460c      	mov	r4, r1
 800368a:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		y += dy;
 800368e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003692:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003696:	f7fc fe19 	bl	80002cc <__adddf3>
 800369a:	4603      	mov	r3, r0
 800369c:	460c      	mov	r4, r1
 800369e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		a += arc_angle;
 80036a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036a6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80036aa:	f7fc fe0f 	bl	80002cc <__adddf3>
 80036ae:	4603      	mov	r3, r0
 80036b0:	460c      	mov	r4, r1
 80036b2:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

		if (a < -M_PI)
 80036b6:	a334      	add	r3, pc, #208	; (adr r3, 8003788 <position_manage+0x348>)
 80036b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036bc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80036c0:	f7fd fa28 	bl	8000b14 <__aeabi_dcmplt>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00b      	beq.n	80036e2 <position_manage+0x2a2>
			a += (M_PI*2);
 80036ca:	a331      	add	r3, pc, #196	; (adr r3, 8003790 <position_manage+0x350>)
 80036cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80036d4:	f7fc fdfa 	bl	80002cc <__adddf3>
 80036d8:	4603      	mov	r3, r0
 80036da:	460c      	mov	r4, r1
 80036dc:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 80036e0:	e014      	b.n	800370c <position_manage+0x2cc>
		else if (a > (M_PI))
 80036e2:	a32d      	add	r3, pc, #180	; (adr r3, 8003798 <position_manage+0x358>)
 80036e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80036ec:	f7fd fa30 	bl	8000b50 <__aeabi_dcmpgt>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <position_manage+0x2cc>
			a -= (M_PI*2);
 80036f6:	a326      	add	r3, pc, #152	; (adr r3, 8003790 <position_manage+0x350>)
 80036f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003700:	f7fc fde2 	bl	80002c8 <__aeabi_dsub>
 8003704:	4603      	mov	r3, r0
 8003706:	460c      	mov	r4, r1
 8003708:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		}
#endif
	}

	/* update int position */
	x_s16 = (int16_t)x;
 800370c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003710:	f7fd fa3e 	bl	8000b90 <__aeabi_d2iz>
 8003714:	4603      	mov	r3, r0
 8003716:	83fb      	strh	r3, [r7, #30]
	y_s16 = (int16_t)y;
 8003718:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800371c:	f7fd fa38 	bl	8000b90 <__aeabi_d2iz>
 8003720:	4603      	mov	r3, r0
 8003722:	83bb      	strh	r3, [r7, #28]
	a_s16 = (int16_t)(a * (360.0/(M_PI*2)));
 8003724:	a31e      	add	r3, pc, #120	; (adr r3, 80037a0 <position_manage+0x360>)
 8003726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800372e:	f7fc ff7f 	bl	8000630 <__aeabi_dmul>
 8003732:	4603      	mov	r3, r0
 8003734:	460c      	mov	r4, r1
 8003736:	4618      	mov	r0, r3
 8003738:	4621      	mov	r1, r4
 800373a:	f7fd fa29 	bl	8000b90 <__aeabi_d2iz>
 800373e:	4603      	mov	r3, r0
 8003740:	837b      	strh	r3, [r7, #26]

	vLockRobotPosition();
 8003742:	f7fe fff9 	bl	8002738 <vLockRobotPosition>
	pos->pos_d.a = a;
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800374c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pos->pos_d.x = x;
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8003756:	e9c2 3406 	strd	r3, r4, [r2, #24]
	pos->pos_d.y = y;
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8003760:	e9c2 3408 	strd	r3, r4, [r2, #32]
	pos->pos_s16.x = x_s16;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	8bfa      	ldrh	r2, [r7, #30]
 8003768:	861a      	strh	r2, [r3, #48]	; 0x30
	pos->pos_s16.y = y_s16;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	8bba      	ldrh	r2, [r7, #28]
 800376e:	865a      	strh	r2, [r3, #50]	; 0x32
	pos->pos_s16.a = a_s16;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8b7a      	ldrh	r2, [r7, #26]
 8003774:	869a      	strh	r2, [r3, #52]	; 0x34
	vUnlockRobotPosition();
 8003776:	f7ff f825 	bl	80027c4 <vUnlockRobotPosition>
 800377a:	e000      	b.n	800377e <position_manage+0x33e>
	struct robot_system * rs;
	rs = pos->rs;

	/* here we could raise an error */
	if (rs == NULL)
		return;
 800377c:	bf00      	nop
	pos->pos_d.y = y;
	pos->pos_s16.x = x_s16;
	pos->pos_s16.y = y_s16;
	pos->pos_s16.a = a_s16;
	vUnlockRobotPosition();
}
 800377e:	3764      	adds	r7, #100	; 0x64
 8003780:	46bd      	mov	sp, r7
 8003782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003784:	f3af 8000 	nop.w
 8003788:	54442d18 	.word	0x54442d18
 800378c:	c00921fb 	.word	0xc00921fb
 8003790:	54442d18 	.word	0x54442d18
 8003794:	401921fb 	.word	0x401921fb
 8003798:	54442d18 	.word	0x54442d18
 800379c:	400921fb 	.word	0x400921fb
 80037a0:	1a63c1f8 	.word	0x1a63c1f8
 80037a4:	404ca5dc 	.word	0x404ca5dc

080037a8 <position_get_x_s16>:

/**
 * returns current x
 */
int16_t position_get_x_s16(struct robot_position *pos)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
	int16_t x;
	vLockRobotPosition();
 80037b0:	f7fe ffc2 	bl	8002738 <vLockRobotPosition>
	x = pos->pos_s16.x;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80037b8:	81fb      	strh	r3, [r7, #14]
	vUnlockRobotPosition();
 80037ba:	f7ff f803 	bl	80027c4 <vUnlockRobotPosition>
	return x;
 80037be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop

080037cc <position_get_y_s16>:

/**
 * returns current y
 */
int16_t position_get_y_s16(struct robot_position *pos)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
	int16_t y;
	vLockRobotPosition();
 80037d4:	f7fe ffb0 	bl	8002738 <vLockRobotPosition>
	y = pos->pos_s16.y;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037dc:	81fb      	strh	r3, [r7, #14]
	vUnlockRobotPosition();
 80037de:	f7fe fff1 	bl	80027c4 <vUnlockRobotPosition>
	return y;
 80037e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop

080037f0 <position_get_a_deg_s16>:

/**
 * returns current alpha
 */
int16_t position_get_a_deg_s16(struct robot_position *pos)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
	int16_t a;
	vLockRobotPosition();
 80037f8:	f7fe ff9e 	bl	8002738 <vLockRobotPosition>
	a = pos->pos_s16.a;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8003800:	81fb      	strh	r3, [r7, #14]
	vUnlockRobotPosition();
 8003802:	f7fe ffdf 	bl	80027c4 <vUnlockRobotPosition>
	return a;
 8003806:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop

08003814 <position_get_x_double>:

/**
 * returns current x
 */
double position_get_x_double(struct robot_position *pos)
{
 8003814:	b590      	push	{r4, r7, lr}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
	double x;
	vLockRobotPosition();
 800381c:	f7fe ff8c 	bl	8002738 <vLockRobotPosition>
	x = pos->pos_d.x;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8003826:	e9c7 3402 	strd	r3, r4, [r7, #8]
	vUnlockRobotPosition();
 800382a:	f7fe ffcb 	bl	80027c4 <vUnlockRobotPosition>
	return x;
 800382e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003832:	ec44 3b17 	vmov	d7, r3, r4
}
 8003836:	eeb0 0a47 	vmov.f32	s0, s14
 800383a:	eef0 0a67 	vmov.f32	s1, s15
 800383e:	3714      	adds	r7, #20
 8003840:	46bd      	mov	sp, r7
 8003842:	bd90      	pop	{r4, r7, pc}

08003844 <position_get_y_double>:

/**
 * returns current y
 */
double position_get_y_double(struct robot_position *pos)
{
 8003844:	b590      	push	{r4, r7, lr}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
	double y;
	vLockRobotPosition();
 800384c:	f7fe ff74 	bl	8002738 <vLockRobotPosition>
	y = pos->pos_d.y;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003856:	e9c7 3402 	strd	r3, r4, [r7, #8]
	vUnlockRobotPosition();
 800385a:	f7fe ffb3 	bl	80027c4 <vUnlockRobotPosition>
	return y;
 800385e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003862:	ec44 3b17 	vmov	d7, r3, r4
}
 8003866:	eeb0 0a47 	vmov.f32	s0, s14
 800386a:	eef0 0a67 	vmov.f32	s1, s15
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	bd90      	pop	{r4, r7, pc}

08003874 <position_get_a_rad_double>:

/**
 * returns current alpha
 */
double position_get_a_rad_double(struct robot_position *pos)
{
 8003874:	b590      	push	{r4, r7, lr}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	double a;
	vLockRobotPosition();
 800387c:	f7fe ff5c 	bl	8002738 <vLockRobotPosition>
	a = pos->pos_d.a;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8003886:	e9c7 3402 	strd	r3, r4, [r7, #8]
	vUnlockRobotPosition();
 800388a:	f7fe ff9b 	bl	80027c4 <vUnlockRobotPosition>
	return a;
 800388e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003892:	ec44 3b17 	vmov	d7, r3, r4
}
 8003896:	eeb0 0a47 	vmov.f32	s0, s14
 800389a:	eef0 0a67 	vmov.f32	s1, s15
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd90      	pop	{r4, r7, pc}

080038a4 <safe_setpwm>:
 * - if pointer is null, don't do anything
 * - else call the pwm with the parameters
 */
static inline void
safe_setpwm(void (*f)(void *, int32_t), void * param, int32_t value)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
	void (*f_tmp)(void *, int32_t);
	void * param_tmp;
	f_tmp = f;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	617b      	str	r3, [r7, #20]
	param_tmp = param;
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	613b      	str	r3, [r7, #16]
	if (f_tmp) {
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <safe_setpwm+0x22>
		f_tmp(param_tmp, value);
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	6879      	ldr	r1, [r7, #4]
 80038c2:	6938      	ldr	r0, [r7, #16]
 80038c4:	4798      	blx	r3
	}
}
 80038c6:	bf00      	nop
 80038c8:	3718      	adds	r7, #24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop

080038d0 <safe_getencoder>:
 * - if pointer is null, return 0
 * - else return the value processed by the function
 */
static inline uint32_t
safe_getencoder(int32_t (*f)(void *), void * param)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	int32_t (*f_tmp)(void *);
	void * param_tmp;
	f_tmp = f;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	60fb      	str	r3, [r7, #12]
	param_tmp = param;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	60bb      	str	r3, [r7, #8]
	if (f_tmp) {
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d004      	beq.n	80038f2 <safe_getencoder+0x22>
		return f_tmp(param_tmp);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	68b8      	ldr	r0, [r7, #8]
 80038ec:	4798      	blx	r3
 80038ee:	4603      	mov	r3, r0
 80038f0:	e000      	b.n	80038f4 <safe_getencoder+0x24>
	}
	return 0;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3710      	adds	r7, #16
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <rs_init>:

/** Set the structure to 0 */
void rs_init( struct robot_system * rs)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
	memset(rs, 0, sizeof(struct robot_system));
 8003904:	224c      	movs	r2, #76	; 0x4c
 8003906:	2100      	movs	r1, #0
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f006 fdca 	bl	800a4a2 <memset>
#ifdef CONFIG_MODULE_ROBOT_SYSTEM_MOT_AND_EXT
	rs_set_ratio(rs, 1.0);
#endif
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop

08003918 <rs_set_left_pwm>:
}
#endif

/** define left PWM function and param */
void rs_set_left_pwm(struct robot_system * rs, void (*left_pwm)(void *, int32_t), void *left_pwm_param)
{
 8003918:	b480      	push	{r7}
 800391a:	b085      	sub	sp, #20
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
	rs->left_pwm = left_pwm;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	63da      	str	r2, [r3, #60]	; 0x3c
	rs->left_pwm_param = left_pwm_param;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <rs_set_right_pwm>:

/** define right PWM function and param */
void rs_set_right_pwm(struct robot_system * rs, void (*right_pwm)(void *, int32_t), void *right_pwm_param)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
	rs->right_pwm = right_pwm;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	645a      	str	r2, [r3, #68]	; 0x44
	rs->right_pwm_param = right_pwm_param;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <rs_set_left_ext_encoder>:
#endif

/** define left external encoder function and param */
void rs_set_left_ext_encoder(struct robot_system * rs, int32_t (*left_ext_encoder)(void *), 
			     void *left_ext_encoder_param, double gain)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	6178      	str	r0, [r7, #20]
 8003968:	6139      	str	r1, [r7, #16]
 800396a:	60fa      	str	r2, [r7, #12]
 800396c:	ed87 0b00 	vstr	d0, [r7]
	rs->left_ext_encoder = left_ext_encoder;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	625a      	str	r2, [r3, #36]	; 0x24
	rs->left_ext_encoder_param = left_ext_encoder_param;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	629a      	str	r2, [r3, #40]	; 0x28
	rs->left_ext_gain = gain;
 800397c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003980:	f7fd f92e 	bl	8000be0 <__aeabi_d2f>
 8003984:	4602      	mov	r2, r0
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800398a:	bf00      	nop
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop

08003994 <rs_set_right_ext_encoder>:

/** define right external encoder function and param */
void rs_set_right_ext_encoder(struct robot_system * rs, int32_t (*right_ext_encoder)(void *), 
			      void *right_ext_encoder_param, double gain)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	6178      	str	r0, [r7, #20]
 800399c:	6139      	str	r1, [r7, #16]
 800399e:	60fa      	str	r2, [r7, #12]
 80039a0:	ed87 0b00 	vstr	d0, [r7]
	rs->right_ext_encoder = right_ext_encoder;
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	631a      	str	r2, [r3, #48]	; 0x30
	rs->right_ext_encoder_param = right_ext_encoder_param;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	635a      	str	r2, [r3, #52]	; 0x34
	rs->right_ext_gain = gain;
 80039b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80039b4:	f7fd f914 	bl	8000be0 <__aeabi_d2f>
 80039b8:	4602      	mov	r2, r0
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80039be:	bf00      	nop
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop

080039c8 <rs_set_angle>:
/** 
 * set the real pwms according to the specified angle (it also
 * depends on the last distance command sent) 
 */
void rs_set_angle(void * data, int32_t angle)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b088      	sub	sp, #32
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
	struct rs_polar p;
	struct rs_wheels w;
	struct robot_system * rs = data;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	61fb      	str	r3, [r7, #28]

	p.distance = rs->virtual_pwm.distance ;
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	617b      	str	r3, [r7, #20]
	rs->virtual_pwm.angle = angle;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	609a      	str	r2, [r3, #8]

	p.angle = angle;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	61bb      	str	r3, [r7, #24]
	rs_get_wheels_from_polar(&w, &p);
 80039e6:	f107 0214 	add.w	r2, r7, #20
 80039ea:	f107 030c 	add.w	r3, r7, #12
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff f80b 	bl	8002a0c <rs_get_wheels_from_polar>
	
	safe_setpwm(rs->left_pwm, rs->left_pwm_param, w.left);
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4619      	mov	r1, r3
 8003a02:	f7ff ff4f 	bl	80038a4 <safe_setpwm>
	safe_setpwm(rs->right_pwm, rs->right_pwm_param, w.right);
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	4619      	mov	r1, r3
 8003a12:	f7ff ff47 	bl	80038a4 <safe_setpwm>
}
 8003a16:	bf00      	nop
 8003a18:	3720      	adds	r7, #32
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop

08003a20 <rs_set_distance>:
/** 
 * set the real pwms according to the specified distance (it also
 * depends on the last angle command sent) 
 */
void rs_set_distance(void * data, int32_t distance)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b088      	sub	sp, #32
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
	struct robot_system * rs = data;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	61fb      	str	r3, [r7, #28]
	struct rs_polar p;
	struct rs_wheels w;

	p.angle = rs->virtual_pwm.angle ;
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	61bb      	str	r3, [r7, #24]
	rs->virtual_pwm.distance = distance;
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	605a      	str	r2, [r3, #4]

	p.distance = distance;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	617b      	str	r3, [r7, #20]
	rs_get_wheels_from_polar(&w, &p);
 8003a3e:	f107 0214 	add.w	r2, r7, #20
 8003a42:	f107 030c 	add.w	r3, r7, #12
 8003a46:	4611      	mov	r1, r2
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe ffdf 	bl	8002a0c <rs_get_wheels_from_polar>
	
	safe_setpwm(rs->left_pwm, rs->left_pwm_param, w.left);
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	4619      	mov	r1, r3
 8003a5a:	f7ff ff23 	bl	80038a4 <safe_setpwm>
	safe_setpwm(rs->right_pwm, rs->right_pwm_param, w.right);
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f7ff ff1b 	bl	80038a4 <safe_setpwm>
}
 8003a6e:	bf00      	nop
 8003a70:	3720      	adds	r7, #32
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop

08003a78 <rs_get_angle>:

/** 
 * get the virtual angle according to real encoders value. 
 */
int32_t rs_get_angle(void * data)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
	struct robot_system * rs = data;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	60fb      	str	r3, [r7, #12]
	int32_t angle;
	
	vLockEncoderAngle();
 8003a84:	f7fe fe20 	bl	80026c8 <vLockEncoderAngle>
	angle = rs->virtual_encoders.angle ;	
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	60bb      	str	r3, [r7, #8]
	vUnlockEncoderAngle();
 8003a8e:	f7fe fe61 	bl	8002754 <vUnlockEncoderAngle>
	return angle;
 8003a92:	68bb      	ldr	r3, [r7, #8]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <rs_get_distance>:

/** 
 * get the virtual distance according to real encoders value. 
 */
int32_t rs_get_distance(void * data)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
	struct robot_system * rs = data;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	60fb      	str	r3, [r7, #12]
	int32_t distance;
	
	vLockEncoderDistance();
 8003aa8:	f7fe fe1c 	bl	80026e4 <vLockEncoderDistance>
	distance = rs->virtual_encoders.distance ;	
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	60bb      	str	r3, [r7, #8]
	vUnlockEncoderDistance();
 8003ab2:	f7fe fe5d 	bl	8002770 <vUnlockEncoderDistance>
	return distance;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <rs_get_ext_angle>:

int32_t rs_get_ext_angle(void * data)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	struct robot_system * rs = data;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	60fb      	str	r3, [r7, #12]
	int32_t angle;
	
	angle = rs->pext_prev.angle ;	
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	60bb      	str	r3, [r7, #8]
	return angle;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <rs_get_ext_distance>:

int32_t rs_get_ext_distance(void * data)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
	struct robot_system * rs = data;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	60fb      	str	r3, [r7, #12]
	int32_t distance;
	
	distance = rs->pext_prev.distance ;	
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	60bb      	str	r3, [r7, #8]
	return distance;
 8003af2:	68bb      	ldr	r3, [r7, #8]
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3714      	adds	r7, #20
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <rs_set_flags>:
	return right;
}
#endif

void rs_set_flags(struct robot_system * rs, uint8_t flags)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	460b      	mov	r3, r1
 8003b0a:	70fb      	strb	r3, [r7, #3]
	rs->flags = flags;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	78fa      	ldrb	r2, [r7, #3]
 8003b10:	701a      	strb	r2, [r3, #0]
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop

08003b20 <rs_update>:
 * function is needed before reading the virtual encoders.The program
 * will decide if it the external encoders or the motor encoders are
 * taken in account (depending on flags, but not yet)
 */
void rs_update(void * data)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08a      	sub	sp, #40	; 0x28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
	struct robot_system * rs = data;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	627b      	str	r3, [r7, #36]	; 0x24
	struct rs_polar pmot;
#endif
	int32_t delta_angle, delta_distance;
	
	/* read encoders */
	wext.left = safe_getencoder(rs->left_ext_encoder, rs->left_ext_encoder_param);
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b34:	4619      	mov	r1, r3
 8003b36:	4610      	mov	r0, r2
 8003b38:	f7ff feca 	bl	80038d0 <safe_getencoder>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	617b      	str	r3, [r7, #20]
	wext.right = safe_getencoder(rs->right_ext_encoder, rs->right_ext_encoder_param);
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	f7ff fec0 	bl	80038d0 <safe_getencoder>
 8003b50:	4603      	mov	r3, r0
 8003b52:	61bb      	str	r3, [r7, #24]
	wmot.left = safe_getencoder(rs->left_mot_encoder, rs->left_mot_encoder_param);
	wmot.right = safe_getencoder(rs->right_mot_encoder, rs->right_mot_encoder_param);
#endif
	
	/* apply gains to each wheel */
	if (! (rs->flags & RS_IGNORE_EXT_GAIN )) {
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d11d      	bne.n	8003b9c <rs_update+0x7c>
		wext.left = (int32_t)(wext.left*rs->left_ext_gain);
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	ee07 3a90 	vmov	s15, r3
 8003b66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003b70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b78:	ee17 3a90 	vmov	r3, s15
 8003b7c:	617b      	str	r3, [r7, #20]
		wext.right = (int32_t)(wext.right* rs->right_ext_gain);
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	ee07 3a90 	vmov	s15, r3
 8003b84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b96:	ee17 3a90 	vmov	r3, s15
 8003b9a:	61bb      	str	r3, [r7, #24]
		wmot.left = f64_msb_mul(f64_from_lsb(wmot.left), rs->left_mot_gain);
		wmot.right = f64_msb_mul(f64_from_lsb(wmot.right), rs->right_mot_gain);
	}
#endif

	rs_get_polar_from_wheels(&pext, &wext);
 8003b9c:	f107 0214 	add.w	r2, r7, #20
 8003ba0:	f107 030c 	add.w	r3, r7, #12
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe ff0c 	bl	80029c4 <rs_get_polar_from_wheels>
	else {
		delta_angle = pmot.angle - rs->pmot_prev.angle;
		delta_distance = pmot.distance - rs->pmot_prev.distance;
	}
#else
	delta_angle = pext.angle - rs->pext_prev.angle;
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	623b      	str	r3, [r7, #32]
	delta_distance = pext.distance - rs->pext_prev.distance;
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	61fb      	str	r3, [r7, #28]
#endif

	vLockEncoderAngle();
 8003bc0:	f7fe fd82 	bl	80026c8 <vLockEncoderAngle>
	vLockEncoderDistance();
 8003bc4:	f7fe fd8e 	bl	80026e4 <vLockEncoderDistance>
	rs->virtual_encoders.angle += delta_angle;
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	441a      	add	r2, r3
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd2:	611a      	str	r2, [r3, #16]
	rs->virtual_encoders.distance += delta_distance;
 8003bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd6:	68da      	ldr	r2, [r3, #12]
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	441a      	add	r2, r3
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	60da      	str	r2, [r3, #12]
	vUnlockEncoderAngle();
 8003be0:	f7fe fdb8 	bl	8002754 <vUnlockEncoderAngle>
	vUnlockEncoderDistance();
 8003be4:	f7fe fdc4 	bl	8002770 <vUnlockEncoderDistance>

	/* don't lock too much time */
	rs->pext_prev = pext;
 8003be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bea:	3314      	adds	r3, #20
 8003bec:	f107 020c 	add.w	r2, r7, #12
 8003bf0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003bf4:	e883 0003 	stmia.w	r3, {r0, r1}
	rs->wext_prev = wext;
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfa:	331c      	adds	r3, #28
 8003bfc:	f107 0214 	add.w	r2, r7, #20
 8003c00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003c04:	e883 0003 	stmia.w	r3, {r0, r1}

#ifdef CONFIG_MODULE_ROBOT_SYSTEM_MOT_AND_EXT
	rs->pmot_prev = pmot;
	rs->wmot_prev = wmot;
#endif
}
 8003c08:	bf00      	nop
 8003c0a:	3728      	adds	r7, #40	; 0x28
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <trajectory_init>:

/************ INIT FUNCS */

/** structure initialization */
void trajectory_init(struct trajectory *traj)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
	memset(traj, 0, sizeof(struct trajectory));
 8003c18:	2248      	movs	r2, #72	; 0x48
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f006 fc40 	bl	800a4a2 <memset>
	traj->state = READY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]
	traj->scheduler_task = NULL;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003c2e:	bf00      	nop
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop

08003c38 <trajectory_set_cs>:

/** structure initialization */
void trajectory_set_cs(struct trajectory *traj, struct cs *cs_d, 
		       struct cs *cs_a)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
	traj->csm_distance = cs_d;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	641a      	str	r2, [r3, #64]	; 0x40
	traj->csm_angle = cs_a;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003c50:	bf00      	nop
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <trajectory_set_robot_params>:

/** structure initialization */
void trajectory_set_robot_params(struct trajectory *traj, 
				 struct robot_system *rs, 
				 struct robot_position *pos) 
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
	traj->robot = rs;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	639a      	str	r2, [r3, #56]	; 0x38
	traj->position = pos;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003c74:	bf00      	nop
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <trajectory_set_speed>:

/** set speed consign */
void trajectory_set_speed( struct trajectory *traj, int16_t d_speed, int16_t a_speed)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	807b      	strh	r3, [r7, #2]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	803b      	strh	r3, [r7, #0]
	traj->d_speed = d_speed;
 8003c90:	887a      	ldrh	r2, [r7, #2]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	861a      	strh	r2, [r3, #48]	; 0x30
	traj->a_speed = a_speed;
 8003c96:	883a      	ldrh	r2, [r7, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	865a      	strh	r2, [r3, #50]	; 0x32
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <trajectory_set_windows>:

/** set windows for trajectory */
void trajectory_set_windows(struct trajectory *traj, double d_win,
			    double a_win_deg, double a_start_deg)
{
 8003ca8:	b590      	push	{r4, r7, lr}
 8003caa:	b089      	sub	sp, #36	; 0x24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	61f8      	str	r0, [r7, #28]
 8003cb0:	ed87 0b04 	vstr	d0, [r7, #16]
 8003cb4:	ed87 1b02 	vstr	d1, [r7, #8]
 8003cb8:	ed87 2b00 	vstr	d2, [r7]
	traj->d_win = d_win ;
 8003cbc:	69fa      	ldr	r2, [r7, #28]
 8003cbe:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003cc2:	e9c2 3406 	strd	r3, r4, [r2, #24]
	traj->a_win_rad = RAD(a_win_deg);
 8003cc6:	a30e      	add	r3, pc, #56	; (adr r3, 8003d00 <trajectory_set_windows+0x58>)
 8003cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ccc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003cd0:	f7fc fcae 	bl	8000630 <__aeabi_dmul>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	460c      	mov	r4, r1
 8003cd8:	69fa      	ldr	r2, [r7, #28]
 8003cda:	e9c2 3408 	strd	r3, r4, [r2, #32]
	traj->a_start_rad = RAD(a_start_deg);
 8003cde:	a308      	add	r3, pc, #32	; (adr r3, 8003d00 <trajectory_set_windows+0x58>)
 8003ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ce8:	f7fc fca2 	bl	8000630 <__aeabi_dmul>
 8003cec:	4603      	mov	r3, r0
 8003cee:	460c      	mov	r4, r1
 8003cf0:	69fa      	ldr	r2, [r7, #28]
 8003cf2:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

}
 8003cf6:	bf00      	nop
 8003cf8:	3724      	adds	r7, #36	; 0x24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd90      	pop	{r4, r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	a2529d39 	.word	0xa2529d39
 8003d04:	3f91df46 	.word	0x3f91df46

08003d08 <set_quadramp_speed>:

/************ STATIC [ AND USEFUL ] FUNCS */

/** set speed consign in quadramp filter */
static void set_quadramp_speed(struct trajectory *traj, int16_t d_speed, int16_t a_speed)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	807b      	strh	r3, [r7, #2]
 8003d14:	4613      	mov	r3, r2
 8003d16:	803b      	strh	r3, [r7, #0]
	struct quadramp_filter * q_d, * q_a;
	q_d = traj->csm_distance->consign_filter_params;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	60fb      	str	r3, [r7, #12]
	q_a = traj->csm_angle->consign_filter_params;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	60bb      	str	r3, [r7, #8]
	quadramp_set_1st_order_vars(q_d, ABS(d_speed), ABS(d_speed));
 8003d28:	887b      	ldrh	r3, [r7, #2]
 8003d2a:	82fb      	strh	r3, [r7, #22]
 8003d2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	da03      	bge.n	8003d3c <set_quadramp_speed+0x34>
 8003d34:	8afb      	ldrh	r3, [r7, #22]
 8003d36:	425b      	negs	r3, r3
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	82fb      	strh	r3, [r7, #22]
 8003d3c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003d40:	4619      	mov	r1, r3
 8003d42:	887b      	ldrh	r3, [r7, #2]
 8003d44:	82bb      	strh	r3, [r7, #20]
 8003d46:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	da03      	bge.n	8003d56 <set_quadramp_speed+0x4e>
 8003d4e:	8abb      	ldrh	r3, [r7, #20]
 8003d50:	425b      	negs	r3, r3
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	82bb      	strh	r3, [r7, #20]
 8003d56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f7ff f931 	bl	8002fc4 <quadramp_set_1st_order_vars>
	quadramp_set_1st_order_vars(q_a, ABS(a_speed), ABS(a_speed));
 8003d62:	883b      	ldrh	r3, [r7, #0]
 8003d64:	827b      	strh	r3, [r7, #18]
 8003d66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	da03      	bge.n	8003d76 <set_quadramp_speed+0x6e>
 8003d6e:	8a7b      	ldrh	r3, [r7, #18]
 8003d70:	425b      	negs	r3, r3
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	827b      	strh	r3, [r7, #18]
 8003d76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	883b      	ldrh	r3, [r7, #0]
 8003d7e:	823b      	strh	r3, [r7, #16]
 8003d80:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	da03      	bge.n	8003d90 <set_quadramp_speed+0x88>
 8003d88:	8a3b      	ldrh	r3, [r7, #16]
 8003d8a:	425b      	negs	r3, r3
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	823b      	strh	r3, [r7, #16]
 8003d90:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003d94:	461a      	mov	r2, r3
 8003d96:	68b8      	ldr	r0, [r7, #8]
 8003d98:	f7ff f914 	bl	8002fc4 <quadramp_set_1st_order_vars>
}
 8003d9c:	bf00      	nop
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <get_quadramp_distance_speed>:
	return q_a->var_1st_ord_pos;
}

/** get distance speed consign in quadramp filter */
static uint32_t get_quadramp_distance_speed(struct trajectory *traj)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
	struct quadramp_filter *q_d;
	q_d = traj->csm_distance->consign_filter_params;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	60fb      	str	r3, [r7, #12]
	return q_d->var_1st_ord_pos;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <delete_event>:

/** remove event if any */
static void delete_event(struct trajectory *traj)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
	set_quadramp_speed(traj, traj->d_speed, traj->a_speed);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003dd0:	b219      	sxth	r1, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003dd6:	b21b      	sxth	r3, r3
 8003dd8:	461a      	mov	r2, r3
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7ff ff94 	bl	8003d08 <set_quadramp_speed>
	if ( traj->scheduler_task != NULL) {
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d007      	beq.n	8003df8 <delete_event+0x34>
		vTaskDelete(traj->scheduler_task);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dec:	4618      	mov	r0, r3
 8003dee:	f003 fdc9 	bl	8007984 <vTaskDelete>
		traj->scheduler_task=NULL;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	645a      	str	r2, [r3, #68]	; 0x44
	}
}
 8003df8:	bf00      	nop
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <schedule_event>:

/** schedule the trajectory event */
static void schedule_event(struct trajectory *traj)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af04      	add	r7, sp, #16
 8003e06:	6078      	str	r0, [r7, #4]
	if ( traj->scheduler_task != NULL) {
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10e      	bne.n	8003e2e <schedule_event+0x2e>
		DEBUG(E_TRAJECTORY, "Schedule event, already scheduled");
	}
	else {
			xTaskCreate(trajectory_manager_event, "TRAJECTORY", configMINIMAL_STACK_SIZE, traj, OS_TASK_PRIORITY_TRAJ, &traj->scheduler_task );
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3344      	adds	r3, #68	; 0x44
 8003e14:	2200      	movs	r2, #0
 8003e16:	9203      	str	r2, [sp, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	9202      	str	r2, [sp, #8]
 8003e1c:	9301      	str	r3, [sp, #4]
 8003e1e:	2303      	movs	r3, #3
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2282      	movs	r2, #130	; 0x82
 8003e26:	4904      	ldr	r1, [pc, #16]	; (8003e38 <schedule_event+0x38>)
 8003e28:	4804      	ldr	r0, [pc, #16]	; (8003e3c <schedule_event+0x3c>)
 8003e2a:	f003 fce9 	bl	8007800 <xTaskGenericCreate>
	}
}
 8003e2e:	bf00      	nop
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	0800d250 	.word	0x0800d250
 8003e3c:	080046e9 	.word	0x080046e9

08003e40 <simple_modulo_2pi>:

/** do a modulo 2.pi -> [-Pi,+Pi], knowing that 'a' is in [-3Pi,+3Pi] */  
static double simple_modulo_2pi(double a)
{
 8003e40:	b590      	push	{r4, r7, lr}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	ed87 0b00 	vstr	d0, [r7]
	if (a < -M_PI) {
 8003e4a:	a31b      	add	r3, pc, #108	; (adr r3, 8003eb8 <simple_modulo_2pi+0x78>)
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e54:	f7fc fe5e 	bl	8000b14 <__aeabi_dcmplt>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00b      	beq.n	8003e76 <simple_modulo_2pi+0x36>
		a += M_2PI;
 8003e5e:	a318      	add	r3, pc, #96	; (adr r3, 8003ec0 <simple_modulo_2pi+0x80>)
 8003e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e68:	f7fc fa30 	bl	80002cc <__adddf3>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	460c      	mov	r4, r1
 8003e70:	e887 0018 	stmia.w	r7, {r3, r4}
 8003e74:	e014      	b.n	8003ea0 <simple_modulo_2pi+0x60>
	}
	else if (a > M_PI) {
 8003e76:	a314      	add	r3, pc, #80	; (adr r3, 8003ec8 <simple_modulo_2pi+0x88>)
 8003e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e80:	f7fc fe66 	bl	8000b50 <__aeabi_dcmpgt>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <simple_modulo_2pi+0x60>
		a -= M_2PI;
 8003e8a:	a30d      	add	r3, pc, #52	; (adr r3, 8003ec0 <simple_modulo_2pi+0x80>)
 8003e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e94:	f7fc fa18 	bl	80002c8 <__aeabi_dsub>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	460c      	mov	r4, r1
 8003e9c:	e887 0018 	stmia.w	r7, {r3, r4}
	}
	return a;
 8003ea0:	e897 0018 	ldmia.w	r7, {r3, r4}
 8003ea4:	ec44 3b17 	vmov	d7, r3, r4
}
 8003ea8:	eeb0 0a47 	vmov.f32	s0, s14
 8003eac:	eef0 0a67 	vmov.f32	s1, s15
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd90      	pop	{r4, r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	54442d18 	.word	0x54442d18
 8003ebc:	c00921fb 	.word	0xc00921fb
 8003ec0:	54442d18 	.word	0x54442d18
 8003ec4:	401921fb 	.word	0x401921fb
 8003ec8:	54442d18 	.word	0x54442d18
 8003ecc:	400921fb 	.word	0x400921fb

08003ed0 <modulo_2pi>:

/** do a modulo 2.pi -> [-Pi,+Pi] */  
static double modulo_2pi(double a)
{
 8003ed0:	b590      	push	{r4, r7, lr}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	ed87 0b00 	vstr	d0, [r7]
        double res = a - (((int32_t) (a/M_2PI)) * M_2PI);
 8003eda:	a319      	add	r3, pc, #100	; (adr r3, 8003f40 <modulo_2pi+0x70>)
 8003edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ee4:	f7fc fcce 	bl	8000884 <__aeabi_ddiv>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	460c      	mov	r4, r1
 8003eec:	4618      	mov	r0, r3
 8003eee:	4621      	mov	r1, r4
 8003ef0:	f7fc fe4e 	bl	8000b90 <__aeabi_d2iz>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fc fb34 	bl	8000564 <__aeabi_i2d>
 8003efc:	a310      	add	r3, pc, #64	; (adr r3, 8003f40 <modulo_2pi+0x70>)
 8003efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f02:	f7fc fb95 	bl	8000630 <__aeabi_dmul>
 8003f06:	4603      	mov	r3, r0
 8003f08:	460c      	mov	r4, r1
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	4623      	mov	r3, r4
 8003f0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f12:	f7fc f9d9 	bl	80002c8 <__aeabi_dsub>
 8003f16:	4603      	mov	r3, r0
 8003f18:	460c      	mov	r4, r1
 8003f1a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	return simple_modulo_2pi(res);
 8003f1e:	ed97 0b02 	vldr	d0, [r7, #8]
 8003f22:	f7ff ff8d 	bl	8003e40 <simple_modulo_2pi>
 8003f26:	eeb0 7a40 	vmov.f32	s14, s0
 8003f2a:	eef0 7a60 	vmov.f32	s15, s1
}
 8003f2e:	eeb0 0a47 	vmov.f32	s0, s14
 8003f32:	eef0 0a67 	vmov.f32	s1, s15
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd90      	pop	{r4, r7, pc}
 8003f3c:	f3af 8000 	nop.w
 8003f40:	54442d18 	.word	0x54442d18
 8003f44:	401921fb 	.word	0x401921fb

08003f48 <is_robot_in_dist_window>:
}


/** near the target (dist) ? */
static uint8_t is_robot_in_dist_window(struct trajectory *traj, double d_win)
{
 8003f48:	b590      	push	{r4, r7, lr}
 8003f4a:	b089      	sub	sp, #36	; 0x24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	ed87 0b00 	vstr	d0, [r7]
	double d = traj->target.pol.distance - rs_get_distance(traj->robot);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	689c      	ldr	r4, [r3, #8]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7ff fd9d 	bl	8003a9c <rs_get_distance>
 8003f62:	4603      	mov	r3, r0
 8003f64:	1ae3      	subs	r3, r4, r3
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fc fafc 	bl	8000564 <__aeabi_i2d>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	460c      	mov	r4, r1
 8003f70:	e9c7 3404 	strd	r3, r4, [r7, #16]
	d = ABS(d);
 8003f74:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003f78:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f04f 0300 	mov.w	r3, #0
 8003f84:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003f88:	f7fc fdc4 	bl	8000b14 <__aeabi_dcmplt>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d005      	beq.n	8003f9e <is_robot_in_dist_window+0x56>
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	61bb      	str	r3, [r7, #24]
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003fa2:	e9c7 3404 	strd	r3, r4, [r7, #16]
	d = d / traj->position->phys.distance_imp_per_mm;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003faa:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	4623      	mov	r3, r4
 8003fb2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003fb6:	f7fc fc65 	bl	8000884 <__aeabi_ddiv>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	460c      	mov	r4, r1
 8003fbe:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return (d < d_win);
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	461c      	mov	r4, r3
 8003fc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003fce:	f7fc fda1 	bl	8000b14 <__aeabi_dcmplt>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <is_robot_in_dist_window+0x94>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	461c      	mov	r4, r3
 8003fdc:	b2e3      	uxtb	r3, r4
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3724      	adds	r7, #36	; 0x24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd90      	pop	{r4, r7, pc}
 8003fe6:	bf00      	nop

08003fe8 <is_robot_in_xy_window>:

/** near the target (dist in x,y) ? */
static uint8_t is_robot_in_xy_window(struct trajectory *traj, double d_win)
{
 8003fe8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003fec:	b08c      	sub	sp, #48	; 0x30
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	ed87 0b00 	vstr	d0, [r7]
	double x1 = traj->target.cart.x;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8003ffc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double y1 = traj->target.cart.y;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8004006:	e9c7 3408 	strd	r3, r4, [r7, #32]
	double x2 = position_get_x_double(traj->position);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff fc00 	bl	8003814 <position_get_x_double>
 8004014:	ed87 0b06 	vstr	d0, [r7, #24]
	double y2 = position_get_y_double(traj->position);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff fc11 	bl	8003844 <position_get_y_double>
 8004022:	ed87 0b04 	vstr	d0, [r7, #16]
	return ( sqrt ((x2-x1) * (x2-x1) + (y2-y1) * (y2-y1)) < d_win );
 8004026:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800402a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800402e:	f7fc f94b 	bl	80002c8 <__aeabi_dsub>
 8004032:	4603      	mov	r3, r0
 8004034:	460c      	mov	r4, r1
 8004036:	4625      	mov	r5, r4
 8004038:	461c      	mov	r4, r3
 800403a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800403e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004042:	f7fc f941 	bl	80002c8 <__aeabi_dsub>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4620      	mov	r0, r4
 800404c:	4629      	mov	r1, r5
 800404e:	f7fc faef 	bl	8000630 <__aeabi_dmul>
 8004052:	4603      	mov	r3, r0
 8004054:	460c      	mov	r4, r1
 8004056:	4625      	mov	r5, r4
 8004058:	461c      	mov	r4, r3
 800405a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800405e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004062:	f7fc f931 	bl	80002c8 <__aeabi_dsub>
 8004066:	4602      	mov	r2, r0
 8004068:	460b      	mov	r3, r1
 800406a:	4690      	mov	r8, r2
 800406c:	4699      	mov	r9, r3
 800406e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004072:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004076:	f7fc f927 	bl	80002c8 <__aeabi_dsub>
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	4640      	mov	r0, r8
 8004080:	4649      	mov	r1, r9
 8004082:	f7fc fad5 	bl	8000630 <__aeabi_dmul>
 8004086:	4602      	mov	r2, r0
 8004088:	460b      	mov	r3, r1
 800408a:	4620      	mov	r0, r4
 800408c:	4629      	mov	r1, r5
 800408e:	f7fc f91d 	bl	80002cc <__adddf3>
 8004092:	4603      	mov	r3, r0
 8004094:	460c      	mov	r4, r1
 8004096:	ec44 3b17 	vmov	d7, r3, r4
 800409a:	eeb0 0a47 	vmov.f32	s0, s14
 800409e:	eef0 0a67 	vmov.f32	s1, s15
 80040a2:	f007 fc9b 	bl	800b9dc <sqrt>
 80040a6:	ec51 0b10 	vmov	r0, r1, d0
 80040aa:	2301      	movs	r3, #1
 80040ac:	461c      	mov	r4, r3
 80040ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040b2:	f7fc fd2f 	bl	8000b14 <__aeabi_dcmplt>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d101      	bne.n	80040c0 <is_robot_in_xy_window+0xd8>
 80040bc:	2300      	movs	r3, #0
 80040be:	461c      	mov	r4, r3
 80040c0:	b2e3      	uxtb	r3, r4
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3730      	adds	r7, #48	; 0x30
 80040c6:	46bd      	mov	sp, r7
 80040c8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080040cc <is_robot_in_angle_window>:

/** near the angle target in radian ? Only valid if
 *  traj->target.pol.angle is set (i.e. an angle command, not an xy
 *  command) */
static uint8_t is_robot_in_angle_window(struct trajectory *traj, double a_win_rad)
{
 80040cc:	b590      	push	{r4, r7, lr}
 80040ce:	b089      	sub	sp, #36	; 0x24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	ed87 0b00 	vstr	d0, [r7]
	double a;
	
	/* convert relative angle from imp to rad */
	a = traj->target.pol.angle - rs_get_angle(traj->robot);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	68dc      	ldr	r4, [r3, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7ff fcc9 	bl	8003a78 <rs_get_angle>
 80040e6:	4603      	mov	r3, r0
 80040e8:	1ae3      	subs	r3, r4, r3
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fc fa3a 	bl	8000564 <__aeabi_i2d>
 80040f0:	4603      	mov	r3, r0
 80040f2:	460c      	mov	r4, r1
 80040f4:	e9c7 3404 	strd	r3, r4, [r7, #16]
	a /= traj->position->phys.distance_imp_per_mm;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fc:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8004100:	461a      	mov	r2, r3
 8004102:	4623      	mov	r3, r4
 8004104:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004108:	f7fc fbbc 	bl	8000884 <__aeabi_ddiv>
 800410c:	4603      	mov	r3, r0
 800410e:	460c      	mov	r4, r1
 8004110:	e9c7 3404 	strd	r3, r4, [r7, #16]
	a /= traj->position->phys.track_mm;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004118:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800411c:	461a      	mov	r2, r3
 800411e:	4623      	mov	r3, r4
 8004120:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004124:	f7fc fbae 	bl	8000884 <__aeabi_ddiv>
 8004128:	4603      	mov	r3, r0
 800412a:	460c      	mov	r4, r1
 800412c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	a *= 2.;
 8004130:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	f7fc f8c8 	bl	80002cc <__adddf3>
 800413c:	4603      	mov	r3, r0
 800413e:	460c      	mov	r4, r1
 8004140:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return ABS(a) < a_win_rad;
 8004144:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004148:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004158:	f7fc fcdc 	bl	8000b14 <__aeabi_dcmplt>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <is_robot_in_angle_window+0xa2>
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	61bb      	str	r3, [r7, #24]
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800416c:	61fb      	str	r3, [r7, #28]
 800416e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004172:	2301      	movs	r3, #1
 8004174:	461c      	mov	r4, r3
 8004176:	e9d7 2300 	ldrd	r2, r3, [r7]
 800417a:	f7fc fccb 	bl	8000b14 <__aeabi_dcmplt>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <is_robot_in_angle_window+0xbc>
 8004184:	2300      	movs	r3, #0
 8004186:	461c      	mov	r4, r3
 8004188:	b2e3      	uxtb	r3, r4
}
 800418a:	4618      	mov	r0, r3
 800418c:	3724      	adds	r7, #36	; 0x24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd90      	pop	{r4, r7, pc}
 8004192:	bf00      	nop

08004194 <__trajectory_goto_d_a_rel>:
 *   a_rad : angle in radian
 *   flags : what to update (UPDATE_A, UPDATE_D)
 */
void __trajectory_goto_d_a_rel(struct trajectory *traj, double d_mm, 
			       double a_rad, uint8_t state, uint8_t flags)
{
 8004194:	b590      	push	{r4, r7, lr}
 8004196:	b089      	sub	sp, #36	; 0x24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6178      	str	r0, [r7, #20]
 800419c:	ed87 0b02 	vstr	d0, [r7, #8]
 80041a0:	ed87 1b00 	vstr	d1, [r7]
 80041a4:	460b      	mov	r3, r1
 80041a6:	74fb      	strb	r3, [r7, #19]
 80041a8:	4613      	mov	r3, r2
 80041aa:	74bb      	strb	r3, [r7, #18]
	int32_t a_consign, d_consign;

	DEBUG(E_TRAJECTORY, "Goto DA/RS rel to d=%f a_rad=%f", d_mm, a_rad);
	delete_event(traj);
 80041ac:	6978      	ldr	r0, [r7, #20]
 80041ae:	f7ff fe09 	bl	8003dc4 <delete_event>
	traj->state = state;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	7cfa      	ldrb	r2, [r7, #19]
 80041b6:	701a      	strb	r2, [r3, #0]
	if (flags & UPDATE_A) {
 80041b8:	7cbb      	ldrb	r3, [r7, #18]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d043      	beq.n	800424a <__trajectory_goto_d_a_rel+0xb6>
		if (flags & RESET_A) {
 80041c2:	7cbb      	ldrb	r3, [r7, #18]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <__trajectory_goto_d_a_rel+0x3e>
			a_consign = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	61fb      	str	r3, [r7, #28]
 80041d0:	e025      	b.n	800421e <__trajectory_goto_d_a_rel+0x8a>
		}
		else {
			a_consign = (int32_t)(a_rad * (traj->position->phys.distance_imp_per_mm) *
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041d6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80041da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041de:	f7fc fa27 	bl	8000630 <__aeabi_dmul>
 80041e2:	4603      	mov	r3, r0
 80041e4:	460c      	mov	r4, r1
 80041e6:	4618      	mov	r0, r3
 80041e8:	4621      	mov	r1, r4
					      (traj->position->phys.track_mm) / 2); 
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ee:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
	if (flags & UPDATE_A) {
		if (flags & RESET_A) {
			a_consign = 0;
		}
		else {
			a_consign = (int32_t)(a_rad * (traj->position->phys.distance_imp_per_mm) *
 80041f2:	461a      	mov	r2, r3
 80041f4:	4623      	mov	r3, r4
 80041f6:	f7fc fa1b 	bl	8000630 <__aeabi_dmul>
 80041fa:	4603      	mov	r3, r0
 80041fc:	460c      	mov	r4, r1
 80041fe:	4618      	mov	r0, r3
 8004200:	4621      	mov	r1, r4
					      (traj->position->phys.track_mm) / 2); 
 8004202:	f04f 0200 	mov.w	r2, #0
 8004206:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800420a:	f7fc fb3b 	bl	8000884 <__aeabi_ddiv>
 800420e:	4603      	mov	r3, r0
 8004210:	460c      	mov	r4, r1
	if (flags & UPDATE_A) {
		if (flags & RESET_A) {
			a_consign = 0;
		}
		else {
			a_consign = (int32_t)(a_rad * (traj->position->phys.distance_imp_per_mm) *
 8004212:	4618      	mov	r0, r3
 8004214:	4621      	mov	r1, r4
 8004216:	f7fc fcbb 	bl	8000b90 <__aeabi_d2iz>
 800421a:	4603      	mov	r3, r0
 800421c:	61fb      	str	r3, [r7, #28]
					      (traj->position->phys.track_mm) / 2); 
		}
		a_consign +=  rs_get_angle(traj->robot);
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff fc28 	bl	8003a78 <rs_get_angle>
 8004228:	4602      	mov	r2, r0
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	4413      	add	r3, r2
 800422e:	61fb      	str	r3, [r7, #28]
		traj->target.pol.angle = a_consign;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	69fa      	ldr	r2, [r7, #28]
 8004234:	60da      	str	r2, [r3, #12]
		vLockAngleConsign();
 8004236:	f7fe fa63 	bl	8002700 <vLockAngleConsign>
		cs_set_consign(traj->csm_angle, a_consign);
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423e:	69f9      	ldr	r1, [r7, #28]
 8004240:	4618      	mov	r0, r3
 8004242:	f7fe fd71 	bl	8002d28 <cs_set_consign>
		vUnlockAngleConsign();
 8004246:	f7fe faa1 	bl	800278c <vUnlockAngleConsign>
	}
	if (flags & UPDATE_D) {
 800424a:	7cbb      	ldrb	r3, [r7, #18]
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b00      	cmp	r3, #0
 8004252:	d02d      	beq.n	80042b0 <__trajectory_goto_d_a_rel+0x11c>
		if (flags & RESET_D) {
 8004254:	7cbb      	ldrb	r3, [r7, #18]
 8004256:	f003 0304 	and.w	r3, r3, #4
 800425a:	2b00      	cmp	r3, #0
 800425c:	d002      	beq.n	8004264 <__trajectory_goto_d_a_rel+0xd0>
			d_consign = 0;
 800425e:	2300      	movs	r3, #0
 8004260:	61bb      	str	r3, [r7, #24]
 8004262:	e00f      	b.n	8004284 <__trajectory_goto_d_a_rel+0xf0>
		}
		else {
			d_consign = (int32_t)((d_mm) * (traj->position->phys.distance_imp_per_mm));
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004268:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800426c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004270:	f7fc f9de 	bl	8000630 <__aeabi_dmul>
 8004274:	4603      	mov	r3, r0
 8004276:	460c      	mov	r4, r1
 8004278:	4618      	mov	r0, r3
 800427a:	4621      	mov	r1, r4
 800427c:	f7fc fc88 	bl	8000b90 <__aeabi_d2iz>
 8004280:	4603      	mov	r3, r0
 8004282:	61bb      	str	r3, [r7, #24]
		}
		d_consign += rs_get_distance(traj->robot);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff fc07 	bl	8003a9c <rs_get_distance>
 800428e:	4602      	mov	r2, r0
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	4413      	add	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
		traj->target.pol.distance = d_consign;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	609a      	str	r2, [r3, #8]
		vLockDistanceConsign();
 800429c:	f7fe fa3e 	bl	800271c <vLockDistanceConsign>
		cs_set_consign(traj->csm_distance, d_consign);
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a4:	69b9      	ldr	r1, [r7, #24]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fe fd3e 	bl	8002d28 <cs_set_consign>
		vUnlockDistanceConsign();
 80042ac:	f7fe fa7c 	bl	80027a8 <vUnlockDistanceConsign>
	}
}
 80042b0:	bf00      	nop
 80042b2:	3724      	adds	r7, #36	; 0x24
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd90      	pop	{r4, r7, pc}

080042b8 <trajectory_turnto_xy>:
				  UPDATE_A | UPDATE_D | RESET_D);
}

/** turn the robot until the point x,y is in front of us */ 
void trajectory_turnto_xy(struct trajectory *traj, double x_abs_mm, double y_abs_mm)
{
 80042b8:	b590      	push	{r4, r7, lr}
 80042ba:	ed2d 8b02 	vpush	{d8}
 80042be:	b08d      	sub	sp, #52	; 0x34
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6178      	str	r0, [r7, #20]
 80042c4:	ed87 0b02 	vstr	d0, [r7, #8]
 80042c8:	ed87 1b00 	vstr	d1, [r7]
	double posx = position_get_x_double(traj->position); 
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff fa9f 	bl	8003814 <position_get_x_double>
 80042d6:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	double posy = position_get_y_double(traj->position);
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff fab0 	bl	8003844 <position_get_y_double>
 80042e4:	ed87 0b08 	vstr	d0, [r7, #32]
	double posa = position_get_a_rad_double(traj->position);
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ec:	4618      	mov	r0, r3
 80042ee:	f7ff fac1 	bl	8003874 <position_get_a_rad_double>
 80042f2:	ed87 0b06 	vstr	d0, [r7, #24]

	DEBUG(E_TRAJECTORY, "Goto Turn To xy %f %f", x_abs_mm, y_abs_mm);
	__trajectory_goto_d_a_rel(traj, 0,
			simple_modulo_2pi(atan2(y_abs_mm - posy, x_abs_mm - posx) - posa),
 80042f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80042fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042fe:	f7fb ffe3 	bl	80002c8 <__aeabi_dsub>
 8004302:	4603      	mov	r3, r0
 8004304:	460c      	mov	r4, r1
 8004306:	ec44 3b18 	vmov	d8, r3, r4
 800430a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800430e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004312:	f7fb ffd9 	bl	80002c8 <__aeabi_dsub>
 8004316:	4603      	mov	r3, r0
 8004318:	460c      	mov	r4, r1
 800431a:	ec44 3b17 	vmov	d7, r3, r4
 800431e:	eeb0 1a47 	vmov.f32	s2, s14
 8004322:	eef0 1a67 	vmov.f32	s3, s15
 8004326:	eeb0 0a48 	vmov.f32	s0, s16
 800432a:	eef0 0a68 	vmov.f32	s1, s17
 800432e:	f007 fb53 	bl	800b9d8 <atan2>
 8004332:	ec51 0b10 	vmov	r0, r1, d0
	double posx = position_get_x_double(traj->position); 
	double posy = position_get_y_double(traj->position);
	double posa = position_get_a_rad_double(traj->position);

	DEBUG(E_TRAJECTORY, "Goto Turn To xy %f %f", x_abs_mm, y_abs_mm);
	__trajectory_goto_d_a_rel(traj, 0,
 8004336:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800433a:	f7fb ffc5 	bl	80002c8 <__aeabi_dsub>
 800433e:	4603      	mov	r3, r0
 8004340:	460c      	mov	r4, r1
 8004342:	ec44 3b17 	vmov	d7, r3, r4
 8004346:	eeb0 0a47 	vmov.f32	s0, s14
 800434a:	eef0 0a67 	vmov.f32	s1, s15
 800434e:	f7ff fd77 	bl	8003e40 <simple_modulo_2pi>
 8004352:	eeb0 7a40 	vmov.f32	s14, s0
 8004356:	eef0 7a60 	vmov.f32	s15, s1
 800435a:	2207      	movs	r2, #7
 800435c:	2101      	movs	r1, #1
 800435e:	eeb0 1a47 	vmov.f32	s2, s14
 8004362:	eef0 1a67 	vmov.f32	s3, s15
 8004366:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8004380 <trajectory_turnto_xy+0xc8>
 800436a:	6978      	ldr	r0, [r7, #20]
 800436c:	f7ff ff12 	bl	8004194 <__trajectory_goto_d_a_rel>
			simple_modulo_2pi(atan2(y_abs_mm - posy, x_abs_mm - posx) - posa),
				  RUNNING_A,
				  UPDATE_A | UPDATE_D | RESET_D);
}
 8004370:	bf00      	nop
 8004372:	3734      	adds	r7, #52	; 0x34
 8004374:	46bd      	mov	sp, r7
 8004376:	ecbd 8b02 	vpop	{d8}
 800437a:	bd90      	pop	{r4, r7, pc}
 800437c:	f3af 8000 	nop.w
	...

08004388 <trajectory_turnto_xy_behind>:

/** turn the robot until the point x,y is behind us */ 
void trajectory_turnto_xy_behind(struct trajectory *traj, double x_abs_mm, double y_abs_mm)
{
 8004388:	b590      	push	{r4, r7, lr}
 800438a:	ed2d 8b02 	vpush	{d8}
 800438e:	b08d      	sub	sp, #52	; 0x34
 8004390:	af00      	add	r7, sp, #0
 8004392:	6178      	str	r0, [r7, #20]
 8004394:	ed87 0b02 	vstr	d0, [r7, #8]
 8004398:	ed87 1b00 	vstr	d1, [r7]
	double posx = position_get_x_double(traj->position); 
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff fa37 	bl	8003814 <position_get_x_double>
 80043a6:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	double posy = position_get_y_double(traj->position);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7ff fa48 	bl	8003844 <position_get_y_double>
 80043b4:	ed87 0b08 	vstr	d0, [r7, #32]
	double posa = position_get_a_rad_double(traj->position);
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff fa59 	bl	8003874 <position_get_a_rad_double>
 80043c2:	ed87 0b06 	vstr	d0, [r7, #24]

	DEBUG(E_TRAJECTORY, "Goto Turn To xy %f %f", x_abs_mm, y_abs_mm);
	__trajectory_goto_d_a_rel(traj, 0, 
			modulo_2pi(atan2(y_abs_mm - posy, x_abs_mm - posx) - posa + M_PI),
 80043c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80043ce:	f7fb ff7b 	bl	80002c8 <__aeabi_dsub>
 80043d2:	4603      	mov	r3, r0
 80043d4:	460c      	mov	r4, r1
 80043d6:	ec44 3b18 	vmov	d8, r3, r4
 80043da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80043e2:	f7fb ff71 	bl	80002c8 <__aeabi_dsub>
 80043e6:	4603      	mov	r3, r0
 80043e8:	460c      	mov	r4, r1
 80043ea:	ec44 3b17 	vmov	d7, r3, r4
 80043ee:	eeb0 1a47 	vmov.f32	s2, s14
 80043f2:	eef0 1a67 	vmov.f32	s3, s15
 80043f6:	eeb0 0a48 	vmov.f32	s0, s16
 80043fa:	eef0 0a68 	vmov.f32	s1, s17
 80043fe:	f007 faeb 	bl	800b9d8 <atan2>
 8004402:	ec51 0b10 	vmov	r0, r1, d0
 8004406:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800440a:	f7fb ff5d 	bl	80002c8 <__aeabi_dsub>
 800440e:	4603      	mov	r3, r0
 8004410:	460c      	mov	r4, r1
 8004412:	4618      	mov	r0, r3
 8004414:	4621      	mov	r1, r4
	double posx = position_get_x_double(traj->position); 
	double posy = position_get_y_double(traj->position);
	double posa = position_get_a_rad_double(traj->position);

	DEBUG(E_TRAJECTORY, "Goto Turn To xy %f %f", x_abs_mm, y_abs_mm);
	__trajectory_goto_d_a_rel(traj, 0, 
 8004416:	a314      	add	r3, pc, #80	; (adr r3, 8004468 <trajectory_turnto_xy_behind+0xe0>)
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	f7fb ff56 	bl	80002cc <__adddf3>
 8004420:	4603      	mov	r3, r0
 8004422:	460c      	mov	r4, r1
 8004424:	ec44 3b17 	vmov	d7, r3, r4
 8004428:	eeb0 0a47 	vmov.f32	s0, s14
 800442c:	eef0 0a67 	vmov.f32	s1, s15
 8004430:	f7ff fd4e 	bl	8003ed0 <modulo_2pi>
 8004434:	eeb0 7a40 	vmov.f32	s14, s0
 8004438:	eef0 7a60 	vmov.f32	s15, s1
 800443c:	2207      	movs	r2, #7
 800443e:	2101      	movs	r1, #1
 8004440:	eeb0 1a47 	vmov.f32	s2, s14
 8004444:	eef0 1a67 	vmov.f32	s3, s15
 8004448:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004460 <trajectory_turnto_xy_behind+0xd8>
 800444c:	6978      	ldr	r0, [r7, #20]
 800444e:	f7ff fea1 	bl	8004194 <__trajectory_goto_d_a_rel>
			modulo_2pi(atan2(y_abs_mm - posy, x_abs_mm - posx) - posa + M_PI),
				  RUNNING_A,
				  UPDATE_A | UPDATE_D | RESET_D);
}
 8004452:	bf00      	nop
 8004454:	3734      	adds	r7, #52	; 0x34
 8004456:	46bd      	mov	sp, r7
 8004458:	ecbd 8b02 	vpop	{d8}
 800445c:	bd90      	pop	{r4, r7, pc}
 800445e:	bf00      	nop
	...
 8004468:	54442d18 	.word	0x54442d18
 800446c:	400921fb 	.word	0x400921fb

08004470 <trajectory_d_a_rel>:
	__trajectory_goto_d_a_rel(traj, 0, a, RUNNING_A, UPDATE_A);
}

/** turn by 'a' degrees */
void trajectory_d_a_rel(struct trajectory *traj, double d_mm, double a_deg)
{
 8004470:	b590      	push	{r4, r7, lr}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	6178      	str	r0, [r7, #20]
 8004478:	ed87 0b02 	vstr	d0, [r7, #8]
 800447c:	ed87 1b00 	vstr	d1, [r7]
	__trajectory_goto_d_a_rel(traj, d_mm, RAD(a_deg),
 8004480:	a30d      	add	r3, pc, #52	; (adr r3, 80044b8 <trajectory_d_a_rel+0x48>)
 8004482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004486:	e9d7 0100 	ldrd	r0, r1, [r7]
 800448a:	f7fc f8d1 	bl	8000630 <__aeabi_dmul>
 800448e:	4603      	mov	r3, r0
 8004490:	460c      	mov	r4, r1
 8004492:	ec44 3b17 	vmov	d7, r3, r4
 8004496:	2203      	movs	r2, #3
 8004498:	2103      	movs	r1, #3
 800449a:	eeb0 1a47 	vmov.f32	s2, s14
 800449e:	eef0 1a67 	vmov.f32	s3, s15
 80044a2:	ed97 0b02 	vldr	d0, [r7, #8]
 80044a6:	6978      	ldr	r0, [r7, #20]
 80044a8:	f7ff fe74 	bl	8004194 <__trajectory_goto_d_a_rel>
				  RUNNING_AD, UPDATE_A | UPDATE_D);
}
 80044ac:	bf00      	nop
 80044ae:	371c      	adds	r7, #28
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd90      	pop	{r4, r7, pc}
 80044b4:	f3af 8000 	nop.w
 80044b8:	a2529d39 	.word	0xa2529d39
 80044bc:	3f91df46 	.word	0x3f91df46

080044c0 <trajectory_hardstop>:
}

/** set relative angle and distance consign to 0, and break any
 * deceleration ramp in quadramp filter */
void trajectory_hardstop(struct trajectory *traj)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
	struct quadramp_filter *q_d, *q_a;

	q_d = traj->csm_distance->consign_filter_params;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	60fb      	str	r3, [r7, #12]
	q_a = traj->csm_angle->consign_filter_params;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	60bb      	str	r3, [r7, #8]
	__trajectory_goto_d_a_rel(traj, 0, 0, READY,
 80044d8:	220f      	movs	r2, #15
 80044da:	2100      	movs	r1, #0
 80044dc:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8004520 <trajectory_hardstop+0x60>
 80044e0:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8004520 <trajectory_hardstop+0x60>
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f7ff fe55 	bl	8004194 <__trajectory_goto_d_a_rel>
				  UPDATE_A | UPDATE_D | RESET_D | RESET_A);

	q_d->previous_var = 0;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	611a      	str	r2, [r3, #16]
	q_d->previous_out = rs_get_distance(traj->robot);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff fad1 	bl	8003a9c <rs_get_distance>
 80044fa:	4602      	mov	r2, r0
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	615a      	str	r2, [r3, #20]
	q_a->previous_var = 0;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	2200      	movs	r2, #0
 8004504:	611a      	str	r2, [r3, #16]
	q_a->previous_out = rs_get_angle(traj->robot);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450a:	4618      	mov	r0, r3
 800450c:	f7ff fab4 	bl	8003a78 <rs_get_angle>
 8004510:	4602      	mov	r2, r0
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	615a      	str	r2, [r3, #20]
}
 8004516:	bf00      	nop
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
	...

08004528 <trajectory_goto_xy_abs>:

/************ GOTO XY, USE EVENTS */

/** goto a x,y point, using a trajectory event */
void trajectory_goto_xy_abs(struct trajectory *traj, double x, double y)
{
 8004528:	b590      	push	{r4, r7, lr}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	6178      	str	r0, [r7, #20]
 8004530:	ed87 0b02 	vstr	d0, [r7, #8]
 8004534:	ed87 1b00 	vstr	d1, [r7]
	delete_event(traj);
 8004538:	6978      	ldr	r0, [r7, #20]
 800453a:	f7ff fc43 	bl	8003dc4 <delete_event>
	traj->target.cart.x = x;
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004544:	e9c2 3402 	strd	r3, r4, [r2, #8]
	traj->target.cart.y = y;
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	e897 0018 	ldmia.w	r7, {r3, r4}
 800454e:	e9c2 3404 	strd	r3, r4, [r2, #16]
	traj->state = RUNNING_XY_START;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	2204      	movs	r2, #4
 8004556:	701a      	strb	r2, [r3, #0]
	schedule_event(traj);
 8004558:	6978      	ldr	r0, [r7, #20]
 800455a:	f7ff fc51 	bl	8003e00 <schedule_event>
}
 800455e:	bf00      	nop
 8004560:	371c      	adds	r7, #28
 8004562:	46bd      	mov	sp, r7
 8004564:	bd90      	pop	{r4, r7, pc}
 8004566:	bf00      	nop

08004568 <trajectory_goto_forward_xy_abs>:

/** go forward to a x,y point, using a trajectory event */
void trajectory_goto_forward_xy_abs(struct trajectory *traj, double x, double y)
{
 8004568:	b590      	push	{r4, r7, lr}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	6178      	str	r0, [r7, #20]
 8004570:	ed87 0b02 	vstr	d0, [r7, #8]
 8004574:	ed87 1b00 	vstr	d1, [r7]
	delete_event(traj);
 8004578:	6978      	ldr	r0, [r7, #20]
 800457a:	f7ff fc23 	bl	8003dc4 <delete_event>
	traj->target.cart.x = x;
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004584:	e9c2 3402 	strd	r3, r4, [r2, #8]
	traj->target.cart.y = y;
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	e897 0018 	ldmia.w	r7, {r3, r4}
 800458e:	e9c2 3404 	strd	r3, r4, [r2, #16]
	traj->state = RUNNING_XY_F_START;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2207      	movs	r2, #7
 8004596:	701a      	strb	r2, [r3, #0]
	schedule_event(traj);
 8004598:	6978      	ldr	r0, [r7, #20]
 800459a:	f7ff fc31 	bl	8003e00 <schedule_event>
}
 800459e:	bf00      	nop
 80045a0:	371c      	adds	r7, #28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd90      	pop	{r4, r7, pc}
 80045a6:	bf00      	nop

080045a8 <trajectory_goto_backward_xy_abs>:

/** go backward to a x,y point, using a trajectory event */
void trajectory_goto_backward_xy_abs(struct trajectory *traj, double x, double y)
{
 80045a8:	b590      	push	{r4, r7, lr}
 80045aa:	b087      	sub	sp, #28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6178      	str	r0, [r7, #20]
 80045b0:	ed87 0b02 	vstr	d0, [r7, #8]
 80045b4:	ed87 1b00 	vstr	d1, [r7]
	delete_event(traj);
 80045b8:	6978      	ldr	r0, [r7, #20]
 80045ba:	f7ff fc03 	bl	8003dc4 <delete_event>
	traj->target.cart.x = x;
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80045c4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	traj->target.cart.y = y;
 80045c8:	697a      	ldr	r2, [r7, #20]
 80045ca:	e897 0018 	ldmia.w	r7, {r3, r4}
 80045ce:	e9c2 3404 	strd	r3, r4, [r2, #16]
	traj->state = RUNNING_XY_B_START;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	220a      	movs	r2, #10
 80045d6:	701a      	strb	r2, [r3, #0]
	schedule_event(traj);
 80045d8:	6978      	ldr	r0, [r7, #20]
 80045da:	f7ff fc11 	bl	8003e00 <schedule_event>
}
 80045de:	bf00      	nop
 80045e0:	371c      	adds	r7, #28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd90      	pop	{r4, r7, pc}
 80045e6:	bf00      	nop

080045e8 <trajectory_finished>:

/** return true if the position consign is equal to the filtered
 * position consign (after quadramp filter), for angle and
 * distance. */
uint8_t trajectory_finished(struct trajectory *traj)
{
 80045e8:	b590      	push	{r4, r7, lr}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
	return cs_get_consign(traj->csm_angle) == cs_get_filtered_consign(traj->csm_angle) &&
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f4:	4618      	mov	r0, r3
 80045f6:	f7fe fb7b 	bl	8002cf0 <cs_get_consign>
 80045fa:	4604      	mov	r4, r0
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004600:	4618      	mov	r0, r3
 8004602:	f7fe fb83 	bl	8002d0c <cs_get_filtered_consign>
 8004606:	4603      	mov	r3, r0
 8004608:	429c      	cmp	r4, r3
 800460a:	d10f      	bne.n	800462c <trajectory_finished+0x44>
		cs_get_consign(traj->csm_distance) == cs_get_filtered_consign(traj->csm_distance) ;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004610:	4618      	mov	r0, r3
 8004612:	f7fe fb6d 	bl	8002cf0 <cs_get_consign>
 8004616:	4604      	mov	r4, r0
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461c:	4618      	mov	r0, r3
 800461e:	f7fe fb75 	bl	8002d0c <cs_get_filtered_consign>
 8004622:	4603      	mov	r3, r0
/** return true if the position consign is equal to the filtered
 * position consign (after quadramp filter), for angle and
 * distance. */
uint8_t trajectory_finished(struct trajectory *traj)
{
	return cs_get_consign(traj->csm_angle) == cs_get_filtered_consign(traj->csm_angle) &&
 8004624:	429c      	cmp	r4, r3
 8004626:	d101      	bne.n	800462c <trajectory_finished+0x44>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <trajectory_finished+0x46>
 800462c:	2300      	movs	r3, #0
 800462e:	b2db      	uxtb	r3, r3
		cs_get_consign(traj->csm_distance) == cs_get_filtered_consign(traj->csm_distance) ;
}
 8004630:	4618      	mov	r0, r3
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	bd90      	pop	{r4, r7, pc}

08004638 <trajectory_in_window>:

/** return true if traj is nearly finished */
uint8_t trajectory_in_window(struct trajectory *traj, double d_win, double a_win_rad)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6178      	str	r0, [r7, #20]
 8004640:	ed87 0b02 	vstr	d0, [r7, #8]
 8004644:	ed87 1b00 	vstr	d1, [r7]
	switch(traj->state) {
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	3b01      	subs	r3, #1
 800464e:	2b0b      	cmp	r3, #11
 8004650:	d844      	bhi.n	80046dc <trajectory_in_window+0xa4>
 8004652:	a201      	add	r2, pc, #4	; (adr r2, 8004658 <trajectory_in_window+0x20>)
 8004654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004658:	08004697 	.word	0x08004697
 800465c:	080046a5 	.word	0x080046a5
 8004660:	080046b3 	.word	0x080046b3
 8004664:	080046dd 	.word	0x080046dd
 8004668:	080046dd 	.word	0x080046dd
 800466c:	08004689 	.word	0x08004689
 8004670:	080046dd 	.word	0x080046dd
 8004674:	080046dd 	.word	0x080046dd
 8004678:	08004689 	.word	0x08004689
 800467c:	080046dd 	.word	0x080046dd
 8004680:	080046dd 	.word	0x080046dd
 8004684:	08004689 	.word	0x08004689

	case RUNNING_XY_ANGLE_OK: 
	case RUNNING_XY_F_ANGLE_OK: 
	case RUNNING_XY_B_ANGLE_OK: 
		/* if robot coordinates are near the x,y target */
		return is_robot_in_xy_window(traj, d_win);
 8004688:	ed97 0b02 	vldr	d0, [r7, #8]
 800468c:	6978      	ldr	r0, [r7, #20]
 800468e:	f7ff fcab 	bl	8003fe8 <is_robot_in_xy_window>
 8004692:	4603      	mov	r3, r0
 8004694:	e023      	b.n	80046de <trajectory_in_window+0xa6>

	case RUNNING_A: 
		return is_robot_in_angle_window(traj, a_win_rad);
 8004696:	ed97 0b00 	vldr	d0, [r7]
 800469a:	6978      	ldr	r0, [r7, #20]
 800469c:	f7ff fd16 	bl	80040cc <is_robot_in_angle_window>
 80046a0:	4603      	mov	r3, r0
 80046a2:	e01c      	b.n	80046de <trajectory_in_window+0xa6>

	case RUNNING_D:
		return is_robot_in_dist_window(traj, d_win);
 80046a4:	ed97 0b02 	vldr	d0, [r7, #8]
 80046a8:	6978      	ldr	r0, [r7, #20]
 80046aa:	f7ff fc4d 	bl	8003f48 <is_robot_in_dist_window>
 80046ae:	4603      	mov	r3, r0
 80046b0:	e015      	b.n	80046de <trajectory_in_window+0xa6>

	case RUNNING_AD:
		return is_robot_in_dist_window(traj, d_win) && 
 80046b2:	ed97 0b02 	vldr	d0, [r7, #8]
 80046b6:	6978      	ldr	r0, [r7, #20]
 80046b8:	f7ff fc46 	bl	8003f48 <is_robot_in_dist_window>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d009      	beq.n	80046d6 <trajectory_in_window+0x9e>
			is_robot_in_angle_window(traj, a_win_rad);
 80046c2:	ed97 0b00 	vldr	d0, [r7]
 80046c6:	6978      	ldr	r0, [r7, #20]
 80046c8:	f7ff fd00 	bl	80040cc <is_robot_in_angle_window>
 80046cc:	4603      	mov	r3, r0

	case RUNNING_D:
		return is_robot_in_dist_window(traj, d_win);

	case RUNNING_AD:
		return is_robot_in_dist_window(traj, d_win) && 
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <trajectory_in_window+0x9e>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <trajectory_in_window+0xa0>
 80046d6:	2300      	movs	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	e000      	b.n	80046de <trajectory_in_window+0xa6>
	case RUNNING_XY_B_START:
	case RUNNING_XY_ANGLE: 
	case RUNNING_XY_F_ANGLE:
	case RUNNING_XY_B_ANGLE:
	default:
		return 0;
 80046dc:	2300      	movs	r3, #0
	}
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop

080046e8 <trajectory_manager_event>:

/*********** *TRAJECTORY EVENT FUNC */

/** event called for xy trajectories */
static void trajectory_manager_event(void * param)
{
 80046e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046ec:	b09e      	sub	sp, #120	; 0x78
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
	struct trajectory *traj = (struct trajectory *)param;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	65fb      	str	r3, [r7, #92]	; 0x5c
	double coef=1.0;
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	4b7b      	ldr	r3, [pc, #492]	; (80048e8 <trajectory_manager_event+0x200>)
 80046fc:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	double x,y,a;
	int32_t d_consign=0, a_consign=0;
 8004700:	2300      	movs	r3, #0
 8004702:	677b      	str	r3, [r7, #116]	; 0x74
 8004704:	2300      	movs	r3, #0
 8004706:	673b      	str	r3, [r7, #112]	; 0x70
	vect2_pol v2pol_target;

	TickType_t xNextWakeTime;

	/* Initialise xNextWakeTime - this only needs to be done once. */
    xNextWakeTime = xTaskGetTickCount();
 8004708:	f003 fb78 	bl	8007dfc <xTaskGetTickCount>
 800470c:	4603      	mov	r3, r0
 800470e:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
        vTaskDelayUntil( &xNextWakeTime, DO_TRAJECTORY_MSEC);
 8004710:	f107 030c 	add.w	r3, r7, #12
 8004714:	2164      	movs	r1, #100	; 0x64
 8004716:	4618      	mov	r0, r3
 8004718:	f003 f9b4 	bl	8007a84 <vTaskDelayUntil>

		x = position_get_x_double(traj->position);
 800471c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800471e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff f877 	bl	8003814 <position_get_x_double>
 8004726:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
		y = position_get_y_double(traj->position);
 800472a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800472c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800472e:	4618      	mov	r0, r3
 8004730:	f7ff f888 	bl	8003844 <position_get_y_double>
 8004734:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
		a = position_get_a_rad_double(traj->position);
 8004738:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800473a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff f899 	bl	8003874 <position_get_a_rad_double>
 8004742:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38

		/* step 1 : process new commands to quadramps */

		switch (traj->state) {
 8004746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	3b04      	subs	r3, #4
 800474c:	2b08      	cmp	r3, #8
 800474e:	f200 8156 	bhi.w	80049fe <trajectory_manager_event+0x316>
		case RUNNING_XY_B_ANGLE:
		case RUNNING_XY_B_ANGLE_OK:

			/* process the command vector from absolute target and
			 * current position */
			v2cart_pos.x = traj->target.cart.x - x;
 8004752:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004754:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004758:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800475c:	f7fb fdb4 	bl	80002c8 <__aeabi_dsub>
 8004760:	4602      	mov	r2, r0
 8004762:	460b      	mov	r3, r1
 8004764:	e9c7 2308 	strd	r2, r3, [r7, #32]
			v2cart_pos.y = traj->target.cart.y - y;
 8004768:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800476a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800476e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004772:	f7fb fda9 	bl	80002c8 <__aeabi_dsub>
 8004776:	4602      	mov	r2, r0
 8004778:	460b      	mov	r3, r1
 800477a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			vect2_cart2pol(&v2cart_pos, &v2pol_target);
 800477e:	f107 0210 	add.w	r2, r7, #16
 8004782:	f107 0320 	add.w	r3, r7, #32
 8004786:	4611      	mov	r1, r2
 8004788:	4618      	mov	r0, r3
 800478a:	f7fe fd55 	bl	8003238 <vect2_cart2pol>
			v2pol_target.theta = simple_modulo_2pi(v2pol_target.theta - a);
 800478e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004792:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004796:	f7fb fd97 	bl	80002c8 <__aeabi_dsub>
 800479a:	4602      	mov	r2, r0
 800479c:	460b      	mov	r3, r1
 800479e:	ec43 2b17 	vmov	d7, r2, r3
 80047a2:	eeb0 0a47 	vmov.f32	s0, s14
 80047a6:	eef0 0a67 	vmov.f32	s1, s15
 80047aa:	f7ff fb49 	bl	8003e40 <simple_modulo_2pi>
 80047ae:	eeb0 7a40 	vmov.f32	s14, s0
 80047b2:	eef0 7a60 	vmov.f32	s15, s1
 80047b6:	ed87 7b06 	vstr	d7, [r7, #24]

			/* asked to go backwards */
			if (traj->state >= RUNNING_XY_B_START &&
 80047ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	2b09      	cmp	r3, #9
 80047c0:	d921      	bls.n	8004806 <trajectory_manager_event+0x11e>
				traj->state <= RUNNING_XY_B_ANGLE_OK ) {
 80047c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047c4:	781b      	ldrb	r3, [r3, #0]
			v2cart_pos.y = traj->target.cart.y - y;
			vect2_cart2pol(&v2cart_pos, &v2pol_target);
			v2pol_target.theta = simple_modulo_2pi(v2pol_target.theta - a);

			/* asked to go backwards */
			if (traj->state >= RUNNING_XY_B_START &&
 80047c6:	2b0c      	cmp	r3, #12
 80047c8:	d81d      	bhi.n	8004806 <trajectory_manager_event+0x11e>
				traj->state <= RUNNING_XY_B_ANGLE_OK ) {
				v2pol_target.r = -v2pol_target.r;
 80047ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80047ce:	4614      	mov	r4, r2
 80047d0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80047d4:	e9c7 4504 	strd	r4, r5, [r7, #16]
				v2pol_target.theta = simple_modulo_2pi(v2pol_target.theta + M_PI);
 80047d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80047dc:	a33c      	add	r3, pc, #240	; (adr r3, 80048d0 <trajectory_manager_event+0x1e8>)
 80047de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e2:	f7fb fd73 	bl	80002cc <__adddf3>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	ec43 2b17 	vmov	d7, r2, r3
 80047ee:	eeb0 0a47 	vmov.f32	s0, s14
 80047f2:	eef0 0a67 	vmov.f32	s1, s15
 80047f6:	f7ff fb23 	bl	8003e40 <simple_modulo_2pi>
 80047fa:	eeb0 7a40 	vmov.f32	s14, s0
 80047fe:	eef0 7a60 	vmov.f32	s15, s1
 8004802:	ed87 7b06 	vstr	d7, [r7, #24]
			}

			/* if we don't need to go forward */
			if (traj->state >= RUNNING_XY_START &&
 8004806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	2b03      	cmp	r3, #3
 800480c:	d935      	bls.n	800487a <trajectory_manager_event+0x192>
				traj->state <= RUNNING_XY_ANGLE_OK ) {
 800480e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004810:	781b      	ldrb	r3, [r3, #0]
				v2pol_target.r = -v2pol_target.r;
				v2pol_target.theta = simple_modulo_2pi(v2pol_target.theta + M_PI);
			}

			/* if we don't need to go forward */
			if (traj->state >= RUNNING_XY_START &&
 8004812:	2b06      	cmp	r3, #6
 8004814:	d831      	bhi.n	800487a <trajectory_manager_event+0x192>
				traj->state <= RUNNING_XY_ANGLE_OK ) {
				/* If the target is behind the robot, we need to go
				 * backwards. 0.52 instead of 0.5 because we prefer to
				 * go forward */
				if ((v2pol_target.theta > 0.52*M_PI) ||
 8004816:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800481a:	a32f      	add	r3, pc, #188	; (adr r3, 80048d8 <trajectory_manager_event+0x1f0>)
 800481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004820:	f7fc f996 	bl	8000b50 <__aeabi_dcmpgt>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d109      	bne.n	800483e <trajectory_manager_event+0x156>
					(v2pol_target.theta < -0.52*M_PI ) ) {
 800482a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
			if (traj->state >= RUNNING_XY_START &&
				traj->state <= RUNNING_XY_ANGLE_OK ) {
				/* If the target is behind the robot, we need to go
				 * backwards. 0.52 instead of 0.5 because we prefer to
				 * go forward */
				if ((v2pol_target.theta > 0.52*M_PI) ||
 800482e:	a32c      	add	r3, pc, #176	; (adr r3, 80048e0 <trajectory_manager_event+0x1f8>)
 8004830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004834:	f7fc f96e 	bl	8000b14 <__aeabi_dcmplt>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d01d      	beq.n	800487a <trajectory_manager_event+0x192>
					(v2pol_target.theta < -0.52*M_PI ) ) {
					v2pol_target.r = -v2pol_target.r;
 800483e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004842:	4690      	mov	r8, r2
 8004844:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8004848:	e9c7 8904 	strd	r8, r9, [r7, #16]
					v2pol_target.theta = simple_modulo_2pi(v2pol_target.theta + M_PI);
 800484c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004850:	a31f      	add	r3, pc, #124	; (adr r3, 80048d0 <trajectory_manager_event+0x1e8>)
 8004852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004856:	f7fb fd39 	bl	80002cc <__adddf3>
 800485a:	4602      	mov	r2, r0
 800485c:	460b      	mov	r3, r1
 800485e:	ec43 2b17 	vmov	d7, r2, r3
 8004862:	eeb0 0a47 	vmov.f32	s0, s14
 8004866:	eef0 0a67 	vmov.f32	s1, s15
 800486a:	f7ff fae9 	bl	8003e40 <simple_modulo_2pi>
 800486e:	eeb0 7a40 	vmov.f32	s14, s0
 8004872:	eef0 7a60 	vmov.f32	s15, s1
 8004876:	ed87 7b06 	vstr	d7, [r7, #24]
				}
			}

			/* If the robot is correctly oriented to start moving in distance */
			/* here limit dist speed depending on v2pol_target.theta */
			if (ABS(v2pol_target.theta) > traj->a_start_rad) // || ABS(v2pol_target.r) < traj->d_win)
 800487a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800487e:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 8004882:	f04f 0200 	mov.w	r2, #0
 8004886:	f04f 0300 	mov.w	r3, #0
 800488a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800488e:	f7fc f941 	bl	8000b14 <__aeabi_dcmplt>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <trajectory_manager_event+0x1bc>
 8004898:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800489a:	66bb      	str	r3, [r7, #104]	; 0x68
 800489c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800489e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80048a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80048a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80048a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048aa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80048ae:	f7fc f94f 	bl	8000b50 <__aeabi_dcmpgt>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d019      	beq.n	80048ec <trajectory_manager_event+0x204>
				set_quadramp_speed(traj, 0, traj->a_speed);
 80048b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80048bc:	b21b      	sxth	r3, r3
 80048be:	461a      	mov	r2, r3
 80048c0:	2100      	movs	r1, #0
 80048c2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80048c4:	f7ff fa20 	bl	8003d08 <set_quadramp_speed>
 80048c8:	e053      	b.n	8004972 <trajectory_manager_event+0x28a>
 80048ca:	bf00      	nop
 80048cc:	f3af 8000 	nop.w
 80048d0:	54442d18 	.word	0x54442d18
 80048d4:	400921fb 	.word	0x400921fb
 80048d8:	4d659f8a 	.word	0x4d659f8a
 80048dc:	3ffa2357 	.word	0x3ffa2357
 80048e0:	4d659f8a 	.word	0x4d659f8a
 80048e4:	bffa2357 	.word	0xbffa2357
 80048e8:	3ff00000 	.word	0x3ff00000
			else {
				coef = (traj->a_start_rad - ABS(v2pol_target.theta)) / traj->a_start_rad;
 80048ec:	6dfb      	ldral	r3, [r7, #92]	; 0x5c
 80048ee:	e9d3 ab0a 	ldrd	sl, fp, [r3, #40]	; 0x28
 80048f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048f6:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 80048fa:	f04f 0200 	mov.w	r2, #0
 80048fe:	f04f 0300 	mov.w	r3, #0
 8004902:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004906:	f7fc f905 	bl	8000b14 <__aeabi_dcmplt>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d005      	beq.n	800491c <trajectory_manager_event+0x234>
 8004910:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004912:	663b      	str	r3, [r7, #96]	; 0x60
 8004914:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004916:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800491a:	667b      	str	r3, [r7, #100]	; 0x64
 800491c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004920:	4650      	mov	r0, sl
 8004922:	4659      	mov	r1, fp
 8004924:	f7fb fcd0 	bl	80002c8 <__aeabi_dsub>
 8004928:	4602      	mov	r2, r0
 800492a:	460b      	mov	r3, r1
 800492c:	4610      	mov	r0, r2
 800492e:	4619      	mov	r1, r3
 8004930:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004932:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004936:	f7fb ffa5 	bl	8000884 <__aeabi_ddiv>
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
				set_quadramp_speed(traj, traj->d_speed * coef, traj->a_speed);
 8004942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004944:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004946:	4618      	mov	r0, r3
 8004948:	f7fb fe0c 	bl	8000564 <__aeabi_i2d>
 800494c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004950:	f7fb fe6e 	bl	8000630 <__aeabi_dmul>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	4610      	mov	r0, r2
 800495a:	4619      	mov	r1, r3
 800495c:	f7fc f918 	bl	8000b90 <__aeabi_d2iz>
 8004960:	4603      	mov	r3, r0
 8004962:	b219      	sxth	r1, r3
 8004964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004966:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004968:	b21b      	sxth	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800496e:	f7ff f9cb 	bl	8003d08 <set_quadramp_speed>
			}

			d_consign = (int32_t)(v2pol_target.r * (traj->position->phys.distance_imp_per_mm));
 8004972:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800497a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800497e:	f7fb fe57 	bl	8000630 <__aeabi_dmul>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	4610      	mov	r0, r2
 8004988:	4619      	mov	r1, r3
 800498a:	f7fc f901 	bl	8000b90 <__aeabi_d2iz>
 800498e:	4603      	mov	r3, r0
 8004990:	677b      	str	r3, [r7, #116]	; 0x74
			d_consign += rs_get_distance(traj->robot);
 8004992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004996:	4618      	mov	r0, r3
 8004998:	f7ff f880 	bl	8003a9c <rs_get_distance>
 800499c:	4602      	mov	r2, r0
 800499e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049a0:	4413      	add	r3, r2
 80049a2:	677b      	str	r3, [r7, #116]	; 0x74

			/* angle consign */
			/* XXX here we specify 2.2 instead of 2.0 to avoid oscillations */
			a_consign = (int32_t)(v2pol_target.theta *
 80049a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
						  (traj->position->phys.distance_imp_per_mm) *
 80049a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ac:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			d_consign = (int32_t)(v2pol_target.r * (traj->position->phys.distance_imp_per_mm));
			d_consign += rs_get_distance(traj->robot);

			/* angle consign */
			/* XXX here we specify 2.2 instead of 2.0 to avoid oscillations */
			a_consign = (int32_t)(v2pol_target.theta *
 80049b0:	f7fb fe3e 	bl	8000630 <__aeabi_dmul>
 80049b4:	4602      	mov	r2, r0
 80049b6:	460b      	mov	r3, r1
 80049b8:	4610      	mov	r0, r2
 80049ba:	4619      	mov	r1, r3
						  (traj->position->phys.distance_imp_per_mm) *
						  (traj->position->phys.track_mm) / 2.2);
 80049bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
			d_consign += rs_get_distance(traj->robot);

			/* angle consign */
			/* XXX here we specify 2.2 instead of 2.0 to avoid oscillations */
			a_consign = (int32_t)(v2pol_target.theta *
						  (traj->position->phys.distance_imp_per_mm) *
 80049c4:	f7fb fe34 	bl	8000630 <__aeabi_dmul>
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4610      	mov	r0, r2
 80049ce:	4619      	mov	r1, r3
						  (traj->position->phys.track_mm) / 2.2);
 80049d0:	a34d      	add	r3, pc, #308	; (adr r3, 8004b08 <trajectory_manager_event+0x420>)
 80049d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d6:	f7fb ff55 	bl	8000884 <__aeabi_ddiv>
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
			d_consign = (int32_t)(v2pol_target.r * (traj->position->phys.distance_imp_per_mm));
			d_consign += rs_get_distance(traj->robot);

			/* angle consign */
			/* XXX here we specify 2.2 instead of 2.0 to avoid oscillations */
			a_consign = (int32_t)(v2pol_target.theta *
 80049de:	4610      	mov	r0, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	f7fc f8d5 	bl	8000b90 <__aeabi_d2iz>
 80049e6:	4603      	mov	r3, r0
 80049e8:	673b      	str	r3, [r7, #112]	; 0x70
						  (traj->position->phys.distance_imp_per_mm) *
						  (traj->position->phys.track_mm) / 2.2);
			a_consign += rs_get_angle(traj->robot);
 80049ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7ff f842 	bl	8003a78 <rs_get_angle>
 80049f4:	4602      	mov	r2, r0
 80049f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049f8:	4413      	add	r3, r2
 80049fa:	673b      	str	r3, [r7, #112]	; 0x70

			break;
 80049fc:	e00a      	b.n	8004a14 <trajectory_manager_event+0x32c>

		default:
			/* hmmm quite odd, delete the event */
			traj->scheduler_task=NULL;
 80049fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a00:	2200      	movs	r2, #0
 8004a02:	645a      	str	r2, [r3, #68]	; 0x44
			vTaskDelete(traj->scheduler_task);
 8004a04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f002 ffbb 	bl	8007984 <vTaskDelete>
			traj->state = READY;
 8004a0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a10:	2200      	movs	r2, #0
 8004a12:	701a      	strb	r2, [r3, #0]
		/* step 2 : update state, or delete event if we reached the
		 * destination */

		/* XXX if target is our pos !! */

		switch (traj->state) {
 8004a14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	3b04      	subs	r3, #4
 8004a1a:	2b08      	cmp	r3, #8
 8004a1c:	d857      	bhi.n	8004ace <trajectory_manager_event+0x3e6>
 8004a1e:	a201      	add	r2, pc, #4	; (adr r2, 8004a24 <trajectory_manager_event+0x33c>)
 8004a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a24:	08004a49 	.word	0x08004a49
 8004a28:	08004a57 	.word	0x08004a57
 8004a2c:	08004aa3 	.word	0x08004aa3
 8004a30:	08004a49 	.word	0x08004a49
 8004a34:	08004a57 	.word	0x08004a57
 8004a38:	08004aa3 	.word	0x08004aa3
 8004a3c:	08004a49 	.word	0x08004a49
 8004a40:	08004a57 	.word	0x08004a57
 8004a44:	08004aa3 	.word	0x08004aa3
		case RUNNING_XY_START:
		case RUNNING_XY_F_START:
		case RUNNING_XY_B_START:
			/* START -> ANGLE */
			traj->state ++;
 8004a48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	b2da      	uxtb	r2, r3
 8004a50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a52:	701a      	strb	r2, [r3, #0]
			break;
 8004a54:	e040      	b.n	8004ad8 <trajectory_manager_event+0x3f0>

		case RUNNING_XY_ANGLE:
		case RUNNING_XY_F_ANGLE:
		case RUNNING_XY_B_ANGLE: {
			struct quadramp_filter *q_a;
			q_a = traj->csm_angle->consign_filter_params;
 8004a56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	637b      	str	r3, [r7, #52]	; 0x34
			/* if d_speed is not 0, we are in start_angle_win */
			if (get_quadramp_distance_speed(traj)) {
 8004a5e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004a60:	f7ff f9a0 	bl	8003da4 <get_quadramp_distance_speed>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d033      	beq.n	8004ad2 <trajectory_manager_event+0x3ea>
				if(is_robot_in_xy_window(traj, traj->d_win)) {
 8004a6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a6c:	ed93 7b06 	vldr	d7, [r3, #24]
 8004a70:	eeb0 0a47 	vmov.f32	s0, s14
 8004a74:	eef0 0a67 	vmov.f32	s1, s15
 8004a78:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004a7a:	f7ff fab5 	bl	8003fe8 <is_robot_in_xy_window>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <trajectory_manager_event+0x3ac>
					traj->scheduler_task=NULL;
 8004a84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a86:	2200      	movs	r2, #0
 8004a88:	645a      	str	r2, [r3, #68]	; 0x44
					vTaskDelete(traj->scheduler_task);
 8004a8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f002 ff78 	bl	8007984 <vTaskDelete>
				}
				/* ANGLE -> ANGLE_OK */
				traj->state ++;
 8004a94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a9e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004aa0:	e017      	b.n	8004ad2 <trajectory_manager_event+0x3ea>

		case RUNNING_XY_ANGLE_OK:
		case RUNNING_XY_F_ANGLE_OK:
		case RUNNING_XY_B_ANGLE_OK:
			/* If we reached the destination */
			if(is_robot_in_xy_window(traj, traj->d_win)) {
 8004aa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aa4:	ed93 7b06 	vldr	d7, [r3, #24]
 8004aa8:	eeb0 0a47 	vmov.f32	s0, s14
 8004aac:	eef0 0a67 	vmov.f32	s1, s15
 8004ab0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004ab2:	f7ff fa99 	bl	8003fe8 <is_robot_in_xy_window>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00c      	beq.n	8004ad6 <trajectory_manager_event+0x3ee>
				traj->scheduler_task=NULL;
 8004abc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004abe:	2200      	movs	r2, #0
 8004ac0:	645a      	str	r2, [r3, #68]	; 0x44
				vTaskDelete(traj->scheduler_task);
 8004ac2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f002 ff5c 	bl	8007984 <vTaskDelete>
			}
		break;
 8004acc:	e003      	b.n	8004ad6 <trajectory_manager_event+0x3ee>

		default:
			break;
 8004ace:	bf00      	nop
 8004ad0:	e002      	b.n	8004ad8 <trajectory_manager_event+0x3f0>
					vTaskDelete(traj->scheduler_task);
				}
				/* ANGLE -> ANGLE_OK */
				traj->state ++;
			}
			break;
 8004ad2:	bf00      	nop
 8004ad4:	e000      	b.n	8004ad8 <trajectory_manager_event+0x3f0>
			/* If we reached the destination */
			if(is_robot_in_xy_window(traj, traj->d_win)) {
				traj->scheduler_task=NULL;
				vTaskDelete(traj->scheduler_task);
			}
		break;
 8004ad6:	bf00      	nop
			break;
		}

		/* step 3 : send the processed commands to cs */

		vLockAngleConsign();
 8004ad8:	f7fd fe12 	bl	8002700 <vLockAngleConsign>
		cs_set_consign(traj->csm_angle, a_consign);
 8004adc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fe f920 	bl	8002d28 <cs_set_consign>
		vUnlockAngleConsign();
 8004ae8:	f7fd fe50 	bl	800278c <vUnlockAngleConsign>
		vLockDistanceConsign();
 8004aec:	f7fd fe16 	bl	800271c <vLockDistanceConsign>
		cs_set_consign(traj->csm_distance, d_consign);
 8004af0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe f916 	bl	8002d28 <cs_set_consign>
		vUnlockDistanceConsign();
 8004afc:	f7fd fe54 	bl	80027a8 <vUnlockDistanceConsign>
	}
 8004b00:	e606      	b.n	8004710 <trajectory_manager_event+0x28>
 8004b02:	bf00      	nop
 8004b04:	f3af 8000 	nop.w
 8004b08:	9999999a 	.word	0x9999999a
 8004b0c:	40019999 	.word	0x40019999

08004b10 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004b18:	4905      	ldr	r1, [pc, #20]	; (8004b30 <NVIC_PriorityGroupConfig+0x20>)
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	4b05      	ldr	r3, [pc, #20]	; (8004b34 <NVIC_PriorityGroupConfig+0x24>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60cb      	str	r3, [r1, #12]
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	e000ed00 	.word	0xe000ed00
 8004b34:	05fa0000 	.word	0x05fa0000

08004b38 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8004b42:	2300      	movs	r3, #0
 8004b44:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8004b46:	2300      	movs	r3, #0
 8004b48:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4b22      	ldr	r3, [pc, #136]	; (8004bdc <ADC_Init+0xa4>)
 8004b54:	4013      	ands	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	791b      	ldrb	r3, [r3, #4]
 8004b5c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8004b62:	4313      	orrs	r3, r2
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4b19      	ldr	r3, [pc, #100]	; (8004be0 <ADC_Init+0xa8>)
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004b86:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8004b8c:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	795b      	ldrb	r3, [r3, #5]
 8004b92:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004b94:	4313      	orrs	r3, r2
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba6:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004bae:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	7d1b      	ldrb	r3, [r3, #20]
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	7afb      	ldrb	r3, [r7, #11]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8004bbe:	7afb      	ldrb	r3, [r7, #11]
 8004bc0:	051b      	lsls	r3, r3, #20
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004bce:	bf00      	nop
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	fcfffeff 	.word	0xfcfffeff
 8004be0:	c0fff7fd 	.word	0xc0fff7fd

08004be4 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	751a      	strb	r2, [r3, #20]
}
 8004c16:	bf00      	nop
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop

08004c24 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8004c30:	4b0e      	ldr	r3, [pc, #56]	; (8004c6c <ADC_CommonInit+0x48>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <ADC_CommonInit+0x4c>)
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004c46:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8004c4c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8004c52:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8004c5a:	4a04      	ldr	r2, [pc, #16]	; (8004c6c <ADC_CommonInit+0x48>)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6053      	str	r3, [r2, #4]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	40012300 	.word	0x40012300
 8004c70:	fffc30e0 	.word	0xfffc30e0

08004c74 <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	60da      	str	r2, [r3, #12]
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	460b      	mov	r3, r1
 8004caa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004cac:	78fb      	ldrb	r3, [r7, #3]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d006      	beq.n	8004cc0 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f043 0201 	orr.w	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8004cbe:	e005      	b.n	8004ccc <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f023 0201 	bic.w	r2, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	609a      	str	r2, [r3, #8]
  }
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	4603      	mov	r3, r0
 8004ce0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004ce2:	79fb      	ldrb	r3, [r7, #7]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d006      	beq.n	8004cf6 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 8004ce8:	4a09      	ldr	r2, [pc, #36]	; (8004d10 <ADC_TempSensorVrefintCmd+0x38>)
 8004cea:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <ADC_TempSensorVrefintCmd+0x38>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cf2:	6053      	str	r3, [r2, #4]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
  }
}
 8004cf4:	e005      	b.n	8004d02 <ADC_TempSensorVrefintCmd+0x2a>
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 8004cf6:	4a06      	ldr	r2, [pc, #24]	; (8004d10 <ADC_TempSensorVrefintCmd+0x38>)
 8004cf8:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <ADC_TempSensorVrefintCmd+0x38>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d00:	6053      	str	r3, [r2, #4]
  }
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40012300 	.word	0x40012300

08004d14 <FLASH_SetLatency>:
  *       FLASH_Latency_0 and FLASH_Latency_15. 
  *         
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)FLASH_Latency);
 8004d1c:	4906      	ldr	r1, [pc, #24]	; (8004d38 <FLASH_SetLatency+0x24>)
 8004d1e:	4b06      	ldr	r3, [pc, #24]	; (8004d38 <FLASH_SetLatency+0x24>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f023 020f 	bic.w	r2, r3, #15
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	600b      	str	r3, [r1, #0]
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr
 8004d38:	40023c00 	.word	0x40023c00

08004d3c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	613b      	str	r3, [r7, #16]
 8004d4e:	2300      	movs	r3, #0
 8004d50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004d52:	2300      	movs	r3, #0
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	e076      	b.n	8004e46 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8004d58:	2201      	movs	r2, #1
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d165      	bne.n	8004e40 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	2103      	movs	r1, #3
 8004d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d82:	43db      	mvns	r3, r3
 8004d84:	401a      	ands	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	791b      	ldrb	r3, [r3, #4]
 8004d92:	4619      	mov	r1, r3
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	791b      	ldrb	r3, [r3, #4]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d003      	beq.n	8004db2 <GPIO_Init+0x76>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	791b      	ldrb	r3, [r3, #4]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d12e      	bne.n	8004e10 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	689a      	ldr	r2, [r3, #8]
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	2103      	movs	r1, #3
 8004dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004dc0:	43db      	mvns	r3, r3
 8004dc2:	401a      	ands	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	795b      	ldrb	r3, [r3, #5]
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	2101      	movs	r1, #1
 8004dea:	fa01 f303 	lsl.w	r3, r1, r3
 8004dee:	43db      	mvns	r3, r3
 8004df0:	401a      	ands	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	799b      	ldrb	r3, [r3, #6]
 8004dfe:	4619      	mov	r1, r3
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	fa01 f303 	lsl.w	r3, r1, r3
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68da      	ldr	r2, [r3, #12]
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	2103      	movs	r1, #3
 8004e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e20:	43db      	mvns	r3, r3
 8004e22:	401a      	ands	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	79db      	ldrb	r3, [r3, #7]
 8004e30:	4619      	mov	r1, r3
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	fa01 f303 	lsl.w	r3, r1, r3
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	3301      	adds	r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2b0f      	cmp	r3, #15
 8004e4a:	d985      	bls.n	8004d58 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8004e4c:	bf00      	nop
 8004e4e:	371c      	adds	r7, #28
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	460b      	mov	r3, r1
 8004e62:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8004e64:	2300      	movs	r3, #0
 8004e66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	887b      	ldrh	r3, [r7, #2]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d002      	beq.n	8004e7a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8004e74:	2301      	movs	r3, #1
 8004e76:	73fb      	strb	r3, [r7, #15]
 8004e78:	e001      	b.n	8004e7e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	807b      	strh	r3, [r7, #2]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8004e9c:	787b      	ldrb	r3, [r7, #1]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ea2:	887a      	ldrh	r2, [r7, #2]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004ea8:	e003      	b.n	8004eb2 <GPIO_WriteBit+0x26>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004eaa:	887b      	ldrh	r3, [r7, #2]
 8004eac:	041a      	lsls	r2, r3, #16
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	619a      	str	r2, [r3, #24]
  }
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop

08004ec0 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF14_LTDC: Connect LTDC pins to AF14 for STM32F746xx/756xx devices.
  *            @arg GPIO_AF15_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	807b      	strh	r3, [r7, #2]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004ed8:	787a      	ldrb	r2, [r7, #1]
 8004eda:	887b      	ldrh	r3, [r7, #2]
 8004edc:	f003 0307 	and.w	r3, r3, #7
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee6:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004ee8:	887b      	ldrh	r3, [r7, #2]
 8004eea:	08db      	lsrs	r3, r3, #3
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	4618      	mov	r0, r3
 8004ef0:	887b      	ldrh	r3, [r7, #2]
 8004ef2:	08db      	lsrs	r3, r3, #3
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3208      	adds	r2, #8
 8004efc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004f00:	887b      	ldrh	r3, [r7, #2]
 8004f02:	f003 0307 	and.w	r3, r3, #7
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	210f      	movs	r1, #15
 8004f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f0e:	43db      	mvns	r3, r3
 8004f10:	ea02 0103 	and.w	r1, r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f100 0208 	add.w	r2, r0, #8
 8004f1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8004f1e:	887b      	ldrh	r3, [r7, #2]
 8004f20:	08db      	lsrs	r3, r3, #3
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	461a      	mov	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	3208      	adds	r2, #8
 8004f2a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8004f34:	887b      	ldrh	r3, [r7, #2]
 8004f36:	08db      	lsrs	r3, r3, #3
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3208      	adds	r2, #8
 8004f40:	68b9      	ldr	r1, [r7, #8]
 8004f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop

08004f54 <PWR_OverDriveCmd>:
  * @param  NewState: new state of the Over Drive mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_OverDriveCmd(FunctionalState NewState)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Set/Reset the ODEN bit to enable/disable the Over Drive mode */
  if (NewState != DISABLE)
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d006      	beq.n	8004f72 <PWR_OverDriveCmd+0x1e>
  {
    /* Enable Backup regulator */
    PWR->CR1 |= PWR_CR1_ODEN;
 8004f64:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <PWR_OverDriveCmd+0x38>)
 8004f66:	4b09      	ldr	r3, [pc, #36]	; (8004f8c <PWR_OverDriveCmd+0x38>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f6e:	6013      	str	r3, [r2, #0]
  else
  {
    /* Disable Backup regulator */
    PWR->CR1 &= (uint32_t)~((uint32_t)PWR_CR1_ODEN);
  }
}
 8004f70:	e005      	b.n	8004f7e <PWR_OverDriveCmd+0x2a>
    PWR->CR1 |= PWR_CR1_ODEN;
  }
  else
  {
    /* Disable Backup regulator */
    PWR->CR1 &= (uint32_t)~((uint32_t)PWR_CR1_ODEN);
 8004f72:	4a06      	ldr	r2, [pc, #24]	; (8004f8c <PWR_OverDriveCmd+0x38>)
 8004f74:	4b05      	ldr	r3, [pc, #20]	; (8004f8c <PWR_OverDriveCmd+0x38>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f7c:	6013      	str	r3, [r2, #0]
  }
}
 8004f7e:	bf00      	nop
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	40007000 	.word	0x40007000

08004f90 <PWR_OverDriveSWCmd>:
  * @param  NewState: new state of the Over Drive switching mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_OverDriveSWCmd(FunctionalState NewState)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	4603      	mov	r3, r0
 8004f98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Set/Reset the ODSWEN bit to enable/disable the Over Drive switching mode */
  if (NewState != DISABLE)
 8004f9a:	79fb      	ldrb	r3, [r7, #7]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d006      	beq.n	8004fae <PWR_OverDriveSWCmd+0x1e>
  {
    /* Enable Backup regulator */
    PWR->CR1 |= PWR_CR1_ODSWEN;
 8004fa0:	4a09      	ldr	r2, [pc, #36]	; (8004fc8 <PWR_OverDriveSWCmd+0x38>)
 8004fa2:	4b09      	ldr	r3, [pc, #36]	; (8004fc8 <PWR_OverDriveSWCmd+0x38>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004faa:	6013      	str	r3, [r2, #0]
  else
  {
    /* Disable Backup regulator */
    PWR->CR1 &= (uint32_t)~((uint32_t)PWR_CR1_ODSWEN);
  }
}
 8004fac:	e005      	b.n	8004fba <PWR_OverDriveSWCmd+0x2a>
    PWR->CR1 |= PWR_CR1_ODSWEN;
  }
  else
  {
    /* Disable Backup regulator */
    PWR->CR1 &= (uint32_t)~((uint32_t)PWR_CR1_ODSWEN);
 8004fae:	4a06      	ldr	r2, [pc, #24]	; (8004fc8 <PWR_OverDriveSWCmd+0x38>)
 8004fb0:	4b05      	ldr	r3, [pc, #20]	; (8004fc8 <PWR_OverDriveSWCmd+0x38>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004fb8:	6013      	str	r3, [r2, #0]
  }
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40007000 	.word	0x40007000

08004fcc <PWR_GetFlagStatus>:
  *            @arg PWR_FLAG_UDRDY: This flag indicates that the Under-drive mode
  *                 is enabled in Stop mode (STM32F42xxx/43xxx devices)
  * @retval The new state of PWR_FLAG (SET or RESET).
  */
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if( PWR_FLAG & 0x80000000 )
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	da0f      	bge.n	8004ffe <PWR_GetFlagStatus+0x32>
  {
    PWR_FLAG &= PWR_WUPF_MASK;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fe4:	607b      	str	r3, [r7, #4]
    if ((PWR->CSR2 & PWR_FLAG) != (uint32_t)RESET)
 8004fe6:	4b0f      	ldr	r3, [pc, #60]	; (8005024 <PWR_GetFlagStatus+0x58>)
 8004fe8:	68da      	ldr	r2, [r3, #12]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4013      	ands	r3, r2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d002      	beq.n	8004ff8 <PWR_GetFlagStatus+0x2c>
    {
      bitstatus = SET;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	73fb      	strb	r3, [r7, #15]
 8004ff6:	e00d      	b.n	8005014 <PWR_GetFlagStatus+0x48>
    }
    else
    {
      bitstatus = RESET;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	73fb      	strb	r3, [r7, #15]
 8004ffc:	e00a      	b.n	8005014 <PWR_GetFlagStatus+0x48>
    }
  }
  else
  {
    if ((PWR->CSR1 & PWR_FLAG) != (uint32_t)RESET)
 8004ffe:	4b09      	ldr	r3, [pc, #36]	; (8005024 <PWR_GetFlagStatus+0x58>)
 8005000:	685a      	ldr	r2, [r3, #4]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4013      	ands	r3, r2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d002      	beq.n	8005010 <PWR_GetFlagStatus+0x44>
    {
      bitstatus = SET;
 800500a:	2301      	movs	r3, #1
 800500c:	73fb      	strb	r3, [r7, #15]
 800500e:	e001      	b.n	8005014 <PWR_GetFlagStatus+0x48>
    }
    else
    {
      bitstatus = RESET;
 8005010:	2300      	movs	r3, #0
 8005012:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Return the flag status */
  return bitstatus;
 8005014:	7bfb      	ldrb	r3, [r7, #15]
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40007000 	.word	0x40007000

08005028 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8005032:	4b06      	ldr	r3, [pc, #24]	; (800504c <RCC_HSEConfig+0x24>)
 8005034:	2200      	movs	r2, #0
 8005036:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8005038:	4a04      	ldr	r2, [pc, #16]	; (800504c <RCC_HSEConfig+0x24>)
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	7013      	strb	r3, [r2, #0]
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	40023802 	.word	0x40023802

08005050 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8005056:	2300      	movs	r3, #0
 8005058:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800505a:	2300      	movs	r3, #0
 800505c:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 800505e:	2300      	movs	r3, #0
 8005060:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8005062:	2031      	movs	r0, #49	; 0x31
 8005064:	f000 f9f6 	bl	8005454 <RCC_GetFlagStatus>
 8005068:	4603      	mov	r3, r0
 800506a:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	3301      	adds	r3, #1
 8005070:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005078:	d002      	beq.n	8005080 <RCC_WaitForHSEStartUp+0x30>
 800507a:	79bb      	ldrb	r3, [r7, #6]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d0f0      	beq.n	8005062 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8005080:	2031      	movs	r0, #49	; 0x31
 8005082:	f000 f9e7 	bl	8005454 <RCC_GetFlagStatus>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d002      	beq.n	8005092 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 800508c:	2301      	movs	r3, #1
 800508e:	71fb      	strb	r3, [r7, #7]
 8005090:	e001      	b.n	8005096 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8005092:	2300      	movs	r3, #0
 8005094:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8005096:	79fb      	ldrb	r3, [r7, #7]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b08b      	sub	sp, #44	; 0x2c
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
  
  RCC->PLLCFGR = 0x20000000 | PLLM | 
 80050ae:	481c      	ldr	r0, [pc, #112]	; (8005120 <RCC_PLLConfig+0x80>)
 80050b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80050b4:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b8:	fa93 f3a3 	rbit	r3, r3
 80050bc:	613b      	str	r3, [r7, #16]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80050be:	693b      	ldr	r3, [r7, #16]
                (PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | 
 80050c0:	fab3 f383 	clz	r3, r3
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	409a      	lsls	r2, r3
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
  
  RCC->PLLCFGR = 0x20000000 | PLLM | 
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	431a      	orrs	r2, r3
                (PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | 
                (((PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) |
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	085b      	lsrs	r3, r3, #1
 80050d0:	1e59      	subs	r1, r3, #1
 80050d2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80050d6:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d8:	6a3b      	ldr	r3, [r7, #32]
 80050da:	fa93 f3a3 	rbit	r3, r3
 80050de:	617b      	str	r3, [r7, #20]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	fab3 f383 	clz	r3, r3
 80050e6:	fa01 f303 	lsl.w	r3, r1, r3
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
  
  RCC->PLLCFGR = 0x20000000 | PLLM | 
                (PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | 
 80050ea:	431a      	orrs	r2, r3
                (((PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) |
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80050f4:	61fb      	str	r3, [r7, #28]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	fa93 f3a3 	rbit	r3, r3
 80050fc:	61bb      	str	r3, [r7, #24]
    result |= value & 1;
    s--;
  }
  result <<= s;                       // shift when v's highest bits are zero
#endif
  return(result);
 80050fe:	69bb      	ldr	r3, [r7, #24]
                (RCC_PLLSource) |
                (PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ));
 8005100:	fab3 f383 	clz	r3, r3
 8005104:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005106:	fa01 f303 	lsl.w	r3, r1, r3
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
  
  RCC->PLLCFGR = 0x20000000 | PLLM | 
                (PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | 
                (((PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) |
                (RCC_PLLSource) |
 800510a:	4313      	orrs	r3, r2
 800510c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
  
  RCC->PLLCFGR = 0x20000000 | PLLM | 
 8005110:	6043      	str	r3, [r0, #4]
                (PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | 
                (((PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) |
                (RCC_PLLSource) |
                (PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ));
}
 8005112:	bf00      	nop
 8005114:	372c      	adds	r7, #44	; 0x2c
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	40023800 	.word	0x40023800

08005124 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	4603      	mov	r3, r0
 800512c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if( NewState != DISABLE )
 800512e:	79fb      	ldrb	r3, [r7, #7]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d006      	beq.n	8005142 <RCC_PLLCmd+0x1e>
  {
    SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005134:	4a09      	ldr	r2, [pc, #36]	; (800515c <RCC_PLLCmd+0x38>)
 8005136:	4b09      	ldr	r3, [pc, #36]	; (800515c <RCC_PLLCmd+0x38>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800513e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
  }
}
 8005140:	e005      	b.n	800514e <RCC_PLLCmd+0x2a>
  {
    SET_BIT(RCC->CR, RCC_CR_PLLON);
  }
  else
  {
    CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005142:	4a06      	ldr	r2, [pc, #24]	; (800515c <RCC_PLLCmd+0x38>)
 8005144:	4b05      	ldr	r3, [pc, #20]	; (800515c <RCC_PLLCmd+0x38>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800514c:	6013      	str	r3, [r2, #0]
  }
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40023800 	.word	0x40023800

08005160 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE: HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005168:	2300      	movs	r3, #0
 800516a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 800516c:	4b09      	ldr	r3, [pc, #36]	; (8005194 <RCC_SYSCLKConfig+0x34>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f023 0303 	bic.w	r3, r3, #3
 8005178:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005182:	4a04      	ldr	r2, [pc, #16]	; (8005194 <RCC_SYSCLKConfig+0x34>)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6093      	str	r3, [r2, #8]
}
 8005188:	bf00      	nop
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	40023800 	.word	0x40023800

08005198 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80051a4:	4b09      	ldr	r3, [pc, #36]	; (80051cc <RCC_HCLKConfig+0x34>)
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80051ba:	4a04      	ldr	r2, [pc, #16]	; (80051cc <RCC_HCLKConfig+0x34>)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6093      	str	r3, [r2, #8]
}
 80051c0:	bf00      	nop
 80051c2:	3714      	adds	r7, #20
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	40023800 	.word	0x40023800

080051d0 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80051dc:	4b09      	ldr	r3, [pc, #36]	; (8005204 <RCC_PCLK1Config+0x34>)
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80051e8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80051f2:	4a04      	ldr	r2, [pc, #16]	; (8005204 <RCC_PCLK1Config+0x34>)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6093      	str	r3, [r2, #8]
}
 80051f8:	bf00      	nop
 80051fa:	3714      	adds	r7, #20
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	40023800 	.word	0x40023800

08005208 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8005214:	4b0a      	ldr	r3, [pc, #40]	; (8005240 <RCC_PCLK2Config+0x38>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005220:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	4313      	orrs	r3, r2
 800522a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800522c:	4a04      	ldr	r2, [pc, #16]	; (8005240 <RCC_PCLK2Config+0x38>)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6093      	str	r3, [r2, #8]
}
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	40023800 	.word	0x40023800

08005244 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8005244:	b480      	push	{r7}
 8005246:	b089      	sub	sp, #36	; 0x24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800524c:	2300      	movs	r3, #0
 800524e:	61bb      	str	r3, [r7, #24]
 8005250:	2300      	movs	r3, #0
 8005252:	617b      	str	r3, [r7, #20]
 8005254:	2300      	movs	r3, #0
 8005256:	61fb      	str	r3, [r7, #28]
 8005258:	2302      	movs	r3, #2
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	2300      	movs	r3, #0
 800525e:	60fb      	str	r3, [r7, #12]
 8005260:	2302      	movs	r3, #2
 8005262:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005264:	4b47      	ldr	r3, [pc, #284]	; (8005384 <RCC_GetClocksFreq+0x140>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f003 030c 	and.w	r3, r3, #12
 800526c:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	2b04      	cmp	r3, #4
 8005272:	d007      	beq.n	8005284 <RCC_GetClocksFreq+0x40>
 8005274:	2b08      	cmp	r3, #8
 8005276:	d009      	beq.n	800528c <RCC_GetClocksFreq+0x48>
 8005278:	2b00      	cmp	r3, #0
 800527a:	d13f      	bne.n	80052fc <RCC_GetClocksFreq+0xb8>
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a42      	ldr	r2, [pc, #264]	; (8005388 <RCC_GetClocksFreq+0x144>)
 8005280:	601a      	str	r2, [r3, #0]
    break;
 8005282:	e03f      	b.n	8005304 <RCC_GetClocksFreq+0xc0>
  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a41      	ldr	r2, [pc, #260]	; (800538c <RCC_GetClocksFreq+0x148>)
 8005288:	601a      	str	r2, [r3, #0]
    break;
 800528a:	e03b      	b.n	8005304 <RCC_GetClocksFreq+0xc0>
  case RCC_CFGR_SWS_PLL:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800528c:	4b3d      	ldr	r3, [pc, #244]	; (8005384 <RCC_GetClocksFreq+0x140>)
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005294:	0d9b      	lsrs	r3, r3, #22
 8005296:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005298:	4b3a      	ldr	r3, [pc, #232]	; (8005384 <RCC_GetClocksFreq+0x140>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052a0:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00d      	beq.n	80052c4 <RCC_GetClocksFreq+0x80>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80052a8:	4a38      	ldr	r2, [pc, #224]	; (800538c <RCC_GetClocksFreq+0x148>)
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80052b0:	4b34      	ldr	r3, [pc, #208]	; (8005384 <RCC_GetClocksFreq+0x140>)
 80052b2:	6859      	ldr	r1, [r3, #4]
 80052b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052b8:	400b      	ands	r3, r1
 80052ba:	099b      	lsrs	r3, r3, #6
 80052bc:	fb03 f302 	mul.w	r3, r3, r2
 80052c0:	61fb      	str	r3, [r7, #28]
 80052c2:	e00c      	b.n	80052de <RCC_GetClocksFreq+0x9a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80052c4:	4a30      	ldr	r2, [pc, #192]	; (8005388 <RCC_GetClocksFreq+0x144>)
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052cc:	4b2d      	ldr	r3, [pc, #180]	; (8005384 <RCC_GetClocksFreq+0x140>)
 80052ce:	6859      	ldr	r1, [r3, #4]
 80052d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052d4:	400b      	ands	r3, r1
 80052d6:	099b      	lsrs	r3, r3, #6
 80052d8:	fb03 f302 	mul.w	r3, r3, r2
 80052dc:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80052de:	4b29      	ldr	r3, [pc, #164]	; (8005384 <RCC_GetClocksFreq+0x140>)
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80052e6:	0c1b      	lsrs	r3, r3, #16
 80052e8:	3301      	adds	r3, #1
 80052ea:	005b      	lsls	r3, r3, #1
 80052ec:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80052ee:	69fa      	ldr	r2, [r7, #28]
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]
    break;
 80052fa:	e003      	b.n	8005304 <RCC_GetClocksFreq+0xc0>
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a22      	ldr	r2, [pc, #136]	; (8005388 <RCC_GetClocksFreq+0x144>)
 8005300:	601a      	str	r2, [r3, #0]
    break;
 8005302:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8005304:	4b1f      	ldr	r3, [pc, #124]	; (8005384 <RCC_GetClocksFreq+0x140>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800530c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	091b      	lsrs	r3, r3, #4
 8005312:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8005314:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <RCC_GetClocksFreq+0x14c>)
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	4413      	add	r3, r2
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	40da      	lsrs	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800532a:	4b16      	ldr	r3, [pc, #88]	; (8005384 <RCC_GetClocksFreq+0x140>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005332:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	0a9b      	lsrs	r3, r3, #10
 8005338:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800533a:	4a15      	ldr	r2, [pc, #84]	; (8005390 <RCC_GetClocksFreq+0x14c>)
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	4413      	add	r3, r2
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	40da      	lsrs	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8005350:	4b0c      	ldr	r3, [pc, #48]	; (8005384 <RCC_GetClocksFreq+0x140>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005358:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	0b5b      	lsrs	r3, r3, #13
 800535e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8005360:	4a0b      	ldr	r2, [pc, #44]	; (8005390 <RCC_GetClocksFreq+0x14c>)
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	4413      	add	r3, r2
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	40da      	lsrs	r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	60da      	str	r2, [r3, #12]
}
 8005376:	bf00      	nop
 8005378:	3724      	adds	r7, #36	; 0x24
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40023800 	.word	0x40023800
 8005388:	00f42400 	.word	0x00f42400
 800538c:	007a1200 	.word	0x007a1200
 8005390:	0800d348 	.word	0x0800d348

08005394 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d006      	beq.n	80053b4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80053a6:	490a      	ldr	r1, [pc, #40]	; (80053d0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80053a8:	4b09      	ldr	r3, [pc, #36]	; (80053d0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80053aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80053b2:	e006      	b.n	80053c2 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80053b4:	4906      	ldr	r1, [pc, #24]	; (80053d0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80053b6:	4b06      	ldr	r3, [pc, #24]	; (80053d0 <RCC_AHB1PeriphClockCmd+0x3c>)
 80053b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	43db      	mvns	r3, r3
 80053be:	4013      	ands	r3, r2
 80053c0:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80053c2:	bf00      	nop
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	40023800 	.word	0x40023800

080053d4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80053e0:	78fb      	ldrb	r3, [r7, #3]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d006      	beq.n	80053f4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80053e6:	490a      	ldr	r1, [pc, #40]	; (8005410 <RCC_APB1PeriphClockCmd+0x3c>)
 80053e8:	4b09      	ldr	r3, [pc, #36]	; (8005410 <RCC_APB1PeriphClockCmd+0x3c>)
 80053ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80053f2:	e006      	b.n	8005402 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80053f4:	4906      	ldr	r1, [pc, #24]	; (8005410 <RCC_APB1PeriphClockCmd+0x3c>)
 80053f6:	4b06      	ldr	r3, [pc, #24]	; (8005410 <RCC_APB1PeriphClockCmd+0x3c>)
 80053f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	43db      	mvns	r3, r3
 80053fe:	4013      	ands	r3, r2
 8005400:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40023800 	.word	0x40023800

08005414 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	460b      	mov	r3, r1
 800541e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005420:	78fb      	ldrb	r3, [r7, #3]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d006      	beq.n	8005434 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005426:	490a      	ldr	r1, [pc, #40]	; (8005450 <RCC_APB2PeriphClockCmd+0x3c>)
 8005428:	4b09      	ldr	r3, [pc, #36]	; (8005450 <RCC_APB2PeriphClockCmd+0x3c>)
 800542a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4313      	orrs	r3, r2
 8005430:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8005432:	e006      	b.n	8005442 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005434:	4906      	ldr	r1, [pc, #24]	; (8005450 <RCC_APB2PeriphClockCmd+0x3c>)
 8005436:	4b06      	ldr	r3, [pc, #24]	; (8005450 <RCC_APB2PeriphClockCmd+0x3c>)
 8005438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	43db      	mvns	r3, r3
 800543e:	4013      	ands	r3, r2
 8005440:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	40023800 	.word	0x40023800

08005454 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	4603      	mov	r3, r0
 800545c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8005462:	2300      	movs	r3, #0
 8005464:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8005466:	2300      	movs	r3, #0
 8005468:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	095b      	lsrs	r3, r3, #5
 800546e:	b2db      	uxtb	r3, r3
 8005470:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d103      	bne.n	8005480 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8005478:	4b12      	ldr	r3, [pc, #72]	; (80054c4 <RCC_GetFlagStatus+0x70>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	e009      	b.n	8005494 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2b02      	cmp	r3, #2
 8005484:	d103      	bne.n	800548e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8005486:	4b0f      	ldr	r3, [pc, #60]	; (80054c4 <RCC_GetFlagStatus+0x70>)
 8005488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800548a:	617b      	str	r3, [r7, #20]
 800548c:	e002      	b.n	8005494 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800548e:	4b0d      	ldr	r3, [pc, #52]	; (80054c4 <RCC_GetFlagStatus+0x70>)
 8005490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005492:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8005494:	79fb      	ldrb	r3, [r7, #7]
 8005496:	f003 031f 	and.w	r3, r3, #31
 800549a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	fa22 f303 	lsr.w	r3, r2, r3
 80054a4:	f003 0301 	and.w	r3, r3, #1
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d002      	beq.n	80054b2 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80054ac:	2301      	movs	r3, #1
 80054ae:	74fb      	strb	r3, [r7, #19]
 80054b0:	e001      	b.n	80054b6 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80054b2:	2300      	movs	r3, #0
 80054b4:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 80054b6:	7cfb      	ldrb	r3, [r7, #19]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	371c      	adds	r7, #28
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	40023800 	.word	0x40023800

080054c8 <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	601a      	str	r2, [r3, #0]
  /* Initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	605a      	str	r2, [r3, #4]
  /* Initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80054e2:	609a      	str	r2, [r3, #8]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	60da      	str	r2, [r3, #12]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	611a      	str	r2, [r3, #16]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	615a      	str	r2, [r3, #20]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	619a      	str	r2, [r3, #24]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	61da      	str	r2, [r3, #28]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2207      	movs	r2, #7
 8005506:	621a      	str	r2, [r3, #32]
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800551e:	2300      	movs	r3, #0
 8005520:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800552e:	60fb      	str	r3, [r7, #12]
  /* Set SSM, SSI bit according to SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint32_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	69db      	ldr	r3, [r3, #28]
 8005538:	431a      	orrs	r2, r3
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	68db      	ldr	r3, [r3, #12]
  /* Set SSM, SSI bit according to SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint32_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
 800553e:	431a      	orrs	r2, r3
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	431a      	orrs	r2, r3
                      SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler);  
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	695b      	ldr	r3, [r3, #20]
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint32_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
 800554a:	431a      	orrs	r2, r3
                      SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler);  
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	699b      	ldr	r3, [r3, #24]
  /* Set SSM, SSI bit according to SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint32_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_FirstBit |
 8005550:	4313      	orrs	r3, r2
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	4313      	orrs	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]
                      SPI_InitStruct->SPI_CPOL | SPI_InitStruct->SPI_CPHA |
                      SPI_InitStruct->SPI_NSS | SPI_InitStruct->SPI_BaudRatePrescaler);  
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	601a      	str	r2, [r3, #0]
  /*-------------------------Data Size Configuration -----------------------*/
  /* Get the SPIx CR2 value */
  tmpreg = SPIx->CR2;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	60fb      	str	r3, [r7, #12]
  /* Clear DS[3:0] bits */
  tmpreg &=(uint32_t)~SPI_CR2_DS;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800556a:	60fb      	str	r3, [r7, #12]
  /* Configure SPIx: Data Size */
  tmpreg |= (uint32_t)(SPI_InitStruct->SPI_DataSize);
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]
  /* Write to SPIx CR2 */
  SPIx->CR2 = tmpreg;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	6a1a      	ldr	r2, [r3, #32]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	60fb      	str	r3, [r7, #12]
  /* Clear MSTR bit */
  tmpreg &= CR1_CLEAR_MASK2;
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8005590:	4013      	ands	r3, r2
 8005592:	60fb      	str	r3, [r7, #12]
  /* Configure SPIx: master/slave mode */  
  /* Set MSTR bit according to SPI_Mode */
  tmpreg |= (uint32_t)((uint32_t)SPI_InitStruct->SPI_Mode);  
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	4313      	orrs	r3, r2
 800559c:	60fb      	str	r3, [r7, #12]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;  
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	601a      	str	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint32_t)~((uint32_t)SPI_I2SCFGR_I2SMOD);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	61da      	str	r2, [r3, #28]
}
 80055b0:	bf00      	nop
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	460b      	mov	r3, r1
 80055c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d006      	beq.n	80055dc <SPI_Cmd+0x20>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint32_t)~((uint32_t)SPI_CR1_SPE);
  }
}
 80055da:	e005      	b.n	80055e8 <SPI_Cmd+0x2c>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint32_t)~((uint32_t)SPI_CR1_SPE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	601a      	str	r2, [r3, #0]
  }
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <SPI_SSOutputCmd>:
  * @param  NewState: new state of the SPIx SS output. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005600:	78fb      	ldrb	r3, [r7, #3]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d006      	beq.n	8005614 <SPI_SSOutputCmd+0x20>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= SPI_CR2_SSOE;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f043 0204 	orr.w	r2, r3, #4
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint32_t)~((uint32_t)SPI_CR2_SSOE);
  }
}
 8005612:	e005      	b.n	8005620 <SPI_SSOutputCmd+0x2c>
    SPIx->CR2 |= SPI_CR2_SSOE;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint32_t)~((uint32_t)SPI_CR2_SSOE);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f023 0204 	bic.w	r2, r3, #4
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	605a      	str	r2, [r3, #4]
  }
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8005636:	2300      	movs	r3, #0
 8005638:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	60fb      	str	r3, [r7, #12]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a28      	ldr	r2, [pc, #160]	; (80056e4 <TIM_TimeBaseInit+0xb8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d013      	beq.n	8005670 <TIM_TimeBaseInit+0x44>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a27      	ldr	r2, [pc, #156]	; (80056e8 <TIM_TimeBaseInit+0xbc>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00f      	beq.n	8005670 <TIM_TimeBaseInit+0x44>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005656:	d00b      	beq.n	8005670 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a24      	ldr	r2, [pc, #144]	; (80056ec <TIM_TimeBaseInit+0xc0>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d007      	beq.n	8005670 <TIM_TimeBaseInit+0x44>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a23      	ldr	r2, [pc, #140]	; (80056f0 <TIM_TimeBaseInit+0xc4>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d003      	beq.n	8005670 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a22      	ldr	r2, [pc, #136]	; (80056f4 <TIM_TimeBaseInit+0xc8>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d108      	bne.n	8005682 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint32_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a1c      	ldr	r2, [pc, #112]	; (80056f8 <TIM_TimeBaseInit+0xcc>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d00c      	beq.n	80056a4 <TIM_TimeBaseInit+0x78>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a1b      	ldr	r2, [pc, #108]	; (80056fc <TIM_TimeBaseInit+0xd0>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d008      	beq.n	80056a4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint32_t)(~TIM_CR1_CKD);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	689a      	ldr	r2, [r3, #8]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	629a      	str	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a09      	ldr	r2, [pc, #36]	; (80056e4 <TIM_TimeBaseInit+0xb8>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d003      	beq.n	80056ca <TIM_TimeBaseInit+0x9e>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a08      	ldr	r2, [pc, #32]	; (80056e8 <TIM_TimeBaseInit+0xbc>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d103      	bne.n	80056d2 <TIM_TimeBaseInit+0xa6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	691a      	ldr	r2, [r3, #16]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	615a      	str	r2, [r3, #20]
}
 80056d8:	bf00      	nop
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	40010000 	.word	0x40010000
 80056e8:	40010400 	.word	0x40010400
 80056ec:	40000400 	.word	0x40000400
 80056f0:	40000800 	.word	0x40000800
 80056f4:	40000c00 	.word	0x40000c00
 80056f8:	40001000 	.word	0x40001000
 80056fc:	40001400 	.word	0x40001400

08005700 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	460b      	mov	r3, r1
 8005726:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005728:	78fb      	ldrb	r3, [r7, #3]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d006      	beq.n	800573c <TIM_Cmd+0x20>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f043 0201 	orr.w	r2, r3, #1
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint32_t)~TIM_CR1_CEN;
  }
}
 800573a:	e005      	b.n	8005748 <TIM_Cmd+0x2c>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint32_t)~TIM_CR1_CEN;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f023 0201 	bic.w	r2, r3, #1
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	601a      	str	r2, [r3, #0]
  }
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	2300      	movs	r3, #0
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	2300      	movs	r3, #0
 8005768:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	f023 0201 	bic.w	r2, r3, #1
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	4b2c      	ldr	r3, [pc, #176]	; (800583c <TIM_OC1Init+0xe8>)
 800578c:	4013      	ands	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f023 0303 	bic.w	r3, r3, #3
 8005796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	4313      	orrs	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f023 0302 	bic.w	r3, r3, #2
 80057a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a1f      	ldr	r2, [pc, #124]	; (8005840 <TIM_OC1Init+0xec>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d003      	beq.n	80057ce <TIM_OC1Init+0x7a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a1e      	ldr	r2, [pc, #120]	; (8005844 <TIM_OC1Init+0xf0>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d123      	bne.n	8005816 <TIM_OC1Init+0xc2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f023 0308 	bic.w	r3, r3, #8
 80057d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f023 0304 	bic.w	r3, r3, #4
 80057e6:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	699b      	ldr	r3, [r3, #24]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	4313      	orrs	r3, r2
 8005814:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	68da      	ldr	r2, [r3, #12]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	621a      	str	r2, [r3, #32]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	fffeff8f 	.word	0xfffeff8f
 8005840:	40010000 	.word	0x40010000
 8005844:	40010400 	.word	0x40010400

08005848 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8005852:	2300      	movs	r3, #0
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	2300      	movs	r3, #0
 8005858:	617b      	str	r3, [r7, #20]
 800585a:	2300      	movs	r3, #0
 800585c:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	f023 0210 	bic.w	r2, r3, #16
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC2M;
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	4b30      	ldr	r3, [pc, #192]	; (8005940 <TIM_OC2Init+0xf8>)
 8005880:	4013      	ands	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC2S;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800588a:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	021b      	lsls	r3, r3, #8
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	4313      	orrs	r3, r2
 8005896:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC2P;
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	f023 0320 	bic.w	r3, r3, #32
 800589e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	011b      	lsls	r3, r3, #4
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	011b      	lsls	r3, r3, #4
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a22      	ldr	r2, [pc, #136]	; (8005944 <TIM_OC2Init+0xfc>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d003      	beq.n	80058c8 <TIM_OC2Init+0x80>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a21      	ldr	r2, [pc, #132]	; (8005948 <TIM_OC2Init+0x100>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d127      	bne.n	8005918 <TIM_OC2Init+0xd0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC2NP;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	695b      	ldr	r3, [r3, #20]
 80058d4:	011b      	lsls	r3, r3, #4
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC2NE;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058e2:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS2;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS2N;
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint32_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	621a      	str	r2, [r3, #32]
}
 8005932:	bf00      	nop
 8005934:	371c      	adds	r7, #28
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	feff8fff 	.word	0xfeff8fff
 8005944:	40010000 	.word	0x40010000
 8005948:	40010400 	.word	0x40010400

0800594c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800594c:	b480      	push	{r7}
 800594e:	b087      	sub	sp, #28
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	2300      	movs	r3, #0
 800595c:	617b      	str	r3, [r7, #20]
 800595e:	2300      	movs	r3, #0
 8005960:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a1b      	ldr	r3, [r3, #32]
 8005966:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC3M;
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	4b2f      	ldr	r3, [pc, #188]	; (8005a40 <TIM_OC3Init+0xf4>)
 8005984:	4013      	ands	r3, r2
 8005986:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC3S;  
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f023 0303 	bic.w	r3, r3, #3
 800598e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	4313      	orrs	r3, r2
 8005998:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC3P;
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	021b      	lsls	r3, r3, #8
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	021b      	lsls	r3, r3, #8
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a21      	ldr	r2, [pc, #132]	; (8005a44 <TIM_OC3Init+0xf8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d003      	beq.n	80059ca <TIM_OC3Init+0x7e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a20      	ldr	r2, [pc, #128]	; (8005a48 <TIM_OC3Init+0xfc>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d127      	bne.n	8005a1a <TIM_OC3Init+0xce>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC3NP;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC3NE;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059e4:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS3;
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS3N;
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	011b      	lsls	r3, r3, #4
 8005a08:	693a      	ldr	r2, [r7, #16]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint32_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	69db      	ldr	r3, [r3, #28]
 8005a12:	011b      	lsls	r3, r3, #4
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	621a      	str	r2, [r3, #32]
}
 8005a34:	bf00      	nop
 8005a36:	371c      	adds	r7, #28
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	fffeff8f 	.word	0xfffeff8f
 8005a44:	40010000 	.word	0x40010000
 8005a48:	40010400 	.word	0x40010400

08005a4c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8005a56:	2300      	movs	r3, #0
 8005a58:	613b      	str	r3, [r7, #16]
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	60fb      	str	r3, [r7, #12]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
 8005a72:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC4M;
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4b21      	ldr	r3, [pc, #132]	; (8005b08 <TIM_OC4Init+0xbc>)
 8005a84:	4013      	ands	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC4S;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a8e:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	021b      	lsls	r3, r3, #8
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005aa2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	031b      	lsls	r3, r3, #12
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	031b      	lsls	r3, r3, #12
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a13      	ldr	r2, [pc, #76]	; (8005b0c <TIM_OC4Init+0xc0>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d003      	beq.n	8005acc <TIM_OC4Init+0x80>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a12      	ldr	r2, [pc, #72]	; (8005b10 <TIM_OC4Init+0xc4>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d109      	bne.n	8005ae0 <TIM_OC4Init+0x94>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint32_t) ~TIM_CR2_OIS4;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ad2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	019b      	lsls	r3, r3, #6
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	621a      	str	r2, [r3, #32]
}
 8005afa:	bf00      	nop
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	feff8fff 	.word	0xfeff8fff
 8005b0c:	40010000 	.word	0x40010000
 8005b10:	40010400 	.word	0x40010400

08005b14 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	605a      	str	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	60da      	str	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	611a      	str	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	615a      	str	r2, [r3, #20]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	619a      	str	r2, [r3, #24]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	61da      	str	r2, [r3, #28]
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	683a      	ldr	r2, [r7, #0]
 8005b66:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005ba0:	bf00      	nop
 8005ba2:	370c      	adds	r7, #12
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr

08005bac <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005bbc:	bf00      	nop
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr

08005bc8 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint32_t TIM_OCPreload)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f023 0308 	bic.w	r3, r3, #8
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	619a      	str	r2, [r3, #24]
}
 8005bf2:	bf00      	nop
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop

08005c00 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint32_t TIM_OCPreload)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b085      	sub	sp, #20
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC2PE);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint32_t)(TIM_OCPreload << 8);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	021b      	lsls	r3, r3, #8
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	619a      	str	r2, [r3, #24]
}
 8005c2c:	bf00      	nop
 8005c2e:	3714      	adds	r7, #20
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint32_t TIM_OCPreload)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	69db      	ldr	r3, [r3, #28]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC3PE);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0308 	bic.w	r3, r3, #8
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68fa      	ldr	r2, [r7, #12]
 8005c60:	61da      	str	r2, [r3, #28]
}
 8005c62:	bf00      	nop
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop

08005c70 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint32_t TIM_OCPreload)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4PE);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint32_t)(TIM_OCPreload << 8);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	021b      	lsls	r3, r3, #8
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	61da      	str	r2, [r3, #28]
}
 8005c9c:	bf00      	nop
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d006      	beq.n	8005cc8 <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cbe:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint32_t)~TIM_BDTR_MOE;
  }  
}
 8005cc6:	e005      	b.n	8005cd4 <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint32_t)~TIM_BDTR_MOE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ccc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	645a      	str	r2, [r3, #68]	; 0x44
  }  
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint32_t TIM_EncoderMode,
                                uint32_t TIM_IC1Polarity, uint32_t TIM_IC2Polarity)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b089      	sub	sp, #36	; 0x24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
 8005cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61fb      	str	r3, [r7, #28]
  uint32_t tmpccmr1 = 0;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	61bb      	str	r3, [r7, #24]
  uint32_t tmpccer = 0;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	61fb      	str	r3, [r7, #28]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	61bb      	str	r3, [r7, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	617b      	str	r3, [r7, #20]

  /* Set the encoder Mode */
  tmpsmcr &= (uint32_t)~TIM_SMCR_SMS;
 8005d0c:	69fa      	ldr	r2, [r7, #28]
 8005d0e:	4b15      	ldr	r3, [pc, #84]	; (8005d64 <TIM_EncoderInterfaceConfig+0x84>)
 8005d10:	4013      	ands	r3, r2
 8005d12:	61fb      	str	r3, [r7, #28]
  tmpsmcr |= TIM_EncoderMode;
 8005d14:	69fa      	ldr	r2, [r7, #28]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	61fb      	str	r3, [r7, #28]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC1S) & ((uint32_t)~TIM_CCMR1_CC2S);
 8005d1c:	69ba      	ldr	r2, [r7, #24]
 8005d1e:	4b12      	ldr	r3, [pc, #72]	; (8005d68 <TIM_EncoderInterfaceConfig+0x88>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	61bb      	str	r3, [r7, #24]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	f240 1301 	movw	r3, #257	; 0x101
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint32_t)~TIM_CCER_CC1P) & ((uint32_t)~TIM_CCER_CC2P);
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005d34:	617b      	str	r3, [r7, #20]
  tmpccer |= (uint32_t)(TIM_IC1Polarity | (uint32_t)(TIM_IC2Polarity << (uint32_t)4));
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	011a      	lsls	r2, r3, #4
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	69fa      	ldr	r2, [r7, #28]
 8005d48:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	621a      	str	r2, [r3, #32]
}
 8005d56:	bf00      	nop
 8005d58:	3724      	adds	r7, #36	; 0x24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	fffefff8 	.word	0xfffefff8
 8005d68:	fffffcfc 	.word	0xfffffcfc

08005d6c <USART_GetClockSource>:
  *                USART_CLOCKSOURCE_SYSCLK:    USARTx use SYSCLK clock source 
  *                USART_CLOCKSOURCE_LSE:       USARTx use LSE clock source
  *                USART_CLOCKSOURCE_UNDEFINED: Undefined clock source
  */
USART_ClockSourceTypeDef USART_GetClockSource(USART_TypeDef* USARTx)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  USART_ClockSourceTypeDef clocksource = USART_CLOCKSOURCE_UNDEFINED;
 8005d74:	2310      	movs	r3, #16
 8005d76:	73fb      	strb	r3, [r7, #15]
    
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  if (USARTx == USART1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4ac3      	ldr	r2, [pc, #780]	; (8006088 <USART_GetClockSource+0x31c>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d145      	bne.n	8005e0c <USART_GetClockSource+0xa0>
  {
    if( IS_USART1_CLKSOURCE_PCLK2() )
 8005d80:	4bc2      	ldr	r3, [pc, #776]	; (800608c <USART_GetClockSource+0x320>)
 8005d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d86:	f003 0302 	and.w	r3, r3, #2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d109      	bne.n	8005da2 <USART_GetClockSource+0x36>
 8005d8e:	4bbf      	ldr	r3, [pc, #764]	; (800608c <USART_GetClockSource+0x320>)
 8005d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d94:	f003 0301 	and.w	r3, r3, #1
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d102      	bne.n	8005da2 <USART_GetClockSource+0x36>
    {
      clocksource = USART_CLOCKSOURCE_PCLK2;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	73fb      	strb	r3, [r7, #15]
 8005da0:	e244      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART1_CLKSOURCE_SYSCLK() )
 8005da2:	4bba      	ldr	r3, [pc, #744]	; (800608c <USART_GetClockSource+0x320>)
 8005da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d109      	bne.n	8005dc4 <USART_GetClockSource+0x58>
 8005db0:	4bb6      	ldr	r3, [pc, #728]	; (800608c <USART_GetClockSource+0x320>)
 8005db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d002      	beq.n	8005dc4 <USART_GetClockSource+0x58>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 8005dbe:	2304      	movs	r3, #4
 8005dc0:	73fb      	strb	r3, [r7, #15]
 8005dc2:	e233      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART1_CLKSOURCE_HSI() )
 8005dc4:	4bb1      	ldr	r3, [pc, #708]	; (800608c <USART_GetClockSource+0x320>)
 8005dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d009      	beq.n	8005de6 <USART_GetClockSource+0x7a>
 8005dd2:	4bae      	ldr	r3, [pc, #696]	; (800608c <USART_GetClockSource+0x320>)
 8005dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d102      	bne.n	8005de6 <USART_GetClockSource+0x7a>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8005de0:	2302      	movs	r3, #2
 8005de2:	73fb      	strb	r3, [r7, #15]
 8005de4:	e222      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART1_CLKSOURCE_LSE() )
 8005de6:	4ba9      	ldr	r3, [pc, #676]	; (800608c <USART_GetClockSource+0x320>)
 8005de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dec:	f003 0302 	and.w	r3, r3, #2
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 821b 	beq.w	800622c <USART_GetClockSource+0x4c0>
 8005df6:	4ba5      	ldr	r3, [pc, #660]	; (800608c <USART_GetClockSource+0x320>)
 8005df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 8213 	beq.w	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8005e06:	2308      	movs	r3, #8
 8005e08:	73fb      	strb	r3, [r7, #15]
 8005e0a:	e20f      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == USART2)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4aa0      	ldr	r2, [pc, #640]	; (8006090 <USART_GetClockSource+0x324>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d145      	bne.n	8005ea0 <USART_GetClockSource+0x134>
  {
    if( IS_USART2_CLKSOURCE_PCLK1() )
 8005e14:	4b9d      	ldr	r3, [pc, #628]	; (800608c <USART_GetClockSource+0x320>)
 8005e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d109      	bne.n	8005e36 <USART_GetClockSource+0xca>
 8005e22:	4b9a      	ldr	r3, [pc, #616]	; (800608c <USART_GetClockSource+0x320>)
 8005e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e28:	f003 0304 	and.w	r3, r3, #4
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d102      	bne.n	8005e36 <USART_GetClockSource+0xca>
    {
      clocksource = USART_CLOCKSOURCE_PCLK1;
 8005e30:	2300      	movs	r3, #0
 8005e32:	73fb      	strb	r3, [r7, #15]
 8005e34:	e1fa      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART2_CLKSOURCE_SYSCLK() )
 8005e36:	4b95      	ldr	r3, [pc, #596]	; (800608c <USART_GetClockSource+0x320>)
 8005e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e3c:	f003 0308 	and.w	r3, r3, #8
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d109      	bne.n	8005e58 <USART_GetClockSource+0xec>
 8005e44:	4b91      	ldr	r3, [pc, #580]	; (800608c <USART_GetClockSource+0x320>)
 8005e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e4a:	f003 0304 	and.w	r3, r3, #4
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d002      	beq.n	8005e58 <USART_GetClockSource+0xec>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 8005e52:	2304      	movs	r3, #4
 8005e54:	73fb      	strb	r3, [r7, #15]
 8005e56:	e1e9      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART2_CLKSOURCE_HSI() )
 8005e58:	4b8c      	ldr	r3, [pc, #560]	; (800608c <USART_GetClockSource+0x320>)
 8005e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d009      	beq.n	8005e7a <USART_GetClockSource+0x10e>
 8005e66:	4b89      	ldr	r3, [pc, #548]	; (800608c <USART_GetClockSource+0x320>)
 8005e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <USART_GetClockSource+0x10e>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8005e74:	2302      	movs	r3, #2
 8005e76:	73fb      	strb	r3, [r7, #15]
 8005e78:	e1d8      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART2_CLKSOURCE_LSE() )
 8005e7a:	4b84      	ldr	r3, [pc, #528]	; (800608c <USART_GetClockSource+0x320>)
 8005e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 81d1 	beq.w	800622c <USART_GetClockSource+0x4c0>
 8005e8a:	4b80      	ldr	r3, [pc, #512]	; (800608c <USART_GetClockSource+0x320>)
 8005e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 81c9 	beq.w	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8005e9a:	2308      	movs	r3, #8
 8005e9c:	73fb      	strb	r3, [r7, #15]
 8005e9e:	e1c5      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == USART3)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a7c      	ldr	r2, [pc, #496]	; (8006094 <USART_GetClockSource+0x328>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d145      	bne.n	8005f34 <USART_GetClockSource+0x1c8>
  {
    if( IS_USART3_CLKSOURCE_PCLK1() )
 8005ea8:	4b78      	ldr	r3, [pc, #480]	; (800608c <USART_GetClockSource+0x320>)
 8005eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eae:	f003 0320 	and.w	r3, r3, #32
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d109      	bne.n	8005eca <USART_GetClockSource+0x15e>
 8005eb6:	4b75      	ldr	r3, [pc, #468]	; (800608c <USART_GetClockSource+0x320>)
 8005eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ebc:	f003 0310 	and.w	r3, r3, #16
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d102      	bne.n	8005eca <USART_GetClockSource+0x15e>
    {
      clocksource = USART_CLOCKSOURCE_PCLK1;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	73fb      	strb	r3, [r7, #15]
 8005ec8:	e1b0      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART3_CLKSOURCE_SYSCLK() )
 8005eca:	4b70      	ldr	r3, [pc, #448]	; (800608c <USART_GetClockSource+0x320>)
 8005ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ed0:	f003 0320 	and.w	r3, r3, #32
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d109      	bne.n	8005eec <USART_GetClockSource+0x180>
 8005ed8:	4b6c      	ldr	r3, [pc, #432]	; (800608c <USART_GetClockSource+0x320>)
 8005eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ede:	f003 0310 	and.w	r3, r3, #16
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d002      	beq.n	8005eec <USART_GetClockSource+0x180>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 8005ee6:	2304      	movs	r3, #4
 8005ee8:	73fb      	strb	r3, [r7, #15]
 8005eea:	e19f      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART3_CLKSOURCE_HSI() )
 8005eec:	4b67      	ldr	r3, [pc, #412]	; (800608c <USART_GetClockSource+0x320>)
 8005eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d009      	beq.n	8005f0e <USART_GetClockSource+0x1a2>
 8005efa:	4b64      	ldr	r3, [pc, #400]	; (800608c <USART_GetClockSource+0x320>)
 8005efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d102      	bne.n	8005f0e <USART_GetClockSource+0x1a2>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8005f08:	2302      	movs	r3, #2
 8005f0a:	73fb      	strb	r3, [r7, #15]
 8005f0c:	e18e      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART3_CLKSOURCE_LSE() )
 8005f0e:	4b5f      	ldr	r3, [pc, #380]	; (800608c <USART_GetClockSource+0x320>)
 8005f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f14:	f003 0320 	and.w	r3, r3, #32
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f000 8187 	beq.w	800622c <USART_GetClockSource+0x4c0>
 8005f1e:	4b5b      	ldr	r3, [pc, #364]	; (800608c <USART_GetClockSource+0x320>)
 8005f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f24:	f003 0310 	and.w	r3, r3, #16
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	f000 817f 	beq.w	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8005f2e:	2308      	movs	r3, #8
 8005f30:	73fb      	strb	r3, [r7, #15]
 8005f32:	e17b      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == UART4)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a58      	ldr	r2, [pc, #352]	; (8006098 <USART_GetClockSource+0x32c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d145      	bne.n	8005fc8 <USART_GetClockSource+0x25c>
  {
    if( IS_UART4_CLKSOURCE_PCLK1() )
 8005f3c:	4b53      	ldr	r3, [pc, #332]	; (800608c <USART_GetClockSource+0x320>)
 8005f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d109      	bne.n	8005f5e <USART_GetClockSource+0x1f2>
 8005f4a:	4b50      	ldr	r3, [pc, #320]	; (800608c <USART_GetClockSource+0x320>)
 8005f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d102      	bne.n	8005f5e <USART_GetClockSource+0x1f2>
    {
      clocksource = USART_CLOCKSOURCE_PCLK1;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	73fb      	strb	r3, [r7, #15]
 8005f5c:	e166      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART4_CLKSOURCE_SYSCLK() )
 8005f5e:	4b4b      	ldr	r3, [pc, #300]	; (800608c <USART_GetClockSource+0x320>)
 8005f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d109      	bne.n	8005f80 <USART_GetClockSource+0x214>
 8005f6c:	4b47      	ldr	r3, [pc, #284]	; (800608c <USART_GetClockSource+0x320>)
 8005f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <USART_GetClockSource+0x214>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 8005f7a:	2304      	movs	r3, #4
 8005f7c:	73fb      	strb	r3, [r7, #15]
 8005f7e:	e155      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART4_CLKSOURCE_HSI() )
 8005f80:	4b42      	ldr	r3, [pc, #264]	; (800608c <USART_GetClockSource+0x320>)
 8005f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <USART_GetClockSource+0x236>
 8005f8e:	4b3f      	ldr	r3, [pc, #252]	; (800608c <USART_GetClockSource+0x320>)
 8005f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d102      	bne.n	8005fa2 <USART_GetClockSource+0x236>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8005f9c:	2302      	movs	r3, #2
 8005f9e:	73fb      	strb	r3, [r7, #15]
 8005fa0:	e144      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART4_CLKSOURCE_LSE() )
 8005fa2:	4b3a      	ldr	r3, [pc, #232]	; (800608c <USART_GetClockSource+0x320>)
 8005fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 813d 	beq.w	800622c <USART_GetClockSource+0x4c0>
 8005fb2:	4b36      	ldr	r3, [pc, #216]	; (800608c <USART_GetClockSource+0x320>)
 8005fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 8135 	beq.w	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8005fc2:	2308      	movs	r3, #8
 8005fc4:	73fb      	strb	r3, [r7, #15]
 8005fc6:	e131      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == UART5)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a34      	ldr	r2, [pc, #208]	; (800609c <USART_GetClockSource+0x330>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d145      	bne.n	800605c <USART_GetClockSource+0x2f0>
  {
    if( IS_UART5_CLKSOURCE_PCLK1() )
 8005fd0:	4b2e      	ldr	r3, [pc, #184]	; (800608c <USART_GetClockSource+0x320>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d109      	bne.n	8005ff2 <USART_GetClockSource+0x286>
 8005fde:	4b2b      	ldr	r3, [pc, #172]	; (800608c <USART_GetClockSource+0x320>)
 8005fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d102      	bne.n	8005ff2 <USART_GetClockSource+0x286>
    {
      clocksource = USART_CLOCKSOURCE_PCLK1;
 8005fec:	2300      	movs	r3, #0
 8005fee:	73fb      	strb	r3, [r7, #15]
 8005ff0:	e11c      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART5_CLKSOURCE_SYSCLK() )
 8005ff2:	4b26      	ldr	r3, [pc, #152]	; (800608c <USART_GetClockSource+0x320>)
 8005ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d109      	bne.n	8006014 <USART_GetClockSource+0x2a8>
 8006000:	4b22      	ldr	r3, [pc, #136]	; (800608c <USART_GetClockSource+0x320>)
 8006002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800600a:	2b00      	cmp	r3, #0
 800600c:	d002      	beq.n	8006014 <USART_GetClockSource+0x2a8>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 800600e:	2304      	movs	r3, #4
 8006010:	73fb      	strb	r3, [r7, #15]
 8006012:	e10b      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART5_CLKSOURCE_HSI() )
 8006014:	4b1d      	ldr	r3, [pc, #116]	; (800608c <USART_GetClockSource+0x320>)
 8006016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800601a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800601e:	2b00      	cmp	r3, #0
 8006020:	d009      	beq.n	8006036 <USART_GetClockSource+0x2ca>
 8006022:	4b1a      	ldr	r3, [pc, #104]	; (800608c <USART_GetClockSource+0x320>)
 8006024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602c:	2b00      	cmp	r3, #0
 800602e:	d102      	bne.n	8006036 <USART_GetClockSource+0x2ca>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8006030:	2302      	movs	r3, #2
 8006032:	73fb      	strb	r3, [r7, #15]
 8006034:	e0fa      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART5_CLKSOURCE_LSE() )
 8006036:	4b15      	ldr	r3, [pc, #84]	; (800608c <USART_GetClockSource+0x320>)
 8006038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 80f3 	beq.w	800622c <USART_GetClockSource+0x4c0>
 8006046:	4b11      	ldr	r3, [pc, #68]	; (800608c <USART_GetClockSource+0x320>)
 8006048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800604c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 80eb 	beq.w	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8006056:	2308      	movs	r3, #8
 8006058:	73fb      	strb	r3, [r7, #15]
 800605a:	e0e7      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == USART6)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a10      	ldr	r2, [pc, #64]	; (80060a0 <USART_GetClockSource+0x334>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d154      	bne.n	800610e <USART_GetClockSource+0x3a2>
  {
    if( IS_USART6_CLKSOURCE_PCLK2() )
 8006064:	4b09      	ldr	r3, [pc, #36]	; (800608c <USART_GetClockSource+0x320>)
 8006066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800606e:	2b00      	cmp	r3, #0
 8006070:	d118      	bne.n	80060a4 <USART_GetClockSource+0x338>
 8006072:	4b06      	ldr	r3, [pc, #24]	; (800608c <USART_GetClockSource+0x320>)
 8006074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800607c:	2b00      	cmp	r3, #0
 800607e:	d111      	bne.n	80060a4 <USART_GetClockSource+0x338>
    {
      clocksource = USART_CLOCKSOURCE_PCLK2;
 8006080:	2301      	movs	r3, #1
 8006082:	73fb      	strb	r3, [r7, #15]
 8006084:	e0d2      	b.n	800622c <USART_GetClockSource+0x4c0>
 8006086:	bf00      	nop
 8006088:	40011000 	.word	0x40011000
 800608c:	40023800 	.word	0x40023800
 8006090:	40004400 	.word	0x40004400
 8006094:	40004800 	.word	0x40004800
 8006098:	40004c00 	.word	0x40004c00
 800609c:	40005000 	.word	0x40005000
 80060a0:	40011400 	.word	0x40011400
    }
    else if( IS_USART6_CLKSOURCE_SYSCLK() )
 80060a4:	4b65      	ldr	r3, [pc, #404]	; (800623c <USART_GetClockSource+0x4d0>)
 80060a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d109      	bne.n	80060c6 <USART_GetClockSource+0x35a>
 80060b2:	4b62      	ldr	r3, [pc, #392]	; (800623c <USART_GetClockSource+0x4d0>)
 80060b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d002      	beq.n	80060c6 <USART_GetClockSource+0x35a>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 80060c0:	2304      	movs	r3, #4
 80060c2:	73fb      	strb	r3, [r7, #15]
 80060c4:	e0b2      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART6_CLKSOURCE_HSI() )
 80060c6:	4b5d      	ldr	r3, [pc, #372]	; (800623c <USART_GetClockSource+0x4d0>)
 80060c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d009      	beq.n	80060e8 <USART_GetClockSource+0x37c>
 80060d4:	4b59      	ldr	r3, [pc, #356]	; (800623c <USART_GetClockSource+0x4d0>)
 80060d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d102      	bne.n	80060e8 <USART_GetClockSource+0x37c>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 80060e2:	2302      	movs	r3, #2
 80060e4:	73fb      	strb	r3, [r7, #15]
 80060e6:	e0a1      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_USART6_CLKSOURCE_LSE() )
 80060e8:	4b54      	ldr	r3, [pc, #336]	; (800623c <USART_GetClockSource+0x4d0>)
 80060ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 809a 	beq.w	800622c <USART_GetClockSource+0x4c0>
 80060f8:	4b50      	ldr	r3, [pc, #320]	; (800623c <USART_GetClockSource+0x4d0>)
 80060fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 8092 	beq.w	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8006108:	2308      	movs	r3, #8
 800610a:	73fb      	strb	r3, [r7, #15]
 800610c:	e08e      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == UART7)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a4b      	ldr	r2, [pc, #300]	; (8006240 <USART_GetClockSource+0x4d4>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d143      	bne.n	800619e <USART_GetClockSource+0x432>
  {
    if( IS_UART7_CLKSOURCE_PCLK1() )
 8006116:	4b49      	ldr	r3, [pc, #292]	; (800623c <USART_GetClockSource+0x4d0>)
 8006118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800611c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d109      	bne.n	8006138 <USART_GetClockSource+0x3cc>
 8006124:	4b45      	ldr	r3, [pc, #276]	; (800623c <USART_GetClockSource+0x4d0>)
 8006126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800612a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800612e:	2b00      	cmp	r3, #0
 8006130:	d102      	bne.n	8006138 <USART_GetClockSource+0x3cc>
    {
      clocksource = USART_CLOCKSOURCE_PCLK1;
 8006132:	2300      	movs	r3, #0
 8006134:	73fb      	strb	r3, [r7, #15]
 8006136:	e079      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART7_CLKSOURCE_SYSCLK() )
 8006138:	4b40      	ldr	r3, [pc, #256]	; (800623c <USART_GetClockSource+0x4d0>)
 800613a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800613e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d109      	bne.n	800615a <USART_GetClockSource+0x3ee>
 8006146:	4b3d      	ldr	r3, [pc, #244]	; (800623c <USART_GetClockSource+0x4d0>)
 8006148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800614c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <USART_GetClockSource+0x3ee>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 8006154:	2304      	movs	r3, #4
 8006156:	73fb      	strb	r3, [r7, #15]
 8006158:	e068      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART7_CLKSOURCE_HSI() )
 800615a:	4b38      	ldr	r3, [pc, #224]	; (800623c <USART_GetClockSource+0x4d0>)
 800615c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006160:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d009      	beq.n	800617c <USART_GetClockSource+0x410>
 8006168:	4b34      	ldr	r3, [pc, #208]	; (800623c <USART_GetClockSource+0x4d0>)
 800616a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800616e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d102      	bne.n	800617c <USART_GetClockSource+0x410>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8006176:	2302      	movs	r3, #2
 8006178:	73fb      	strb	r3, [r7, #15]
 800617a:	e057      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART7_CLKSOURCE_LSE() )
 800617c:	4b2f      	ldr	r3, [pc, #188]	; (800623c <USART_GetClockSource+0x4d0>)
 800617e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006182:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d050      	beq.n	800622c <USART_GetClockSource+0x4c0>
 800618a:	4b2c      	ldr	r3, [pc, #176]	; (800623c <USART_GetClockSource+0x4d0>)
 800618c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006190:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d049      	beq.n	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8006198:	2308      	movs	r3, #8
 800619a:	73fb      	strb	r3, [r7, #15]
 800619c:	e046      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
  }
  else if (USARTx == UART8)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a28      	ldr	r2, [pc, #160]	; (8006244 <USART_GetClockSource+0x4d8>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d142      	bne.n	800622c <USART_GetClockSource+0x4c0>
  {
    if( IS_UART8_CLKSOURCE_PCLK1() )
 80061a6:	4b25      	ldr	r3, [pc, #148]	; (800623c <USART_GetClockSource+0x4d0>)
 80061a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d109      	bne.n	80061c8 <USART_GetClockSource+0x45c>
 80061b4:	4b21      	ldr	r3, [pc, #132]	; (800623c <USART_GetClockSource+0x4d0>)
 80061b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d102      	bne.n	80061c8 <USART_GetClockSource+0x45c>
    {
      clocksource = USART_CLOCKSOURCE_PCLK1;
 80061c2:	2300      	movs	r3, #0
 80061c4:	73fb      	strb	r3, [r7, #15]
 80061c6:	e031      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART8_CLKSOURCE_SYSCLK() )
 80061c8:	4b1c      	ldr	r3, [pc, #112]	; (800623c <USART_GetClockSource+0x4d0>)
 80061ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d109      	bne.n	80061ea <USART_GetClockSource+0x47e>
 80061d6:	4b19      	ldr	r3, [pc, #100]	; (800623c <USART_GetClockSource+0x4d0>)
 80061d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <USART_GetClockSource+0x47e>
    {
      clocksource = USART_CLOCKSOURCE_SYSCLK;
 80061e4:	2304      	movs	r3, #4
 80061e6:	73fb      	strb	r3, [r7, #15]
 80061e8:	e020      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART8_CLKSOURCE_HSI() )
 80061ea:	4b14      	ldr	r3, [pc, #80]	; (800623c <USART_GetClockSource+0x4d0>)
 80061ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d009      	beq.n	800620c <USART_GetClockSource+0x4a0>
 80061f8:	4b10      	ldr	r3, [pc, #64]	; (800623c <USART_GetClockSource+0x4d0>)
 80061fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d102      	bne.n	800620c <USART_GetClockSource+0x4a0>
    {
      clocksource = USART_CLOCKSOURCE_HSI;
 8006206:	2302      	movs	r3, #2
 8006208:	73fb      	strb	r3, [r7, #15]
 800620a:	e00f      	b.n	800622c <USART_GetClockSource+0x4c0>
    }
    else if( IS_UART8_CLKSOURCE_LSE() )
 800620c:	4b0b      	ldr	r3, [pc, #44]	; (800623c <USART_GetClockSource+0x4d0>)
 800620e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006212:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d008      	beq.n	800622c <USART_GetClockSource+0x4c0>
 800621a:	4b08      	ldr	r3, [pc, #32]	; (800623c <USART_GetClockSource+0x4d0>)
 800621c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006220:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d001      	beq.n	800622c <USART_GetClockSource+0x4c0>
    {
      clocksource = USART_CLOCKSOURCE_LSE;
 8006228:	2308      	movs	r3, #8
 800622a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  return clocksource;
 800622c:	7bfb      	ldrb	r3, [r7, #15]
}
 800622e:	4618      	mov	r0, r3
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40023800 	.word	0x40023800
 8006240:	40007800 	.word	0x40007800
 8006244:	40007c00 	.word	0x40007c00

08006248 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08a      	sub	sp, #40	; 0x28
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8006252:	2300      	movs	r3, #0
 8006254:	627b      	str	r3, [r7, #36]	; 0x24
 8006256:	2300      	movs	r3, #0
 8006258:	623b      	str	r3, [r7, #32]
 800625a:	2300      	movs	r3, #0
 800625c:	61fb      	str	r3, [r7, #28]
  RCC_ClocksTypeDef RCC_ClocksStatus;
  USART_ClockSourceTypeDef clocksource = USART_CLOCKSOURCE_UNDEFINED;
 800625e:	2310      	movs	r3, #16
 8006260:	76fb      	strb	r3, [r7, #27]
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  
  /* Disable USART */
  USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f023 0201 	bic.w	r2, r3, #1
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	61fb      	str	r3, [r7, #28]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800627a:	61fb      	str	r3, [r7, #28]
  
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	69fa      	ldr	r2, [r7, #28]
 8006282:	4313      	orrs	r3, r2
 8006284:	61fb      	str	r3, [r7, #28]
  
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	69fa      	ldr	r2, [r7, #28]
 800628a:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	61fb      	str	r3, [r7, #28]
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8006292:	69fa      	ldr	r2, [r7, #28]
 8006294:	4b47      	ldr	r3, [pc, #284]	; (80063b4 <USART_Init+0x16c>)
 8006296:	4013      	ands	r3, r2
 8006298:	61fb      	str	r3, [r7, #28]
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685a      	ldr	r2, [r3, #4]
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	431a      	orrs	r2, r3
    USART_InitStruct->USART_Mode;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	691b      	ldr	r3, [r3, #16]
  
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80062a8:	4313      	orrs	r3, r2
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	61fb      	str	r3, [r7, #28]
    USART_InitStruct->USART_Mode;
  
  /* Write to USART CR1 */
  USARTx->CR1 = tmpreg;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	69fa      	ldr	r2, [r7, #28]
 80062b4:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	61fb      	str	r3, [r7, #28]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062c2:	61fb      	str	r3, [r7, #28]
  
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	69fa      	ldr	r2, [r7, #28]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61fb      	str	r3, [r7, #28]
  
  /* Write to USART CR3 */
  USARTx->CR3 = tmpreg;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	69fa      	ldr	r2, [r7, #28]
 80062d2:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80062d4:	f107 0308 	add.w	r3, r7, #8
 80062d8:	4618      	mov	r0, r3
 80062da:	f7fe ffb3 	bl	8005244 <RCC_GetClocksFreq>
  clocksource = USART_GetClockSource(USARTx);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f7ff fd44 	bl	8005d6c <USART_GetClockSource>
 80062e4:	4603      	mov	r3, r0
 80062e6:	76fb      	strb	r3, [r7, #27]
  
  if( clocksource == USART_CLOCKSOURCE_PCLK1 )
 80062e8:	7efb      	ldrb	r3, [r7, #27]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d102      	bne.n	80062f4 <USART_Init+0xac>
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	623b      	str	r3, [r7, #32]
 80062f2:	e014      	b.n	800631e <USART_Init+0xd6>
  }
  else if( clocksource == USART_CLOCKSOURCE_PCLK2 )
 80062f4:	7efb      	ldrb	r3, [r7, #27]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d102      	bne.n	8006300 <USART_Init+0xb8>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	623b      	str	r3, [r7, #32]
 80062fe:	e00e      	b.n	800631e <USART_Init+0xd6>
  }
  else if( clocksource == USART_CLOCKSOURCE_SYSCLK )
 8006300:	7efb      	ldrb	r3, [r7, #27]
 8006302:	2b04      	cmp	r3, #4
 8006304:	d102      	bne.n	800630c <USART_Init+0xc4>
  {
    apbclock = RCC_ClocksStatus.SYSCLK_Frequency;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	623b      	str	r3, [r7, #32]
 800630a:	e008      	b.n	800631e <USART_Init+0xd6>
  }
  else if( clocksource == USART_CLOCKSOURCE_HSI )
 800630c:	7efb      	ldrb	r3, [r7, #27]
 800630e:	2b02      	cmp	r3, #2
 8006310:	d102      	bne.n	8006318 <USART_Init+0xd0>
  {
    apbclock = HSI_VALUE;
 8006312:	4b29      	ldr	r3, [pc, #164]	; (80063b8 <USART_Init+0x170>)
 8006314:	623b      	str	r3, [r7, #32]
 8006316:	e002      	b.n	800631e <USART_Init+0xd6>
  }
  else
  {
    apbclock = LSE_VALUE;
 8006318:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800631c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d011      	beq.n	800634e <USART_Init+0x106>
  {
    /* (divider * 10) computing in case Oversampling mode is 8 Samples */
    divider = (uint32_t)((2 * apbclock) / (USART_InitStruct->USART_BaudRate));
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	005a      	lsls	r2, r3, #1
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	fbb2 f3f3 	udiv	r3, r2, r3
 8006336:	627b      	str	r3, [r7, #36]	; 0x24
    tmpreg  = (uint32_t)((2 * apbclock) % (USART_InitStruct->USART_BaudRate));
 8006338:	6a3b      	ldr	r3, [r7, #32]
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	683a      	ldr	r2, [r7, #0]
 800633e:	6812      	ldr	r2, [r2, #0]
 8006340:	fbb3 f1f2 	udiv	r1, r3, r2
 8006344:	fb02 f201 	mul.w	r2, r2, r1
 8006348:	1a9b      	subs	r3, r3, r2
 800634a:	61fb      	str	r3, [r7, #28]
 800634c:	e00e      	b.n	800636c <USART_Init+0x124>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* (divider * 10) computing in case Oversampling mode is 16 Samples */
    divider = (uint32_t)((apbclock) / (USART_InitStruct->USART_BaudRate));
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	6a3a      	ldr	r2, [r7, #32]
 8006354:	fbb2 f3f3 	udiv	r3, r2, r3
 8006358:	627b      	str	r3, [r7, #36]	; 0x24
    tmpreg  = (uint32_t)((apbclock) % (USART_InitStruct->USART_BaudRate));
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	fbb3 f1f2 	udiv	r1, r3, r2
 8006364:	fb02 f201 	mul.w	r2, r2, r1
 8006368:	1a9b      	subs	r3, r3, r2
 800636a:	61fb      	str	r3, [r7, #28]
  }
  
  /* round the divider : if fractional part i greater than 0.5 increment divider */
  if (tmpreg >=  (USART_InitStruct->USART_BaudRate) / 2)
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	085a      	lsrs	r2, r3, #1
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	429a      	cmp	r2, r3
 8006376:	d802      	bhi.n	800637e <USART_Init+0x136>
  {
    divider++;
 8006378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637a:	3301      	adds	r3, #1
 800637c:	627b      	str	r3, [r7, #36]	; 0x24
  } 
  
  /* Implement the divider in case Oversampling mode is 8 Samples */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00b      	beq.n	80063a2 <USART_Init+0x15a>
  {
    /* get the LSB of divider and shift it to the right by 1 bit */
    tmpreg = (divider & (uint16_t)0x000F) >> 1;
 800638a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638c:	085b      	lsrs	r3, r3, #1
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	61fb      	str	r3, [r7, #28]
    
    /* update the divider value */
    divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8006394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006396:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800639a:	4013      	ands	r3, r2
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	4313      	orrs	r3, r2
 80063a0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)divider;
 80063a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	60da      	str	r2, [r3, #12]
}
 80063aa:	bf00      	nop
 80063ac:	3728      	adds	r7, #40	; 0x28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	efffe9f3 	.word	0xefffe9f3
 80063b8:	00f42400 	.word	0x00f42400

080063bc <USART_ClockInit>:
  *         structure that contains the configuration information for the specified 
  *         USART peripheral.  
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80063c6:	2300      	movs	r3, #0
 80063c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CLOCK(USART_ClockInitStruct->USART_Clock));
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA, LBCL and SSM bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80063d6:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	431a      	orrs	r2, r3
                       USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
  /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80063e6:	431a      	orrs	r2, r3
                       USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit);
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	4313      	orrs	r3, r2
  /* Configure the USART Clock, CPOL, CPHA, LastBit and SSM ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)(USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
                       USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit);
  /* Write to USART CR2 */
  USARTx->CR2 = tmpreg;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	605a      	str	r2, [r3, #4]
}
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop

08006408 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	605a      	str	r2, [r3, #4]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	609a      	str	r2, [r3, #8]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	60da      	str	r2, [r3, #12]
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006440:	78fb      	ldrb	r3, [r7, #3]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d006      	beq.n	8006454 <USART_Cmd+0x20>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f043 0201 	orr.w	r2, r3, #1
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
  }
}
 8006452:	e005      	b.n	8006460 <USART_Cmd+0x2c>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint32_t)~((uint32_t)USART_CR1_UE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f023 0201 	bic.w	r2, r3, #1
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	601a      	str	r2, [r3, #0]
  }
}
 8006460:	bf00      	nop
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <USART_SendData>:
  * @note   USART2 is not available for STM32F031 devices.  
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	460b      	mov	r3, r1
 8006476:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)USART_TDR_TDR);
 8006478:	887b      	ldrh	r3, [r7, #2]
 800647a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006482:	bf00      	nop
 8006484:	370c      	adds	r7, #12
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop

08006490 <USART_ReceiveData>:
  * @note   USART3 and USART4 are available only for STM32F072 devices.
  * @note   USART2 is not available for STM32F031 devices.   
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->RDR & (uint16_t)USART_RDR_RDR);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649c:	b29b      	uxth	r3, r3
 800649e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a2:	b29b      	uxth	r3, r3
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:  Framing Error flag.
  *            @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80064ba:	2300      	movs	r3, #0
 80064bc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	69da      	ldr	r2, [r3, #28]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	4013      	ands	r3, r2
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 80064ca:	2301      	movs	r3, #1
 80064cc:	73fb      	strb	r3, [r7, #15]
 80064ce:	e001      	b.n	80064d4 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80064d0:	2300      	movs	r3, #0
 80064d2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3714      	adds	r7, #20
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop

080064e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f103 0208 	add.w	r2, r3, #8
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f04f 32ff 	mov.w	r2, #4294967295
 80064fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f103 0208 	add.w	r2, r3, #8
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f103 0208 	add.w	r2, r3, #8
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006532:	bf00      	nop
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop

08006540 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	689a      	ldr	r2, [r3, #8]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	683a      	ldr	r2, [r7, #0]
 8006564:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	1c5a      	adds	r2, r3, #1
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	601a      	str	r2, [r3, #0]
}
 800657c:	bf00      	nop
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659e:	d103      	bne.n	80065a8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	60fb      	str	r3, [r7, #12]
 80065a6:	e00c      	b.n	80065c2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	3308      	adds	r3, #8
 80065ac:	60fb      	str	r3, [r7, #12]
 80065ae:	e002      	b.n	80065b6 <vListInsert+0x2e>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	60fb      	str	r3, [r7, #12]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d9f6      	bls.n	80065b0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	683a      	ldr	r2, [r7, #0]
 80065dc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	601a      	str	r2, [r3, #0]
}
 80065ee:	bf00      	nop
 80065f0:	3714      	adds	r7, #20
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop

080065fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6892      	ldr	r2, [r2, #8]
 8006612:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	6852      	ldr	r2, [r2, #4]
 800661c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	429a      	cmp	r2, r3
 8006626:	d103      	bne.n	8006630 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689a      	ldr	r2, [r3, #8]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	1e5a      	subs	r2, r3, #1
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	3b04      	subs	r3, #4
 8006660:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006668:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	3b04      	subs	r3, #4
 800666e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	3b04      	subs	r3, #4
 800667a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800667c:	4a0c      	ldr	r2, [pc, #48]	; (80066b0 <pxPortInitialiseStack+0x60>)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	3b14      	subs	r3, #20
 8006686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	3b04      	subs	r3, #4
 8006692:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f06f 0202 	mvn.w	r2, #2
 800669a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	3b20      	subs	r3, #32
 80066a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066a2:	68fb      	ldr	r3, [r7, #12]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	080066b5 	.word	0x080066b5

080066b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066ba:	4b0b      	ldr	r3, [pc, #44]	; (80066e8 <prvTaskExitError+0x34>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c2:	d004      	beq.n	80066ce <prvTaskExitError+0x1a>
 80066c4:	4909      	ldr	r1, [pc, #36]	; (80066ec <prvTaskExitError+0x38>)
 80066c6:	f240 1001 	movw	r0, #257	; 0x101
 80066ca:	f7fa fefd 	bl	80014c8 <vAssertCalled>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80066ce:	f04f 0340 	mov.w	r3, #64	; 0x40
 80066d2:	b672      	cpsid	i
 80066d4:	f383 8811 	msr	BASEPRI, r3
 80066d8:	f3bf 8f6f 	isb	sy
 80066dc:	f3bf 8f4f 	dsb	sy
 80066e0:	b662      	cpsie	i
 80066e2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80066e4:	e7fe      	b.n	80066e4 <prvTaskExitError+0x30>
 80066e6:	bf00      	nop
 80066e8:	20010010 	.word	0x20010010
 80066ec:	0800d25c 	.word	0x0800d25c

080066f0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066f0:	4b06      	ldr	r3, [pc, #24]	; (800670c <pxCurrentTCBConst2>)
 80066f2:	6819      	ldr	r1, [r3, #0]
 80066f4:	6808      	ldr	r0, [r1, #0]
 80066f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066fa:	f380 8809 	msr	PSP, r0
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f04f 0000 	mov.w	r0, #0
 8006706:	f380 8811 	msr	BASEPRI, r0
 800670a:	4770      	bx	lr

0800670c <pxCurrentTCBConst2>:
 800670c:	20014454 	.word	0x20014454
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006710:	bf00      	nop
 8006712:	bf00      	nop

08006714 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006714:	4806      	ldr	r0, [pc, #24]	; (8006730 <prvPortStartFirstTask+0x1c>)
 8006716:	6800      	ldr	r0, [r0, #0]
 8006718:	6800      	ldr	r0, [r0, #0]
 800671a:	f380 8808 	msr	MSP, r0
 800671e:	b662      	cpsie	i
 8006720:	b661      	cpsie	f
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	df00      	svc	0
 800672c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800672e:	bf00      	nop
 8006730:	e000ed08 	.word	0xe000ed08

08006734 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800673a:	4b2c      	ldr	r3, [pc, #176]	; (80067ec <xPortStartScheduler+0xb8>)
 800673c:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	b2db      	uxtb	r3, r3
 8006744:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	22ff      	movs	r2, #255	; 0xff
 800674a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006754:	79fb      	ldrb	r3, [r7, #7]
 8006756:	b2db      	uxtb	r3, r3
 8006758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675c:	b2da      	uxtb	r2, r3
 800675e:	4b24      	ldr	r3, [pc, #144]	; (80067f0 <xPortStartScheduler+0xbc>)
 8006760:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006762:	4b24      	ldr	r3, [pc, #144]	; (80067f4 <xPortStartScheduler+0xc0>)
 8006764:	2207      	movs	r2, #7
 8006766:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006768:	e009      	b.n	800677e <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800676a:	4b22      	ldr	r3, [pc, #136]	; (80067f4 <xPortStartScheduler+0xc0>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	3b01      	subs	r3, #1
 8006770:	4a20      	ldr	r2, [pc, #128]	; (80067f4 <xPortStartScheduler+0xc0>)
 8006772:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	b2db      	uxtb	r3, r3
 8006778:	005b      	lsls	r3, r3, #1
 800677a:	b2db      	uxtb	r3, r3
 800677c:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800677e:	79fb      	ldrb	r3, [r7, #7]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	b25b      	sxtb	r3, r3
 8006784:	2b00      	cmp	r3, #0
 8006786:	dbf0      	blt.n	800676a <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006788:	4b1a      	ldr	r3, [pc, #104]	; (80067f4 <xPortStartScheduler+0xc0>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	021b      	lsls	r3, r3, #8
 800678e:	4a19      	ldr	r2, [pc, #100]	; (80067f4 <xPortStartScheduler+0xc0>)
 8006790:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006792:	4b18      	ldr	r3, [pc, #96]	; (80067f4 <xPortStartScheduler+0xc0>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800679a:	4a16      	ldr	r2, [pc, #88]	; (80067f4 <xPortStartScheduler+0xc0>)
 800679c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80067a6:	4a14      	ldr	r2, [pc, #80]	; (80067f8 <xPortStartScheduler+0xc4>)
 80067a8:	4b13      	ldr	r3, [pc, #76]	; (80067f8 <xPortStartScheduler+0xc4>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80067b2:	4a11      	ldr	r2, [pc, #68]	; (80067f8 <xPortStartScheduler+0xc4>)
 80067b4:	4b10      	ldr	r3, [pc, #64]	; (80067f8 <xPortStartScheduler+0xc4>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80067bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80067be:	f000 f8c9 	bl	8006954 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80067c2:	4b0e      	ldr	r3, [pc, #56]	; (80067fc <xPortStartScheduler+0xc8>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80067c8:	f000 f8e0 	bl	800698c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80067cc:	4a0c      	ldr	r2, [pc, #48]	; (8006800 <xPortStartScheduler+0xcc>)
 80067ce:	4b0c      	ldr	r3, [pc, #48]	; (8006800 <xPortStartScheduler+0xcc>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80067d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80067d8:	f7ff ff9c 	bl	8006714 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80067dc:	f7ff ff6a 	bl	80066b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	e000e400 	.word	0xe000e400
 80067f0:	20010834 	.word	0x20010834
 80067f4:	20010838 	.word	0x20010838
 80067f8:	e000ed20 	.word	0xe000ed20
 80067fc:	20010010 	.word	0x20010010
 8006800:	e000ef34 	.word	0xe000ef34

08006804 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	f04f 0340 	mov.w	r3, #64	; 0x40
 800680e:	b672      	cpsid	i
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	b662      	cpsie	i
 800681e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006820:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <vPortEnterCritical+0x4c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3301      	adds	r3, #1
 8006826:	4a0a      	ldr	r2, [pc, #40]	; (8006850 <vPortEnterCritical+0x4c>)
 8006828:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800682a:	4b09      	ldr	r3, [pc, #36]	; (8006850 <vPortEnterCritical+0x4c>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b01      	cmp	r3, #1
 8006830:	d109      	bne.n	8006846 <vPortEnterCritical+0x42>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006832:	4b08      	ldr	r3, [pc, #32]	; (8006854 <vPortEnterCritical+0x50>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b00      	cmp	r3, #0
 800683a:	d004      	beq.n	8006846 <vPortEnterCritical+0x42>
 800683c:	4906      	ldr	r1, [pc, #24]	; (8006858 <vPortEnterCritical+0x54>)
 800683e:	f240 1093 	movw	r0, #403	; 0x193
 8006842:	f7fa fe41 	bl	80014c8 <vAssertCalled>
	}
}
 8006846:	bf00      	nop
 8006848:	3708      	adds	r7, #8
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	20010010 	.word	0x20010010
 8006854:	e000ed04 	.word	0xe000ed04
 8006858:	0800d25c 	.word	0x0800d25c

0800685c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006862:	4b0d      	ldr	r3, [pc, #52]	; (8006898 <vPortExitCritical+0x3c>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d104      	bne.n	8006874 <vPortExitCritical+0x18>
 800686a:	490c      	ldr	r1, [pc, #48]	; (800689c <vPortExitCritical+0x40>)
 800686c:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8006870:	f7fa fe2a 	bl	80014c8 <vAssertCalled>
	uxCriticalNesting--;
 8006874:	4b08      	ldr	r3, [pc, #32]	; (8006898 <vPortExitCritical+0x3c>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3b01      	subs	r3, #1
 800687a:	4a07      	ldr	r2, [pc, #28]	; (8006898 <vPortExitCritical+0x3c>)
 800687c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800687e:	4b06      	ldr	r3, [pc, #24]	; (8006898 <vPortExitCritical+0x3c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d104      	bne.n	8006890 <vPortExitCritical+0x34>
 8006886:	2300      	movs	r3, #0
 8006888:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006890:	bf00      	nop
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	20010010 	.word	0x20010010
 800689c:	0800d25c 	.word	0x0800d25c

080068a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80068a0:	f3ef 8009 	mrs	r0, PSP
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	4b15      	ldr	r3, [pc, #84]	; (8006900 <pxCurrentTCBConst>)
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	f01e 0f10 	tst.w	lr, #16
 80068b0:	bf08      	it	eq
 80068b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80068b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ba:	6010      	str	r0, [r2, #0]
 80068bc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80068c0:	f04f 0040 	mov.w	r0, #64	; 0x40
 80068c4:	b672      	cpsid	i
 80068c6:	f380 8811 	msr	BASEPRI, r0
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	f3bf 8f6f 	isb	sy
 80068d2:	b662      	cpsie	i
 80068d4:	f001 fb5c 	bl	8007f90 <vTaskSwitchContext>
 80068d8:	f04f 0000 	mov.w	r0, #0
 80068dc:	f380 8811 	msr	BASEPRI, r0
 80068e0:	bc08      	pop	{r3}
 80068e2:	6819      	ldr	r1, [r3, #0]
 80068e4:	6808      	ldr	r0, [r1, #0]
 80068e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ea:	f01e 0f10 	tst.w	lr, #16
 80068ee:	bf08      	it	eq
 80068f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80068f4:	f380 8809 	msr	PSP, r0
 80068f8:	f3bf 8f6f 	isb	sy
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop

08006900 <pxCurrentTCBConst>:
 8006900:	20014454 	.word	0x20014454
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006904:	bf00      	nop
 8006906:	bf00      	nop

08006908 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800690e:	f3ef 8211 	mrs	r2, BASEPRI
 8006912:	f04f 0340 	mov.w	r3, #64	; 0x40
 8006916:	b672      	cpsid	i
 8006918:	f383 8811 	msr	BASEPRI, r3
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f3bf 8f4f 	dsb	sy
 8006924:	b662      	cpsie	i
 8006926:	60ba      	str	r2, [r7, #8]
 8006928:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800692a:	f001 fa77 	bl	8007e1c <xTaskIncrementTick>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d003      	beq.n	800693c <SysTick_Handler+0x34>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006934:	4b06      	ldr	r3, [pc, #24]	; (8006950 <SysTick_Handler+0x48>)
 8006936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800693a:	601a      	str	r2, [r3, #0]
 800693c:	2300      	movs	r3, #0
 800693e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 8006946:	bf00      	nop
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	e000ed04 	.word	0xe000ed04

08006954 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006954:	b480      	push	{r7}
 8006956:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006958:	4a08      	ldr	r2, [pc, #32]	; (800697c <vPortSetupTimerInterrupt+0x28>)
 800695a:	4b09      	ldr	r3, [pc, #36]	; (8006980 <vPortSetupTimerInterrupt+0x2c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4909      	ldr	r1, [pc, #36]	; (8006984 <vPortSetupTimerInterrupt+0x30>)
 8006960:	fba1 1303 	umull	r1, r3, r1, r3
 8006964:	099b      	lsrs	r3, r3, #6
 8006966:	3b01      	subs	r3, #1
 8006968:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800696a:	4b07      	ldr	r3, [pc, #28]	; (8006988 <vPortSetupTimerInterrupt+0x34>)
 800696c:	2207      	movs	r2, #7
 800696e:	601a      	str	r2, [r3, #0]
}
 8006970:	bf00      	nop
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	e000e014 	.word	0xe000e014
 8006980:	20010020 	.word	0x20010020
 8006984:	10624dd3 	.word	0x10624dd3
 8006988:	e000e010 	.word	0xe000e010

0800698c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800698c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800699c <vPortEnableVFP+0x10>
 8006990:	6801      	ldr	r1, [r0, #0]
 8006992:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006996:	6001      	str	r1, [r0, #0]
 8006998:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800699a:	bf00      	nop
 800699c:	e000ed88 	.word	0xe000ed88

080069a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80069a6:	f3ef 8305 	mrs	r3, IPSR
 80069aa:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b0f      	cmp	r3, #15
 80069b0:	d90e      	bls.n	80069d0 <vPortValidateInterruptPriority+0x30>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80069b2:	4a10      	ldr	r2, [pc, #64]	; (80069f4 <vPortValidateInterruptPriority+0x54>)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4413      	add	r3, r2
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80069bc:	4b0e      	ldr	r3, [pc, #56]	; (80069f8 <vPortValidateInterruptPriority+0x58>)
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	78fa      	ldrb	r2, [r7, #3]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d204      	bcs.n	80069d0 <vPortValidateInterruptPriority+0x30>
 80069c6:	490d      	ldr	r1, [pc, #52]	; (80069fc <vPortValidateInterruptPriority+0x5c>)
 80069c8:	f240 20d6 	movw	r0, #726	; 0x2d6
 80069cc:	f7fa fd7c 	bl	80014c8 <vAssertCalled>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80069d0:	4b0b      	ldr	r3, [pc, #44]	; (8006a00 <vPortValidateInterruptPriority+0x60>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80069d8:	4b0a      	ldr	r3, [pc, #40]	; (8006a04 <vPortValidateInterruptPriority+0x64>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d904      	bls.n	80069ea <vPortValidateInterruptPriority+0x4a>
 80069e0:	4906      	ldr	r1, [pc, #24]	; (80069fc <vPortValidateInterruptPriority+0x5c>)
 80069e2:	f240 20e6 	movw	r0, #742	; 0x2e6
 80069e6:	f7fa fd6f 	bl	80014c8 <vAssertCalled>
	}
 80069ea:	bf00      	nop
 80069ec:	3708      	adds	r7, #8
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	e000e3f0 	.word	0xe000e3f0
 80069f8:	20010834 	.word	0x20010834
 80069fc:	0800d25c 	.word	0x0800d25c
 8006a00:	e000ed0c 	.word	0xe000ed0c
 8006a04:	20010838 	.word	0x20010838

08006a08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b086      	sub	sp, #24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a10:	2300      	movs	r3, #0
 8006a12:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8006a14:	f001 f954 	bl	8007cc0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a18:	4b50      	ldr	r3, [pc, #320]	; (8006b5c <pvPortMalloc+0x154>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a20:	f000 f8f8 	bl	8006c14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a24:	4b4e      	ldr	r3, [pc, #312]	; (8006b60 <pvPortMalloc+0x158>)
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4013      	ands	r3, r2
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d17f      	bne.n	8006b30 <pvPortMalloc+0x128>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d016      	beq.n	8006a64 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 8006a36:	2208      	movs	r2, #8
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00d      	beq.n	8006a64 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f023 0307 	bic.w	r3, r3, #7
 8006a4e:	3308      	adds	r3, #8
 8006a50:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f003 0307 	and.w	r3, r3, #7
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <pvPortMalloc+0x5c>
 8006a5c:	4941      	ldr	r1, [pc, #260]	; (8006b64 <pvPortMalloc+0x15c>)
 8006a5e:	20bb      	movs	r0, #187	; 0xbb
 8006a60:	f7fa fd32 	bl	80014c8 <vAssertCalled>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d062      	beq.n	8006b30 <pvPortMalloc+0x128>
 8006a6a:	4b3f      	ldr	r3, [pc, #252]	; (8006b68 <pvPortMalloc+0x160>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d85d      	bhi.n	8006b30 <pvPortMalloc+0x128>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a74:	4b3d      	ldr	r3, [pc, #244]	; (8006b6c <pvPortMalloc+0x164>)
 8006a76:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8006a78:	4b3c      	ldr	r3, [pc, #240]	; (8006b6c <pvPortMalloc+0x164>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a7e:	e004      	b.n	8006a8a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d203      	bcs.n	8006a9c <pvPortMalloc+0x94>
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1f1      	bne.n	8006a80 <pvPortMalloc+0x78>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a9c:	4b2f      	ldr	r3, [pc, #188]	; (8006b5c <pvPortMalloc+0x154>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d044      	beq.n	8006b30 <pvPortMalloc+0x128>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2208      	movs	r2, #8
 8006aac:	4413      	add	r3, r2
 8006aae:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	1ad2      	subs	r2, r2, r3
 8006ac0:	2308      	movs	r3, #8
 8006ac2:	005b      	lsls	r3, r3, #1
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d918      	bls.n	8006afa <pvPortMalloc+0xf2>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4413      	add	r3, r2
 8006ace:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 0307 	and.w	r3, r3, #7
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d003      	beq.n	8006ae2 <pvPortMalloc+0xda>
 8006ada:	4922      	ldr	r1, [pc, #136]	; (8006b64 <pvPortMalloc+0x15c>)
 8006adc:	20e8      	movs	r0, #232	; 0xe8
 8006ade:	f7fa fcf3 	bl	80014c8 <vAssertCalled>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	1ad2      	subs	r2, r2, r3
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006af4:	68b8      	ldr	r0, [r7, #8]
 8006af6:	f000 f8ef 	bl	8006cd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006afa:	4b1b      	ldr	r3, [pc, #108]	; (8006b68 <pvPortMalloc+0x160>)
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	4a18      	ldr	r2, [pc, #96]	; (8006b68 <pvPortMalloc+0x160>)
 8006b06:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b08:	4b17      	ldr	r3, [pc, #92]	; (8006b68 <pvPortMalloc+0x160>)
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	4b18      	ldr	r3, [pc, #96]	; (8006b70 <pvPortMalloc+0x168>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d203      	bcs.n	8006b1c <pvPortMalloc+0x114>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b14:	4b14      	ldr	r3, [pc, #80]	; (8006b68 <pvPortMalloc+0x160>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a15      	ldr	r2, [pc, #84]	; (8006b70 <pvPortMalloc+0x168>)
 8006b1a:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	4b0f      	ldr	r3, [pc, #60]	; (8006b60 <pvPortMalloc+0x158>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	431a      	orrs	r2, r3
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b30:	f001 f8d4 	bl	8007cdc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <pvPortMalloc+0x136>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8006b3a:	f7fa fcab 	bl	8001494 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f003 0307 	and.w	r3, r3, #7
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d004      	beq.n	8006b52 <pvPortMalloc+0x14a>
 8006b48:	4906      	ldr	r1, [pc, #24]	; (8006b64 <pvPortMalloc+0x15c>)
 8006b4a:	f44f 7094 	mov.w	r0, #296	; 0x128
 8006b4e:	f7fa fcbb 	bl	80014c8 <vAssertCalled>
	return pvReturn;
 8006b52:	68fb      	ldr	r3, [r7, #12]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3718      	adds	r7, #24
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	20014444 	.word	0x20014444
 8006b60:	20014450 	.word	0x20014450
 8006b64:	0800d290 	.word	0x0800d290
 8006b68:	20014448 	.word	0x20014448
 8006b6c:	2001443c 	.word	0x2001443c
 8006b70:	2001444c 	.word	0x2001444c

08006b74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d03c      	beq.n	8006c00 <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b86:	2308      	movs	r3, #8
 8006b88:	425b      	negs	r3, r3
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	4b1b      	ldr	r3, [pc, #108]	; (8006c08 <vPortFree+0x94>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d104      	bne.n	8006bac <vPortFree+0x38>
 8006ba2:	491a      	ldr	r1, [pc, #104]	; (8006c0c <vPortFree+0x98>)
 8006ba4:	f44f 709e 	mov.w	r0, #316	; 0x13c
 8006ba8:	f7fa fc8e 	bl	80014c8 <vAssertCalled>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d004      	beq.n	8006bbe <vPortFree+0x4a>
 8006bb4:	4915      	ldr	r1, [pc, #84]	; (8006c0c <vPortFree+0x98>)
 8006bb6:	f240 103d 	movw	r0, #317	; 0x13d
 8006bba:	f7fa fc85 	bl	80014c8 <vAssertCalled>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	4b11      	ldr	r3, [pc, #68]	; (8006c08 <vPortFree+0x94>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d019      	beq.n	8006c00 <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d115      	bne.n	8006c00 <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	4b0b      	ldr	r3, [pc, #44]	; (8006c08 <vPortFree+0x94>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	43db      	mvns	r3, r3
 8006bde:	401a      	ands	r2, r3
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006be4:	f001 f86c 	bl	8007cc0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	685a      	ldr	r2, [r3, #4]
 8006bec:	4b08      	ldr	r3, [pc, #32]	; (8006c10 <vPortFree+0x9c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	4a07      	ldr	r2, [pc, #28]	; (8006c10 <vPortFree+0x9c>)
 8006bf4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006bf6:	68b8      	ldr	r0, [r7, #8]
 8006bf8:	f000 f86e 	bl	8006cd8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006bfc:	f001 f86e 	bl	8007cdc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c00:	bf00      	nop
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	20014450 	.word	0x20014450
 8006c0c:	0800d290 	.word	0x0800d290
 8006c10:	20014448 	.word	0x20014448

08006c14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c14:	b480      	push	{r7}
 8006c16:	b085      	sub	sp, #20
 8006c18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006c1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c20:	4b27      	ldr	r3, [pc, #156]	; (8006cc0 <prvHeapInit+0xac>)
 8006c22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f003 0307 	and.w	r3, r3, #7
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00c      	beq.n	8006c48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	3307      	adds	r3, #7
 8006c32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f023 0307 	bic.w	r3, r3, #7
 8006c3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	4a1f      	ldr	r2, [pc, #124]	; (8006cc0 <prvHeapInit+0xac>)
 8006c44:	4413      	add	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c4c:	4a1d      	ldr	r2, [pc, #116]	; (8006cc4 <prvHeapInit+0xb0>)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c52:	4b1c      	ldr	r3, [pc, #112]	; (8006cc4 <prvHeapInit+0xb0>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c60:	2208      	movs	r2, #8
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	1a9b      	subs	r3, r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0307 	bic.w	r3, r3, #7
 8006c6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4a15      	ldr	r2, [pc, #84]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c76:	4b14      	ldr	r3, [pc, #80]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c7e:	4b12      	ldr	r3, [pc, #72]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	1ad2      	subs	r2, r2, r3
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c94:	4b0c      	ldr	r3, [pc, #48]	; (8006cc8 <prvHeapInit+0xb4>)
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	4a0a      	ldr	r2, [pc, #40]	; (8006ccc <prvHeapInit+0xb8>)
 8006ca2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	4a09      	ldr	r2, [pc, #36]	; (8006cd0 <prvHeapInit+0xbc>)
 8006caa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006cac:	4b09      	ldr	r3, [pc, #36]	; (8006cd4 <prvHeapInit+0xc0>)
 8006cae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006cb2:	601a      	str	r2, [r3, #0]
}
 8006cb4:	bf00      	nop
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	2001083c 	.word	0x2001083c
 8006cc4:	2001443c 	.word	0x2001443c
 8006cc8:	20014444 	.word	0x20014444
 8006ccc:	2001444c 	.word	0x2001444c
 8006cd0:	20014448 	.word	0x20014448
 8006cd4:	20014450 	.word	0x20014450

08006cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ce0:	4b28      	ldr	r3, [pc, #160]	; (8006d84 <prvInsertBlockIntoFreeList+0xac>)
 8006ce2:	60fb      	str	r3, [r7, #12]
 8006ce4:	e002      	b.n	8006cec <prvInsertBlockIntoFreeList+0x14>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d3f7      	bcc.n	8006ce6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	441a      	add	r2, r3
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d108      	bne.n	8006d1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	441a      	add	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	441a      	add	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d118      	bne.n	8006d60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	4b15      	ldr	r3, [pc, #84]	; (8006d88 <prvInsertBlockIntoFreeList+0xb0>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d00d      	beq.n	8006d56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685a      	ldr	r2, [r3, #4]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	441a      	add	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	601a      	str	r2, [r3, #0]
 8006d54:	e008      	b.n	8006d68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d56:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <prvInsertBlockIntoFreeList+0xb0>)
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	e003      	b.n	8006d68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d002      	beq.n	8006d76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d76:	bf00      	nop
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr
 8006d82:	bf00      	nop
 8006d84:	2001443c 	.word	0x2001443c
 8006d88:	20014444 	.word	0x20014444

08006d8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <xQueueGenericReset+0x1e>
 8006da0:	492a      	ldr	r1, [pc, #168]	; (8006e4c <xQueueGenericReset+0xc0>)
 8006da2:	f44f 7084 	mov.w	r0, #264	; 0x108
 8006da6:	f7fa fb8f 	bl	80014c8 <vAssertCalled>

	taskENTER_CRITICAL();
 8006daa:	f7ff fd2b 	bl	8006804 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db6:	68f9      	ldr	r1, [r7, #12]
 8006db8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006dba:	fb01 f303 	mul.w	r3, r1, r3
 8006dbe:	441a      	add	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	68f9      	ldr	r1, [r7, #12]
 8006dde:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006de0:	fb01 f303 	mul.w	r3, r1, r3
 8006de4:	441a      	add	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f04f 32ff 	mov.w	r2, #4294967295
 8006df0:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f04f 32ff 	mov.w	r2, #4294967295
 8006df8:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d114      	bne.n	8006e2a <xQueueGenericReset+0x9e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d01a      	beq.n	8006e3e <xQueueGenericReset+0xb2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	3310      	adds	r3, #16
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f001 f9d3 	bl	80081b8 <xTaskRemoveFromEventList>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d112      	bne.n	8006e3e <xQueueGenericReset+0xb2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006e18:	4b0d      	ldr	r3, [pc, #52]	; (8006e50 <xQueueGenericReset+0xc4>)
 8006e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	e009      	b.n	8006e3e <xQueueGenericReset+0xb2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	3310      	adds	r3, #16
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7ff fb58 	bl	80064e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	3324      	adds	r3, #36	; 0x24
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7ff fb53 	bl	80064e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e3e:	f7ff fd0d 	bl	800685c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e42:	2301      	movs	r3, #1
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	0800d2bc 	.word	0x0800d2bc
 8006e50:	e000ed04 	.word	0xe000ed04

08006e54 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b088      	sub	sp, #32
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	4613      	mov	r3, r2
 8006e60:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
 8006e62:	2300      	movs	r3, #0
 8006e64:	61bb      	str	r3, [r7, #24]

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d104      	bne.n	8006e76 <xQueueGenericCreate+0x22>
 8006e6c:	4922      	ldr	r1, [pc, #136]	; (8006ef8 <xQueueGenericCreate+0xa4>)
 8006e6e:	f240 1043 	movw	r0, #323	; 0x143
 8006e72:	f7fa fb29 	bl	80014c8 <vAssertCalled>

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d102      	bne.n	8006e82 <xQueueGenericCreate+0x2e>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	61fb      	str	r3, [r7, #28]
 8006e80:	e005      	b.n	8006e8e <xQueueGenericCreate+0x3a>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	fb02 f303 	mul.w	r3, r2, r3
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	61fb      	str	r3, [r7, #28]
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	3358      	adds	r3, #88	; 0x58
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff fdb8 	bl	8006a08 <pvPortMalloc>
 8006e98:	6178      	str	r0, [r7, #20]

	if( pxNewQueue != NULL )
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d01e      	beq.n	8006ede <xQueueGenericCreate+0x8a>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <xQueueGenericCreate+0x5a>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	e004      	b.n	8006eb8 <xQueueGenericCreate+0x64>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	68ba      	ldr	r2, [r7, #8]
 8006ec2:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006ec4:	2101      	movs	r1, #1
 8006ec6:	6978      	ldr	r0, [r7, #20]
 8006ec8:	f7ff ff60 	bl	8006d8c <xQueueGenericReset>

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	79fa      	ldrb	r2, [r7, #7]
 8006ed0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	61bb      	str	r3, [r7, #24]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d104      	bne.n	8006eee <xQueueGenericCreate+0x9a>
 8006ee4:	4904      	ldr	r1, [pc, #16]	; (8006ef8 <xQueueGenericCreate+0xa4>)
 8006ee6:	f240 107f 	movw	r0, #383	; 0x17f
 8006eea:	f7fa faed 	bl	80014c8 <vAssertCalled>

	return xReturn;
 8006eee:	69bb      	ldr	r3, [r7, #24]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3720      	adds	r7, #32
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	0800d2bc 	.word	0x0800d2bc

08006efc <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	4603      	mov	r3, r0
 8006f04:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
 8006f06:	2058      	movs	r0, #88	; 0x58
 8006f08:	f7ff fd7e 	bl	8006a08 <pvPortMalloc>
 8006f0c:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d033      	beq.n	8006f7c <xQueueCreateMutex+0x80>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2200      	movs	r2, #0
 8006f18:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	609a      	str	r2, [r3, #8]
			pxNewQueue->u.pcReadFrom = NULL;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2201      	movs	r2, #1
 8006f36:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f04f 32ff 	mov.w	r2, #4294967295
 8006f44:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4c:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	79fa      	ldrb	r2, [r7, #7]
 8006f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif

			#if ( configUSE_QUEUE_SETS == 1 )
			{
				pxNewQueue->pxQueueSetContainer = NULL;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	655a      	str	r2, [r3, #84]	; 0x54
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	3310      	adds	r3, #16
 8006f60:	4618      	mov	r0, r3
 8006f62:	f7ff fabf 	bl	80064e4 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	3324      	adds	r3, #36	; 0x24
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f7ff faba 	bl	80064e4 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006f70:	2300      	movs	r3, #0
 8006f72:	2200      	movs	r2, #0
 8006f74:	2100      	movs	r1, #0
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f000 f806 	bl	8006f88 <xQueueGenericSend>
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		return pxNewQueue;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
	}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop

08006f88 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08a      	sub	sp, #40	; 0x28
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	607a      	str	r2, [r7, #4]
 8006f94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006f96:	2300      	movs	r3, #0
 8006f98:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8006f9e:	6a3b      	ldr	r3, [r7, #32]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d104      	bne.n	8006fae <xQueueGenericSend+0x26>
 8006fa4:	4971      	ldr	r1, [pc, #452]	; (800716c <xQueueGenericSend+0x1e4>)
 8006fa6:	f240 2067 	movw	r0, #615	; 0x267
 8006faa:	f7fa fa8d 	bl	80014c8 <vAssertCalled>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d103      	bne.n	8006fbc <xQueueGenericSend+0x34>
 8006fb4:	6a3b      	ldr	r3, [r7, #32]
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d101      	bne.n	8006fc0 <xQueueGenericSend+0x38>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <xQueueGenericSend+0x3a>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d104      	bne.n	8006fd0 <xQueueGenericSend+0x48>
 8006fc6:	4969      	ldr	r1, [pc, #420]	; (800716c <xQueueGenericSend+0x1e4>)
 8006fc8:	f44f 701a 	mov.w	r0, #616	; 0x268
 8006fcc:	f7fa fa7c 	bl	80014c8 <vAssertCalled>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d103      	bne.n	8006fde <xQueueGenericSend+0x56>
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d101      	bne.n	8006fe2 <xQueueGenericSend+0x5a>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e000      	b.n	8006fe4 <xQueueGenericSend+0x5c>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d104      	bne.n	8006ff2 <xQueueGenericSend+0x6a>
 8006fe8:	4960      	ldr	r1, [pc, #384]	; (800716c <xQueueGenericSend+0x1e4>)
 8006fea:	f240 2069 	movw	r0, #617	; 0x269
 8006fee:	f7fa fa6b 	bl	80014c8 <vAssertCalled>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ff2:	f001 fb49 	bl	8008688 <xTaskGetSchedulerState>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d102      	bne.n	8007002 <xQueueGenericSend+0x7a>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d101      	bne.n	8007006 <xQueueGenericSend+0x7e>
 8007002:	2301      	movs	r3, #1
 8007004:	e000      	b.n	8007008 <xQueueGenericSend+0x80>
 8007006:	2300      	movs	r3, #0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d104      	bne.n	8007016 <xQueueGenericSend+0x8e>
 800700c:	4957      	ldr	r1, [pc, #348]	; (800716c <xQueueGenericSend+0x1e4>)
 800700e:	f44f 701b 	mov.w	r0, #620	; 0x26c
 8007012:	f7fa fa59 	bl	80014c8 <vAssertCalled>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007016:	f7ff fbf5 	bl	8006804 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800701a:	6a3b      	ldr	r3, [r7, #32]
 800701c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800701e:	6a3b      	ldr	r3, [r7, #32]
 8007020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007022:	429a      	cmp	r2, r3
 8007024:	d302      	bcc.n	800702c <xQueueGenericSend+0xa4>
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	2b02      	cmp	r3, #2
 800702a:	d13d      	bne.n	80070a8 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800702c:	683a      	ldr	r2, [r7, #0]
 800702e:	68b9      	ldr	r1, [r7, #8]
 8007030:	6a38      	ldr	r0, [r7, #32]
 8007032:	f000 fa2b 	bl	800748c <prvCopyDataToQueue>
 8007036:	61f8      	str	r0, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8007038:	6a3b      	ldr	r3, [r7, #32]
 800703a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00f      	beq.n	8007060 <xQueueGenericSend+0xd8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
 8007040:	6839      	ldr	r1, [r7, #0]
 8007042:	6a38      	ldr	r0, [r7, #32]
 8007044:	f000 fb92 	bl	800776c <prvNotifyQueueSetContainer>
 8007048:	4603      	mov	r3, r0
 800704a:	2b01      	cmp	r3, #1
 800704c:	d128      	bne.n	80070a0 <xQueueGenericSend+0x118>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800704e:	4b48      	ldr	r3, [pc, #288]	; (8007170 <xQueueGenericSend+0x1e8>)
 8007050:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	f3bf 8f4f 	dsb	sy
 800705a:	f3bf 8f6f 	isb	sy
 800705e:	e01f      	b.n	80070a0 <xQueueGenericSend+0x118>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007064:	2b00      	cmp	r3, #0
 8007066:	d010      	beq.n	800708a <xQueueGenericSend+0x102>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8007068:	6a3b      	ldr	r3, [r7, #32]
 800706a:	3324      	adds	r3, #36	; 0x24
 800706c:	4618      	mov	r0, r3
 800706e:	f001 f8a3 	bl	80081b8 <xTaskRemoveFromEventList>
 8007072:	4603      	mov	r3, r0
 8007074:	2b01      	cmp	r3, #1
 8007076:	d113      	bne.n	80070a0 <xQueueGenericSend+0x118>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8007078:	4b3d      	ldr	r3, [pc, #244]	; (8007170 <xQueueGenericSend+0x1e8>)
 800707a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800707e:	601a      	str	r2, [r3, #0]
 8007080:	f3bf 8f4f 	dsb	sy
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	e00a      	b.n	80070a0 <xQueueGenericSend+0x118>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d007      	beq.n	80070a0 <xQueueGenericSend+0x118>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8007090:	4b37      	ldr	r3, [pc, #220]	; (8007170 <xQueueGenericSend+0x1e8>)
 8007092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007096:	601a      	str	r2, [r3, #0]
 8007098:	f3bf 8f4f 	dsb	sy
 800709c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80070a0:	f7ff fbdc 	bl	800685c <vPortExitCritical>
				return pdPASS;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e05d      	b.n	8007164 <xQueueGenericSend+0x1dc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d103      	bne.n	80070b6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070ae:	f7ff fbd5 	bl	800685c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80070b2:	2300      	movs	r3, #0
 80070b4:	e056      	b.n	8007164 <xQueueGenericSend+0x1dc>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d106      	bne.n	80070ca <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80070bc:	f107 0314 	add.w	r3, r7, #20
 80070c0:	4618      	mov	r0, r3
 80070c2:	f001 f8d7 	bl	8008274 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070c6:	2301      	movs	r3, #1
 80070c8:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070ca:	f7ff fbc7 	bl	800685c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070ce:	f000 fdf7 	bl	8007cc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070d2:	f7ff fb97 	bl	8006804 <vPortEnterCritical>
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070de:	d102      	bne.n	80070e6 <xQueueGenericSend+0x15e>
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	2200      	movs	r2, #0
 80070e4:	645a      	str	r2, [r3, #68]	; 0x44
 80070e6:	6a3b      	ldr	r3, [r7, #32]
 80070e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ee:	d102      	bne.n	80070f6 <xQueueGenericSend+0x16e>
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	2200      	movs	r2, #0
 80070f4:	649a      	str	r2, [r3, #72]	; 0x48
 80070f6:	f7ff fbb1 	bl	800685c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070fa:	1d3a      	adds	r2, r7, #4
 80070fc:	f107 0314 	add.w	r3, r7, #20
 8007100:	4611      	mov	r1, r2
 8007102:	4618      	mov	r0, r3
 8007104:	f001 f8d4 	bl	80082b0 <xTaskCheckForTimeOut>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d124      	bne.n	8007158 <xQueueGenericSend+0x1d0>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800710e:	6a38      	ldr	r0, [r7, #32]
 8007110:	f000 fabe 	bl	8007690 <prvIsQueueFull>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d018      	beq.n	800714c <xQueueGenericSend+0x1c4>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800711a:	6a3b      	ldr	r3, [r7, #32]
 800711c:	3310      	adds	r3, #16
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	4611      	mov	r1, r2
 8007122:	4618      	mov	r0, r3
 8007124:	f000 ffb0 	bl	8008088 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007128:	6a38      	ldr	r0, [r7, #32]
 800712a:	f000 fa41 	bl	80075b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800712e:	f000 fdd5 	bl	8007cdc <xTaskResumeAll>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	f47f af6e 	bne.w	8007016 <xQueueGenericSend+0x8e>
				{
					portYIELD_WITHIN_API();
 800713a:	4b0d      	ldr	r3, [pc, #52]	; (8007170 <xQueueGenericSend+0x1e8>)
 800713c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	f3bf 8f6f 	isb	sy
 800714a:	e764      	b.n	8007016 <xQueueGenericSend+0x8e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800714c:	6a38      	ldr	r0, [r7, #32]
 800714e:	f000 fa2f 	bl	80075b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007152:	f000 fdc3 	bl	8007cdc <xTaskResumeAll>
 8007156:	e75e      	b.n	8007016 <xQueueGenericSend+0x8e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007158:	6a38      	ldr	r0, [r7, #32]
 800715a:	f000 fa29 	bl	80075b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800715e:	f000 fdbd 	bl	8007cdc <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007162:	2300      	movs	r3, #0
		}
	}
}
 8007164:	4618      	mov	r0, r3
 8007166:	3728      	adds	r7, #40	; 0x28
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	0800d2bc 	.word	0x0800d2bc
 8007170:	e000ed04 	.word	0xe000ed04

08007174 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b08a      	sub	sp, #40	; 0x28
 8007178:	af00      	add	r7, sp, #0
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	607a      	str	r2, [r7, #4]
 8007180:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d104      	bne.n	8007196 <xQueueGenericSendFromISR+0x22>
 800718c:	4942      	ldr	r1, [pc, #264]	; (8007298 <xQueueGenericSendFromISR+0x124>)
 800718e:	f240 4024 	movw	r0, #1060	; 0x424
 8007192:	f7fa f999 	bl	80014c8 <vAssertCalled>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d103      	bne.n	80071a4 <xQueueGenericSendFromISR+0x30>
 800719c:	6a3b      	ldr	r3, [r7, #32]
 800719e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <xQueueGenericSendFromISR+0x34>
 80071a4:	2301      	movs	r3, #1
 80071a6:	e000      	b.n	80071aa <xQueueGenericSendFromISR+0x36>
 80071a8:	2300      	movs	r3, #0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d104      	bne.n	80071b8 <xQueueGenericSendFromISR+0x44>
 80071ae:	493a      	ldr	r1, [pc, #232]	; (8007298 <xQueueGenericSendFromISR+0x124>)
 80071b0:	f240 4025 	movw	r0, #1061	; 0x425
 80071b4:	f7fa f988 	bl	80014c8 <vAssertCalled>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d103      	bne.n	80071c6 <xQueueGenericSendFromISR+0x52>
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d101      	bne.n	80071ca <xQueueGenericSendFromISR+0x56>
 80071c6:	2301      	movs	r3, #1
 80071c8:	e000      	b.n	80071cc <xQueueGenericSendFromISR+0x58>
 80071ca:	2300      	movs	r3, #0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d104      	bne.n	80071da <xQueueGenericSendFromISR+0x66>
 80071d0:	4931      	ldr	r1, [pc, #196]	; (8007298 <xQueueGenericSendFromISR+0x124>)
 80071d2:	f240 4026 	movw	r0, #1062	; 0x426
 80071d6:	f7fa f977 	bl	80014c8 <vAssertCalled>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071da:	f7ff fbe1 	bl	80069a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80071de:	f3ef 8211 	mrs	r2, BASEPRI
 80071e2:	f04f 0340 	mov.w	r3, #64	; 0x40
 80071e6:	b672      	cpsid	i
 80071e8:	f383 8811 	msr	BASEPRI, r3
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	b662      	cpsie	i
 80071f6:	617a      	str	r2, [r7, #20]
 80071f8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80071fa:	697b      	ldr	r3, [r7, #20]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071fc:	61bb      	str	r3, [r7, #24]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007202:	6a3b      	ldr	r3, [r7, #32]
 8007204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007206:	429a      	cmp	r2, r3
 8007208:	d302      	bcc.n	8007210 <xQueueGenericSendFromISR+0x9c>
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	2b02      	cmp	r3, #2
 800720e:	d136      	bne.n	800727e <xQueueGenericSendFromISR+0x10a>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007210:	683a      	ldr	r2, [r7, #0]
 8007212:	68b9      	ldr	r1, [r7, #8]
 8007214:	6a38      	ldr	r0, [r7, #32]
 8007216:	f000 f939 	bl	800748c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800721e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007222:	d124      	bne.n	800726e <xQueueGenericSendFromISR+0xfa>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00d      	beq.n	8007248 <xQueueGenericSendFromISR+0xd4>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
 800722c:	6839      	ldr	r1, [r7, #0]
 800722e:	6a38      	ldr	r0, [r7, #32]
 8007230:	f000 fa9c 	bl	800776c <prvNotifyQueueSetContainer>
 8007234:	4603      	mov	r3, r0
 8007236:	2b01      	cmp	r3, #1
 8007238:	d11e      	bne.n	8007278 <xQueueGenericSendFromISR+0x104>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01b      	beq.n	8007278 <xQueueGenericSendFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	601a      	str	r2, [r3, #0]
 8007246:	e017      	b.n	8007278 <xQueueGenericSendFromISR+0x104>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007248:	6a3b      	ldr	r3, [r7, #32]
 800724a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	d013      	beq.n	8007278 <xQueueGenericSendFromISR+0x104>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007250:	6a3b      	ldr	r3, [r7, #32]
 8007252:	3324      	adds	r3, #36	; 0x24
 8007254:	4618      	mov	r0, r3
 8007256:	f000 ffaf 	bl	80081b8 <xTaskRemoveFromEventList>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d00b      	beq.n	8007278 <xQueueGenericSendFromISR+0x104>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d008      	beq.n	8007278 <xQueueGenericSendFromISR+0x104>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	e004      	b.n	8007278 <xQueueGenericSendFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 800726e:	6a3b      	ldr	r3, [r7, #32]
 8007270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	6a3b      	ldr	r3, [r7, #32]
 8007276:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8007278:	2301      	movs	r3, #1
 800727a:	627b      	str	r3, [r7, #36]	; 0x24
 800727c:	e001      	b.n	8007282 <xQueueGenericSendFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800727e:	2300      	movs	r3, #0
 8007280:	627b      	str	r3, [r7, #36]	; 0x24
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007286:	69fb      	ldr	r3, [r7, #28]
 8007288:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800728c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800728e:	4618      	mov	r0, r3
 8007290:	3728      	adds	r7, #40	; 0x28
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	0800d2bc 	.word	0x0800d2bc

0800729c <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08a      	sub	sp, #40	; 0x28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
 80072a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80072aa:	2300      	movs	r3, #0
 80072ac:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80072b2:	6a3b      	ldr	r3, [r7, #32]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <xQueueGenericReceive+0x26>
 80072b8:	4972      	ldr	r1, [pc, #456]	; (8007484 <xQueueGenericReceive+0x1e8>)
 80072ba:	f240 505b 	movw	r0, #1371	; 0x55b
 80072be:	f7fa f903 	bl	80014c8 <vAssertCalled>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d103      	bne.n	80072d0 <xQueueGenericReceive+0x34>
 80072c8:	6a3b      	ldr	r3, [r7, #32]
 80072ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d101      	bne.n	80072d4 <xQueueGenericReceive+0x38>
 80072d0:	2301      	movs	r3, #1
 80072d2:	e000      	b.n	80072d6 <xQueueGenericReceive+0x3a>
 80072d4:	2300      	movs	r3, #0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d104      	bne.n	80072e4 <xQueueGenericReceive+0x48>
 80072da:	496a      	ldr	r1, [pc, #424]	; (8007484 <xQueueGenericReceive+0x1e8>)
 80072dc:	f240 505c 	movw	r0, #1372	; 0x55c
 80072e0:	f7fa f8f2 	bl	80014c8 <vAssertCalled>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072e4:	f001 f9d0 	bl	8008688 <xTaskGetSchedulerState>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d102      	bne.n	80072f4 <xQueueGenericReceive+0x58>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d101      	bne.n	80072f8 <xQueueGenericReceive+0x5c>
 80072f4:	2301      	movs	r3, #1
 80072f6:	e000      	b.n	80072fa <xQueueGenericReceive+0x5e>
 80072f8:	2300      	movs	r3, #0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d104      	bne.n	8007308 <xQueueGenericReceive+0x6c>
 80072fe:	4961      	ldr	r1, [pc, #388]	; (8007484 <xQueueGenericReceive+0x1e8>)
 8007300:	f240 505f 	movw	r0, #1375	; 0x55f
 8007304:	f7fa f8e0 	bl	80014c8 <vAssertCalled>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007308:	f7ff fa7c 	bl	8006804 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007310:	2b00      	cmp	r3, #0
 8007312:	d047      	beq.n	80073a4 <xQueueGenericReceive+0x108>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8007314:	6a3b      	ldr	r3, [r7, #32]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800731a:	68b9      	ldr	r1, [r7, #8]
 800731c:	6a38      	ldr	r0, [r7, #32]
 800731e:	f000 f921 	bl	8007564 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d122      	bne.n	800736e <xQueueGenericReceive+0xd2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8007328:	6a3b      	ldr	r3, [r7, #32]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	1e5a      	subs	r2, r3, #1
 800732e:	6a3b      	ldr	r3, [r7, #32]
 8007330:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007332:	6a3b      	ldr	r3, [r7, #32]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d104      	bne.n	8007344 <xQueueGenericReceive+0xa8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800733a:	f001 fab5 	bl	80088a8 <pvTaskIncrementMutexHeldCount>
 800733e:	4602      	mov	r2, r0
 8007340:	6a3b      	ldr	r3, [r7, #32]
 8007342:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d027      	beq.n	800739c <xQueueGenericReceive+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	3310      	adds	r3, #16
 8007350:	4618      	mov	r0, r3
 8007352:	f000 ff31 	bl	80081b8 <xTaskRemoveFromEventList>
 8007356:	4603      	mov	r3, r0
 8007358:	2b01      	cmp	r3, #1
 800735a:	d11f      	bne.n	800739c <xQueueGenericReceive+0x100>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800735c:	4b4a      	ldr	r3, [pc, #296]	; (8007488 <xQueueGenericReceive+0x1ec>)
 800735e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007362:	601a      	str	r2, [r3, #0]
 8007364:	f3bf 8f4f 	dsb	sy
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	e016      	b.n	800739c <xQueueGenericReceive+0x100>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800736e:	6a3b      	ldr	r3, [r7, #32]
 8007370:	69fa      	ldr	r2, [r7, #28]
 8007372:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007374:	6a3b      	ldr	r3, [r7, #32]
 8007376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00f      	beq.n	800739c <xQueueGenericReceive+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	3324      	adds	r3, #36	; 0x24
 8007380:	4618      	mov	r0, r3
 8007382:	f000 ff19 	bl	80081b8 <xTaskRemoveFromEventList>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d007      	beq.n	800739c <xQueueGenericReceive+0x100>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800738c:	4b3e      	ldr	r3, [pc, #248]	; (8007488 <xQueueGenericReceive+0x1ec>)
 800738e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007392:	601a      	str	r2, [r3, #0]
 8007394:	f3bf 8f4f 	dsb	sy
 8007398:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800739c:	f7ff fa5e 	bl	800685c <vPortExitCritical>
				return pdPASS;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e06a      	b.n	800747a <xQueueGenericReceive+0x1de>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d103      	bne.n	80073b2 <xQueueGenericReceive+0x116>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80073aa:	f7ff fa57 	bl	800685c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80073ae:	2300      	movs	r3, #0
 80073b0:	e063      	b.n	800747a <xQueueGenericReceive+0x1de>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d106      	bne.n	80073c6 <xQueueGenericReceive+0x12a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80073b8:	f107 0314 	add.w	r3, r7, #20
 80073bc:	4618      	mov	r0, r3
 80073be:	f000 ff59 	bl	8008274 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073c2:	2301      	movs	r3, #1
 80073c4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073c6:	f7ff fa49 	bl	800685c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073ca:	f000 fc79 	bl	8007cc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073ce:	f7ff fa19 	bl	8006804 <vPortEnterCritical>
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073da:	d102      	bne.n	80073e2 <xQueueGenericReceive+0x146>
 80073dc:	6a3b      	ldr	r3, [r7, #32]
 80073de:	2200      	movs	r2, #0
 80073e0:	645a      	str	r2, [r3, #68]	; 0x44
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ea:	d102      	bne.n	80073f2 <xQueueGenericReceive+0x156>
 80073ec:	6a3b      	ldr	r3, [r7, #32]
 80073ee:	2200      	movs	r2, #0
 80073f0:	649a      	str	r2, [r3, #72]	; 0x48
 80073f2:	f7ff fa33 	bl	800685c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073f6:	1d3a      	adds	r2, r7, #4
 80073f8:	f107 0314 	add.w	r3, r7, #20
 80073fc:	4611      	mov	r1, r2
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 ff56 	bl	80082b0 <xTaskCheckForTimeOut>
 8007404:	4603      	mov	r3, r0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d131      	bne.n	800746e <xQueueGenericReceive+0x1d2>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800740a:	6a38      	ldr	r0, [r7, #32]
 800740c:	f000 f92a 	bl	8007664 <prvIsQueueEmpty>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d025      	beq.n	8007462 <xQueueGenericReceive+0x1c6>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007416:	6a3b      	ldr	r3, [r7, #32]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d108      	bne.n	8007430 <xQueueGenericReceive+0x194>
					{
						taskENTER_CRITICAL();
 800741e:	f7ff f9f1 	bl	8006804 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007422:	6a3b      	ldr	r3, [r7, #32]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	4618      	mov	r0, r3
 8007428:	f001 f94c 	bl	80086c4 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800742c:	f7ff fa16 	bl	800685c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	3324      	adds	r3, #36	; 0x24
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	4611      	mov	r1, r2
 8007438:	4618      	mov	r0, r3
 800743a:	f000 fe25 	bl	8008088 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800743e:	6a38      	ldr	r0, [r7, #32]
 8007440:	f000 f8b6 	bl	80075b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007444:	f000 fc4a 	bl	8007cdc <xTaskResumeAll>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	f47f af5c 	bne.w	8007308 <xQueueGenericReceive+0x6c>
				{
					portYIELD_WITHIN_API();
 8007450:	4b0d      	ldr	r3, [pc, #52]	; (8007488 <xQueueGenericReceive+0x1ec>)
 8007452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007456:	601a      	str	r2, [r3, #0]
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	f3bf 8f6f 	isb	sy
 8007460:	e752      	b.n	8007308 <xQueueGenericReceive+0x6c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007462:	6a38      	ldr	r0, [r7, #32]
 8007464:	f000 f8a4 	bl	80075b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007468:	f000 fc38 	bl	8007cdc <xTaskResumeAll>
 800746c:	e74c      	b.n	8007308 <xQueueGenericReceive+0x6c>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800746e:	6a38      	ldr	r0, [r7, #32]
 8007470:	f000 f89e 	bl	80075b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007474:	f000 fc32 	bl	8007cdc <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8007478:	2300      	movs	r3, #0
		}
	}
}
 800747a:	4618      	mov	r0, r3
 800747c:	3728      	adds	r7, #40	; 0x28
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	0800d2bc 	.word	0x0800d2bc
 8007488:	e000ed04 	.word	0xe000ed04

0800748c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b086      	sub	sp, #24
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007498:	2300      	movs	r3, #0
 800749a:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10d      	bne.n	80074c0 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d150      	bne.n	800754e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	4618      	mov	r0, r3
 80074b2:	f001 f97d 	bl	80087b0 <xTaskPriorityDisinherit>
 80074b6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	605a      	str	r2, [r3, #4]
 80074be:	e046      	b.n	800754e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d119      	bne.n	80074fa <prvCopyDataToQueue+0x6e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6898      	ldr	r0, [r3, #8]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ce:	461a      	mov	r2, r3
 80074d0:	68b9      	ldr	r1, [r7, #8]
 80074d2:	f002 ffdb 	bl	800a48c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	689a      	ldr	r2, [r3, #8]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074de:	441a      	add	r2, r3
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	689a      	ldr	r2, [r3, #8]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d32e      	bcc.n	800754e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	609a      	str	r2, [r3, #8]
 80074f8:	e029      	b.n	800754e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	68d8      	ldr	r0, [r3, #12]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007502:	461a      	mov	r2, r3
 8007504:	68b9      	ldr	r1, [r7, #8]
 8007506:	f002 ffc1 	bl	800a48c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	68da      	ldr	r2, [r3, #12]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007512:	425b      	negs	r3, r3
 8007514:	441a      	add	r2, r3
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	68da      	ldr	r2, [r3, #12]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	429a      	cmp	r2, r3
 8007524:	d207      	bcs.n	8007536 <prvCopyDataToQueue+0xaa>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800752e:	425b      	negs	r3, r3
 8007530:	441a      	add	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b02      	cmp	r3, #2
 800753a:	d108      	bne.n	800754e <prvCopyDataToQueue+0xc2>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007540:	2b00      	cmp	r3, #0
 8007542:	d004      	beq.n	800754e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007548:	1e5a      	subs	r2, r3, #1
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007558:	697b      	ldr	r3, [r7, #20]
}
 800755a:	4618      	mov	r0, r3
 800755c:	3718      	adds	r7, #24
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop

08007564 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007572:	2b00      	cmp	r3, #0
 8007574:	d018      	beq.n	80075a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	68da      	ldr	r2, [r3, #12]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757e:	441a      	add	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68da      	ldr	r2, [r3, #12]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	429a      	cmp	r2, r3
 800758e:	d303      	bcc.n	8007598 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68d9      	ldr	r1, [r3, #12]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a0:	461a      	mov	r2, r3
 80075a2:	6838      	ldr	r0, [r7, #0]
 80075a4:	f002 ff72 	bl	800a48c <memcpy>
	}
}
 80075a8:	bf00      	nop
 80075aa:	3708      	adds	r7, #8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80075b8:	f7ff f924 	bl	8006804 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80075bc:	e020      	b.n	8007600 <prvUnlockQueue+0x50>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d009      	beq.n	80075da <prvUnlockQueue+0x2a>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
 80075c6:	2100      	movs	r1, #0
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f8cf 	bl	800776c <prvNotifyQueueSetContainer>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d110      	bne.n	80075f6 <prvUnlockQueue+0x46>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 80075d4:	f000 fec2 	bl	800835c <vTaskMissedYield>
 80075d8:	e00d      	b.n	80075f6 <prvUnlockQueue+0x46>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d013      	beq.n	800760a <prvUnlockQueue+0x5a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	3324      	adds	r3, #36	; 0x24
 80075e6:	4618      	mov	r0, r3
 80075e8:	f000 fde6 	bl	80081b8 <xTaskRemoveFromEventList>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d001      	beq.n	80075f6 <prvUnlockQueue+0x46>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 80075f2:	f000 feb3 	bl	800835c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075fa:	1e5a      	subs	r2, r3, #1
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007604:	2b00      	cmp	r3, #0
 8007606:	dcda      	bgt.n	80075be <prvUnlockQueue+0xe>
 8007608:	e000      	b.n	800760c <prvUnlockQueue+0x5c>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						break;
 800760a:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f04f 32ff 	mov.w	r2, #4294967295
 8007612:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8007614:	f7ff f922 	bl	800685c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007618:	f7ff f8f4 	bl	8006804 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 800761c:	e012      	b.n	8007644 <prvUnlockQueue+0x94>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d013      	beq.n	800764e <prvUnlockQueue+0x9e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	3310      	adds	r3, #16
 800762a:	4618      	mov	r0, r3
 800762c:	f000 fdc4 	bl	80081b8 <xTaskRemoveFromEventList>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8007636:	f000 fe91 	bl	800835c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800763e:	1e5a      	subs	r2, r3, #1
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	645a      	str	r2, [r3, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007648:	2b00      	cmp	r3, #0
 800764a:	dce8      	bgt.n	800761e <prvUnlockQueue+0x6e>
 800764c:	e000      	b.n	8007650 <prvUnlockQueue+0xa0>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
 800764e:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f04f 32ff 	mov.w	r2, #4294967295
 8007656:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007658:	f7ff f900 	bl	800685c <vPortExitCritical>
}
 800765c:	bf00      	nop
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800766c:	f7ff f8ca 	bl	8006804 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007674:	2b00      	cmp	r3, #0
 8007676:	d102      	bne.n	800767e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007678:	2301      	movs	r3, #1
 800767a:	60fb      	str	r3, [r7, #12]
 800767c:	e001      	b.n	8007682 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800767e:	2300      	movs	r3, #0
 8007680:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007682:	f7ff f8eb 	bl	800685c <vPortExitCritical>

	return xReturn;
 8007686:	68fb      	ldr	r3, [r7, #12]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007698:	f7ff f8b4 	bl	8006804 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d102      	bne.n	80076ae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80076a8:	2301      	movs	r3, #1
 80076aa:	60fb      	str	r3, [r7, #12]
 80076ac:	e001      	b.n	80076b2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80076ae:	2300      	movs	r3, #0
 80076b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076b2:	f7ff f8d3 	bl	800685c <vPortExitCritical>

	return xReturn;
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076ca:	2300      	movs	r3, #0
 80076cc:	60fb      	str	r3, [r7, #12]
 80076ce:	e014      	b.n	80076fa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80076d0:	4a0e      	ldr	r2, [pc, #56]	; (800770c <vQueueAddToRegistry+0x4c>)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10b      	bne.n	80076f4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80076dc:	490b      	ldr	r1, [pc, #44]	; (800770c <vQueueAddToRegistry+0x4c>)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80076e6:	4a09      	ldr	r2, [pc, #36]	; (800770c <vQueueAddToRegistry+0x4c>)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	00db      	lsls	r3, r3, #3
 80076ec:	4413      	add	r3, r2
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80076f2:	e005      	b.n	8007700 <vQueueAddToRegistry+0x40>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	3301      	adds	r3, #1
 80076f8:	60fb      	str	r3, [r7, #12]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2b07      	cmp	r3, #7
 80076fe:	d9e7      	bls.n	80076d0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007700:	bf00      	nop
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr
 800770c:	20014848 	.word	0x20014848

08007710 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007710:	b580      	push	{r7, lr}
 8007712:	b086      	sub	sp, #24
 8007714:	af00      	add	r7, sp, #0
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	60b9      	str	r1, [r7, #8]
 800771a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007720:	f7ff f870 	bl	8006804 <vPortEnterCritical>
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800772c:	d102      	bne.n	8007734 <vQueueWaitForMessageRestricted+0x24>
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2200      	movs	r2, #0
 8007732:	645a      	str	r2, [r3, #68]	; 0x44
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800773c:	d102      	bne.n	8007744 <vQueueWaitForMessageRestricted+0x34>
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2200      	movs	r2, #0
 8007742:	649a      	str	r2, [r3, #72]	; 0x48
 8007744:	f7ff f88a 	bl	800685c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800774c:	2b00      	cmp	r3, #0
 800774e:	d106      	bne.n	800775e <vQueueWaitForMessageRestricted+0x4e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	3324      	adds	r3, #36	; 0x24
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	68b9      	ldr	r1, [r7, #8]
 8007758:	4618      	mov	r0, r3
 800775a:	f000 fce1 	bl	8008120 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800775e:	6978      	ldr	r0, [r7, #20]
 8007760:	f7ff ff26 	bl	80075b0 <prvUnlockQueue>
	}
 8007764:	bf00      	nop
 8007766:	3718      	adds	r7, #24
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}

0800776c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800777a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800777c:	2300      	movs	r3, #0
 800777e:	60fb      	str	r3, [r7, #12]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d104      	bne.n	8007790 <prvNotifyQueueSetContainer+0x24>
 8007786:	491d      	ldr	r1, [pc, #116]	; (80077fc <prvNotifyQueueSetContainer+0x90>)
 8007788:	f640 10fa 	movw	r0, #2554	; 0x9fa
 800778c:	f7f9 fe9c 	bl	80014c8 <vAssertCalled>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007798:	429a      	cmp	r2, r3
 800779a:	d304      	bcc.n	80077a6 <prvNotifyQueueSetContainer+0x3a>
 800779c:	4917      	ldr	r1, [pc, #92]	; (80077fc <prvNotifyQueueSetContainer+0x90>)
 800779e:	f640 10fb 	movw	r0, #2555	; 0x9fb
 80077a2:	f7f9 fe91 	bl	80014c8 <vAssertCalled>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d21f      	bcs.n	80077f2 <prvNotifyQueueSetContainer+0x86>
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 80077b2:	1d3b      	adds	r3, r7, #4
 80077b4:	683a      	ldr	r2, [r7, #0]
 80077b6:	4619      	mov	r1, r3
 80077b8:	68b8      	ldr	r0, [r7, #8]
 80077ba:	f7ff fe67 	bl	800748c <prvCopyDataToQueue>
 80077be:	60f8      	str	r0, [r7, #12]

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c8:	d10e      	bne.n	80077e8 <prvNotifyQueueSetContainer+0x7c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00f      	beq.n	80077f2 <prvNotifyQueueSetContainer+0x86>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	3324      	adds	r3, #36	; 0x24
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 fcee 	bl	80081b8 <xTaskRemoveFromEventList>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d007      	beq.n	80077f2 <prvNotifyQueueSetContainer+0x86>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 80077e2:	2301      	movs	r3, #1
 80077e4:	60fb      	str	r3, [r7, #12]
 80077e6:	e004      	b.n	80077f2 <prvNotifyQueueSetContainer+0x86>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077ec:	1c5a      	adds	r2, r3, #1
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	649a      	str	r2, [r3, #72]	; 0x48
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80077f2:	68fb      	ldr	r3, [r7, #12]
	}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	0800d2bc 	.word	0x0800d2bc

08007800 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b08a      	sub	sp, #40	; 0x28
 8007804:	af02      	add	r7, sp, #8
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	603b      	str	r3, [r7, #0]
 800780c:	4613      	mov	r3, r2
 800780e:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d104      	bne.n	8007820 <xTaskGenericCreate+0x20>
 8007816:	4953      	ldr	r1, [pc, #332]	; (8007964 <xTaskGenericCreate+0x164>)
 8007818:	f240 202d 	movw	r0, #557	; 0x22d
 800781c:	f7f9 fe54 	bl	80014c8 <vAssertCalled>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8007820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007822:	2b05      	cmp	r3, #5
 8007824:	d904      	bls.n	8007830 <xTaskGenericCreate+0x30>
 8007826:	494f      	ldr	r1, [pc, #316]	; (8007964 <xTaskGenericCreate+0x164>)
 8007828:	f240 202e 	movw	r0, #558	; 0x22e
 800782c:	f7f9 fe4c 	bl	80014c8 <vAssertCalled>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8007830:	88fb      	ldrh	r3, [r7, #6]
 8007832:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007834:	4618      	mov	r0, r3
 8007836:	f000 febb 	bl	80085b0 <prvAllocateTCBAndStack>
 800783a:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d073      	beq.n	800792a <xTaskGenericCreate+0x12a>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8007842:	69bb      	ldr	r3, [r7, #24]
 8007844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007846:	88f9      	ldrh	r1, [r7, #6]
 8007848:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800784c:	440b      	add	r3, r1
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f023 0307 	bic.w	r3, r3, #7
 800785a:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f003 0307 	and.w	r3, r3, #7
 8007862:	2b00      	cmp	r3, #0
 8007864:	d004      	beq.n	8007870 <xTaskGenericCreate+0x70>
 8007866:	493f      	ldr	r1, [pc, #252]	; (8007964 <xTaskGenericCreate+0x164>)
 8007868:	f44f 7017 	mov.w	r0, #604	; 0x25c
 800786c:	f7f9 fe2c 	bl	80014c8 <vAssertCalled>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8007870:	88fb      	ldrh	r3, [r7, #6]
 8007872:	9300      	str	r3, [sp, #0]
 8007874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007876:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007878:	68b9      	ldr	r1, [r7, #8]
 800787a:	69b8      	ldr	r0, [r7, #24]
 800787c:	f000 fd92 	bl	80083a4 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007880:	683a      	ldr	r2, [r7, #0]
 8007882:	68f9      	ldr	r1, [r7, #12]
 8007884:	6978      	ldr	r0, [r7, #20]
 8007886:	f7fe fee3 	bl	8006650 <pxPortInitialiseStack>
 800788a:	4602      	mov	r2, r0
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8007890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007892:	2b00      	cmp	r3, #0
 8007894:	d002      	beq.n	800789c <xTaskGenericCreate+0x9c>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007898:	69ba      	ldr	r2, [r7, #24]
 800789a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 800789c:	f7fe ffb2 	bl	8006804 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 80078a0:	4b31      	ldr	r3, [pc, #196]	; (8007968 <xTaskGenericCreate+0x168>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3301      	adds	r3, #1
 80078a6:	4a30      	ldr	r2, [pc, #192]	; (8007968 <xTaskGenericCreate+0x168>)
 80078a8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 80078aa:	4b30      	ldr	r3, [pc, #192]	; (800796c <xTaskGenericCreate+0x16c>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d109      	bne.n	80078c6 <xTaskGenericCreate+0xc6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 80078b2:	4a2e      	ldr	r2, [pc, #184]	; (800796c <xTaskGenericCreate+0x16c>)
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078b8:	4b2b      	ldr	r3, [pc, #172]	; (8007968 <xTaskGenericCreate+0x168>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d10f      	bne.n	80078e0 <xTaskGenericCreate+0xe0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 80078c0:	f000 fdc4 	bl	800844c <prvInitialiseTaskLists>
 80078c4:	e00c      	b.n	80078e0 <xTaskGenericCreate+0xe0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 80078c6:	4b2a      	ldr	r3, [pc, #168]	; (8007970 <xTaskGenericCreate+0x170>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d108      	bne.n	80078e0 <xTaskGenericCreate+0xe0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80078ce:	4b27      	ldr	r3, [pc, #156]	; (800796c <xTaskGenericCreate+0x16c>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d802      	bhi.n	80078e0 <xTaskGenericCreate+0xe0>
					{
						pxCurrentTCB = pxNewTCB;
 80078da:	4a24      	ldr	r2, [pc, #144]	; (800796c <xTaskGenericCreate+0x16c>)
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	6013      	str	r3, [r2, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 80078e0:	4b24      	ldr	r3, [pc, #144]	; (8007974 <xTaskGenericCreate+0x174>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	3301      	adds	r3, #1
 80078e6:	4a23      	ldr	r2, [pc, #140]	; (8007974 <xTaskGenericCreate+0x174>)
 80078e8:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 80078ea:	4b22      	ldr	r3, [pc, #136]	; (8007974 <xTaskGenericCreate+0x174>)
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	645a      	str	r2, [r3, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f6:	2201      	movs	r2, #1
 80078f8:	409a      	lsls	r2, r3
 80078fa:	4b1f      	ldr	r3, [pc, #124]	; (8007978 <xTaskGenericCreate+0x178>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4313      	orrs	r3, r2
 8007900:	4a1d      	ldr	r2, [pc, #116]	; (8007978 <xTaskGenericCreate+0x178>)
 8007902:	6013      	str	r3, [r2, #0]
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007908:	4613      	mov	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4413      	add	r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	4a1a      	ldr	r2, [pc, #104]	; (800797c <xTaskGenericCreate+0x17c>)
 8007912:	441a      	add	r2, r3
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	3304      	adds	r3, #4
 8007918:	4619      	mov	r1, r3
 800791a:	4610      	mov	r0, r2
 800791c:	f7fe fe10 	bl	8006540 <vListInsertEnd>

			xReturn = pdPASS;
 8007920:	2301      	movs	r3, #1
 8007922:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8007924:	f7fe ff9a 	bl	800685c <vPortExitCritical>
 8007928:	e002      	b.n	8007930 <xTaskGenericCreate+0x130>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800792a:	f04f 33ff 	mov.w	r3, #4294967295
 800792e:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	2b01      	cmp	r3, #1
 8007934:	d111      	bne.n	800795a <xTaskGenericCreate+0x15a>
	{
		if( xSchedulerRunning != pdFALSE )
 8007936:	4b0e      	ldr	r3, [pc, #56]	; (8007970 <xTaskGenericCreate+0x170>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00d      	beq.n	800795a <xTaskGenericCreate+0x15a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 800793e:	4b0b      	ldr	r3, [pc, #44]	; (800796c <xTaskGenericCreate+0x16c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007946:	429a      	cmp	r2, r3
 8007948:	d207      	bcs.n	800795a <xTaskGenericCreate+0x15a>
			{
				taskYIELD_IF_USING_PREEMPTION();
 800794a:	4b0d      	ldr	r3, [pc, #52]	; (8007980 <xTaskGenericCreate+0x180>)
 800794c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007950:	601a      	str	r2, [r3, #0]
 8007952:	f3bf 8f4f 	dsb	sy
 8007956:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 800795a:	69fb      	ldr	r3, [r7, #28]
}
 800795c:	4618      	mov	r0, r3
 800795e:	3720      	adds	r7, #32
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	0800d2d4 	.word	0x0800d2d4
 8007968:	20014540 	.word	0x20014540
 800796c:	20014454 	.word	0x20014454
 8007970:	2001454c 	.word	0x2001454c
 8007974:	2001455c 	.word	0x2001455c
 8007978:	20014548 	.word	0x20014548
 800797c:	20014458 	.word	0x20014458
 8007980:	e000ed04 	.word	0xe000ed04

08007984 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800798c:	f7fe ff3a 	bl	8006804 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d102      	bne.n	800799c <vTaskDelete+0x18>
 8007996:	4b31      	ldr	r3, [pc, #196]	; (8007a5c <vTaskDelete+0xd8>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	e000      	b.n	800799e <vTaskDelete+0x1a>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	3304      	adds	r3, #4
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7fe fe29 	bl	80065fc <uxListRemove>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d115      	bne.n	80079dc <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079b4:	492a      	ldr	r1, [pc, #168]	; (8007a60 <vTaskDelete+0xdc>)
 80079b6:	4613      	mov	r3, r2
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	4413      	add	r3, r2
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	440b      	add	r3, r1
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10a      	bne.n	80079dc <vTaskDelete+0x58>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ca:	2201      	movs	r2, #1
 80079cc:	fa02 f303 	lsl.w	r3, r2, r3
 80079d0:	43da      	mvns	r2, r3
 80079d2:	4b24      	ldr	r3, [pc, #144]	; (8007a64 <vTaskDelete+0xe0>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4013      	ands	r3, r2
 80079d8:	4a22      	ldr	r2, [pc, #136]	; (8007a64 <vTaskDelete+0xe0>)
 80079da:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d004      	beq.n	80079ee <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	3318      	adds	r3, #24
 80079e8:	4618      	mov	r0, r3
 80079ea:	f7fe fe07 	bl	80065fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	3304      	adds	r3, #4
 80079f2:	4619      	mov	r1, r3
 80079f4:	481c      	ldr	r0, [pc, #112]	; (8007a68 <vTaskDelete+0xe4>)
 80079f6:	f7fe fda3 	bl	8006540 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 80079fa:	4b1c      	ldr	r3, [pc, #112]	; (8007a6c <vTaskDelete+0xe8>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3301      	adds	r3, #1
 8007a00:	4a1a      	ldr	r2, [pc, #104]	; (8007a6c <vTaskDelete+0xe8>)
 8007a02:	6013      	str	r3, [r2, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 8007a04:	4b1a      	ldr	r3, [pc, #104]	; (8007a70 <vTaskDelete+0xec>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	4a19      	ldr	r2, [pc, #100]	; (8007a70 <vTaskDelete+0xec>)
 8007a0c:	6013      	str	r3, [r2, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8007a0e:	f7fe ff25 	bl	800685c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8007a12:	4b18      	ldr	r3, [pc, #96]	; (8007a74 <vTaskDelete+0xf0>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d01c      	beq.n	8007a54 <vTaskDelete+0xd0>
		{
			if( pxTCB == pxCurrentTCB )
 8007a1a:	4b10      	ldr	r3, [pc, #64]	; (8007a5c <vTaskDelete+0xd8>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d111      	bne.n	8007a48 <vTaskDelete+0xc4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8007a24:	4b14      	ldr	r3, [pc, #80]	; (8007a78 <vTaskDelete+0xf4>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d004      	beq.n	8007a36 <vTaskDelete+0xb2>
 8007a2c:	4913      	ldr	r1, [pc, #76]	; (8007a7c <vTaskDelete+0xf8>)
 8007a2e:	f240 301e 	movw	r0, #798	; 0x31e
 8007a32:	f7f9 fd49 	bl	80014c8 <vAssertCalled>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
 8007a36:	4b12      	ldr	r3, [pc, #72]	; (8007a80 <vTaskDelete+0xfc>)
 8007a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a3c:	601a      	str	r2, [r3, #0]
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	f3bf 8f6f 	isb	sy
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
 8007a46:	e005      	b.n	8007a54 <vTaskDelete+0xd0>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
 8007a48:	f7fe fedc 	bl	8006804 <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 8007a4c:	f000 fdf6 	bl	800863c <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 8007a50:	f7fe ff04 	bl	800685c <vPortExitCritical>
			}
		}
	}
 8007a54:	bf00      	nop
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	20014454 	.word	0x20014454
 8007a60:	20014458 	.word	0x20014458
 8007a64:	20014548 	.word	0x20014548
 8007a68:	20014514 	.word	0x20014514
 8007a6c:	20014528 	.word	0x20014528
 8007a70:	2001455c 	.word	0x2001455c
 8007a74:	2001454c 	.word	0x2001454c
 8007a78:	20014564 	.word	0x20014564
 8007a7c:	0800d2d4 	.word	0x0800d2d4
 8007a80:	e000ed04 	.word	0xe000ed04

08007a84 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d104      	bne.n	8007aa2 <vTaskDelayUntil+0x1e>
 8007a98:	4935      	ldr	r1, [pc, #212]	; (8007b70 <vTaskDelayUntil+0xec>)
 8007a9a:	f240 303f 	movw	r0, #831	; 0x33f
 8007a9e:	f7f9 fd13 	bl	80014c8 <vAssertCalled>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d104      	bne.n	8007ab2 <vTaskDelayUntil+0x2e>
 8007aa8:	4931      	ldr	r1, [pc, #196]	; (8007b70 <vTaskDelayUntil+0xec>)
 8007aaa:	f44f 7050 	mov.w	r0, #832	; 0x340
 8007aae:	f7f9 fd0b 	bl	80014c8 <vAssertCalled>
		configASSERT( uxSchedulerSuspended == 0 );
 8007ab2:	4b30      	ldr	r3, [pc, #192]	; (8007b74 <vTaskDelayUntil+0xf0>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d004      	beq.n	8007ac4 <vTaskDelayUntil+0x40>
 8007aba:	492d      	ldr	r1, [pc, #180]	; (8007b70 <vTaskDelayUntil+0xec>)
 8007abc:	f240 3041 	movw	r0, #833	; 0x341
 8007ac0:	f7f9 fd02 	bl	80014c8 <vAssertCalled>

		vTaskSuspendAll();
 8007ac4:	f000 f8fc 	bl	8007cc0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007ac8:	4b2b      	ldr	r3, [pc, #172]	; (8007b78 <vTaskDelayUntil+0xf4>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d90b      	bls.n	8007afa <vTaskDelayUntil+0x76>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d911      	bls.n	8007b10 <vTaskDelayUntil+0x8c>
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d90d      	bls.n	8007b10 <vTaskDelayUntil+0x8c>
				{
					xShouldDelay = pdTRUE;
 8007af4:	2301      	movs	r3, #1
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	e00a      	b.n	8007b10 <vTaskDelayUntil+0x8c>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d803      	bhi.n	8007b0c <vTaskDelayUntil+0x88>
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d901      	bls.n	8007b10 <vTaskDelayUntil+0x8c>
				{
					xShouldDelay = pdTRUE;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d017      	beq.n	8007b4c <vTaskDelayUntil+0xc8>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007b1c:	4b17      	ldr	r3, [pc, #92]	; (8007b7c <vTaskDelayUntil+0xf8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	3304      	adds	r3, #4
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fe fd6a 	bl	80065fc <uxListRemove>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d10b      	bne.n	8007b46 <vTaskDelayUntil+0xc2>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007b2e:	4b13      	ldr	r3, [pc, #76]	; (8007b7c <vTaskDelayUntil+0xf8>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b34:	2201      	movs	r2, #1
 8007b36:	fa02 f303 	lsl.w	r3, r2, r3
 8007b3a:	43da      	mvns	r2, r3
 8007b3c:	4b10      	ldr	r3, [pc, #64]	; (8007b80 <vTaskDelayUntil+0xfc>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4013      	ands	r3, r2
 8007b42:	4a0f      	ldr	r2, [pc, #60]	; (8007b80 <vTaskDelayUntil+0xfc>)
 8007b44:	6013      	str	r3, [r2, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f000 fcfc 	bl	8008544 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007b4c:	f000 f8c6 	bl	8007cdc <xTaskResumeAll>
 8007b50:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d107      	bne.n	8007b68 <vTaskDelayUntil+0xe4>
		{
			portYIELD_WITHIN_API();
 8007b58:	4b0a      	ldr	r3, [pc, #40]	; (8007b84 <vTaskDelayUntil+0x100>)
 8007b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b5e:	601a      	str	r2, [r3, #0]
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b68:	bf00      	nop
 8007b6a:	3718      	adds	r7, #24
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	0800d2d4 	.word	0x0800d2d4
 8007b74:	20014564 	.word	0x20014564
 8007b78:	20014544 	.word	0x20014544
 8007b7c:	20014454 	.word	0x20014454
 8007b80:	20014548 	.word	0x20014548
 8007b84:	e000ed04 	.word	0xe000ed04

08007b88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 8007b90:	2300      	movs	r3, #0
 8007b92:	60fb      	str	r3, [r7, #12]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d02a      	beq.n	8007bf0 <vTaskDelay+0x68>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007b9a:	4b1d      	ldr	r3, [pc, #116]	; (8007c10 <vTaskDelay+0x88>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d004      	beq.n	8007bac <vTaskDelay+0x24>
 8007ba2:	491c      	ldr	r1, [pc, #112]	; (8007c14 <vTaskDelay+0x8c>)
 8007ba4:	f240 30a3 	movw	r0, #931	; 0x3a3
 8007ba8:	f7f9 fc8e 	bl	80014c8 <vAssertCalled>
			vTaskSuspendAll();
 8007bac:	f000 f888 	bl	8007cc0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8007bb0:	4b19      	ldr	r3, [pc, #100]	; (8007c18 <vTaskDelay+0x90>)
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007bba:	4b18      	ldr	r3, [pc, #96]	; (8007c1c <vTaskDelay+0x94>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fe fd1b 	bl	80065fc <uxListRemove>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d10b      	bne.n	8007be4 <vTaskDelay+0x5c>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007bcc:	4b13      	ldr	r3, [pc, #76]	; (8007c1c <vTaskDelay+0x94>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	43da      	mvns	r2, r3
 8007bda:	4b11      	ldr	r3, [pc, #68]	; (8007c20 <vTaskDelay+0x98>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4013      	ands	r3, r2
 8007be0:	4a0f      	ldr	r2, [pc, #60]	; (8007c20 <vTaskDelay+0x98>)
 8007be2:	6013      	str	r3, [r2, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8007be4:	68b8      	ldr	r0, [r7, #8]
 8007be6:	f000 fcad 	bl	8008544 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007bea:	f000 f877 	bl	8007cdc <xTaskResumeAll>
 8007bee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d107      	bne.n	8007c06 <vTaskDelay+0x7e>
		{
			portYIELD_WITHIN_API();
 8007bf6:	4b0b      	ldr	r3, [pc, #44]	; (8007c24 <vTaskDelay+0x9c>)
 8007bf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bfc:	601a      	str	r2, [r3, #0]
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c06:	bf00      	nop
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	20014564 	.word	0x20014564
 8007c14:	0800d2d4 	.word	0x0800d2d4
 8007c18:	20014544 	.word	0x20014544
 8007c1c:	20014454 	.word	0x20014454
 8007c20:	20014548 	.word	0x20014548
 8007c24:	e000ed04 	.word	0xe000ed04

08007c28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8007c2e:	2300      	movs	r3, #0
 8007c30:	9303      	str	r3, [sp, #12]
 8007c32:	2300      	movs	r3, #0
 8007c34:	9302      	str	r3, [sp, #8]
 8007c36:	2300      	movs	r3, #0
 8007c38:	9301      	str	r3, [sp, #4]
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	9300      	str	r3, [sp, #0]
 8007c3e:	2300      	movs	r3, #0
 8007c40:	2282      	movs	r2, #130	; 0x82
 8007c42:	4919      	ldr	r1, [pc, #100]	; (8007ca8 <vTaskStartScheduler+0x80>)
 8007c44:	4819      	ldr	r0, [pc, #100]	; (8007cac <vTaskStartScheduler+0x84>)
 8007c46:	f7ff fddb 	bl	8007800 <xTaskGenericCreate>
 8007c4a:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d102      	bne.n	8007c58 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
 8007c52:	f000 fe3d 	bl	80088d0 <xTimerCreateTimerTask>
 8007c56:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d117      	bne.n	8007c8e <vTaskStartScheduler+0x66>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007c5e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007c62:	b672      	cpsid	i
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	b662      	cpsie	i
 8007c72:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007c74:	4b0e      	ldr	r3, [pc, #56]	; (8007cb0 <vTaskStartScheduler+0x88>)
 8007c76:	f04f 32ff 	mov.w	r2, #4294967295
 8007c7a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007c7c:	4b0d      	ldr	r3, [pc, #52]	; (8007cb4 <vTaskStartScheduler+0x8c>)
 8007c7e:	2201      	movs	r2, #1
 8007c80:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007c82:	4b0d      	ldr	r3, [pc, #52]	; (8007cb8 <vTaskStartScheduler+0x90>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007c88:	f7fe fd54 	bl	8006734 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8007c8c:	e007      	b.n	8007c9e <vTaskStartScheduler+0x76>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d104      	bne.n	8007c9e <vTaskStartScheduler+0x76>
 8007c94:	4909      	ldr	r1, [pc, #36]	; (8007cbc <vTaskStartScheduler+0x94>)
 8007c96:	f240 6051 	movw	r0, #1617	; 0x651
 8007c9a:	f7f9 fc15 	bl	80014c8 <vAssertCalled>
	}
}
 8007c9e:	bf00      	nop
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	0800d2ec 	.word	0x0800d2ec
 8007cac:	08008375 	.word	0x08008375
 8007cb0:	20014560 	.word	0x20014560
 8007cb4:	2001454c 	.word	0x2001454c
 8007cb8:	20014544 	.word	0x20014544
 8007cbc:	0800d2d4 	.word	0x0800d2d4

08007cc0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007cc4:	4b04      	ldr	r3, [pc, #16]	; (8007cd8 <vTaskSuspendAll+0x18>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	4a03      	ldr	r2, [pc, #12]	; (8007cd8 <vTaskSuspendAll+0x18>)
 8007ccc:	6013      	str	r3, [r2, #0]
}
 8007cce:	bf00      	nop
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd6:	4770      	bx	lr
 8007cd8:	20014564 	.word	0x20014564

08007cdc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ce6:	4b3b      	ldr	r3, [pc, #236]	; (8007dd4 <xTaskResumeAll+0xf8>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d104      	bne.n	8007cf8 <xTaskResumeAll+0x1c>
 8007cee:	493a      	ldr	r1, [pc, #232]	; (8007dd8 <xTaskResumeAll+0xfc>)
 8007cf0:	f240 608e 	movw	r0, #1678	; 0x68e
 8007cf4:	f7f9 fbe8 	bl	80014c8 <vAssertCalled>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007cf8:	f7fe fd84 	bl	8006804 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007cfc:	4b35      	ldr	r3, [pc, #212]	; (8007dd4 <xTaskResumeAll+0xf8>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3b01      	subs	r3, #1
 8007d02:	4a34      	ldr	r2, [pc, #208]	; (8007dd4 <xTaskResumeAll+0xf8>)
 8007d04:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d06:	4b33      	ldr	r3, [pc, #204]	; (8007dd4 <xTaskResumeAll+0xf8>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d15b      	bne.n	8007dc6 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d0e:	4b33      	ldr	r3, [pc, #204]	; (8007ddc <xTaskResumeAll+0x100>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d057      	beq.n	8007dc6 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d16:	e02e      	b.n	8007d76 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007d18:	4b31      	ldr	r3, [pc, #196]	; (8007de0 <xTaskResumeAll+0x104>)
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	3318      	adds	r3, #24
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7fe fc69 	bl	80065fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	3304      	adds	r3, #4
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7fe fc64 	bl	80065fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d38:	2201      	movs	r2, #1
 8007d3a:	409a      	lsls	r2, r3
 8007d3c:	4b29      	ldr	r3, [pc, #164]	; (8007de4 <xTaskResumeAll+0x108>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	4a28      	ldr	r2, [pc, #160]	; (8007de4 <xTaskResumeAll+0x108>)
 8007d44:	6013      	str	r3, [r2, #0]
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	4413      	add	r3, r2
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	4a25      	ldr	r2, [pc, #148]	; (8007de8 <xTaskResumeAll+0x10c>)
 8007d54:	441a      	add	r2, r3
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	3304      	adds	r3, #4
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	4610      	mov	r0, r2
 8007d5e:	f7fe fbef 	bl	8006540 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d66:	4b21      	ldr	r3, [pc, #132]	; (8007dec <xTaskResumeAll+0x110>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d302      	bcc.n	8007d76 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8007d70:	4b1f      	ldr	r3, [pc, #124]	; (8007df0 <xTaskResumeAll+0x114>)
 8007d72:	2201      	movs	r2, #1
 8007d74:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d76:	4b1a      	ldr	r3, [pc, #104]	; (8007de0 <xTaskResumeAll+0x104>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1cc      	bne.n	8007d18 <xTaskResumeAll+0x3c>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8007d7e:	4b1d      	ldr	r3, [pc, #116]	; (8007df4 <xTaskResumeAll+0x118>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d011      	beq.n	8007daa <xTaskResumeAll+0xce>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8007d86:	e00c      	b.n	8007da2 <xTaskResumeAll+0xc6>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8007d88:	f000 f848 	bl	8007e1c <xTaskIncrementTick>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d002      	beq.n	8007d98 <xTaskResumeAll+0xbc>
						{
							xYieldPending = pdTRUE;
 8007d92:	4b17      	ldr	r3, [pc, #92]	; (8007df0 <xTaskResumeAll+0x114>)
 8007d94:	2201      	movs	r2, #1
 8007d96:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8007d98:	4b16      	ldr	r3, [pc, #88]	; (8007df4 <xTaskResumeAll+0x118>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	4a15      	ldr	r2, [pc, #84]	; (8007df4 <xTaskResumeAll+0x118>)
 8007da0:	6013      	str	r3, [r2, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8007da2:	4b14      	ldr	r3, [pc, #80]	; (8007df4 <xTaskResumeAll+0x118>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1ee      	bne.n	8007d88 <xTaskResumeAll+0xac>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8007daa:	4b11      	ldr	r3, [pc, #68]	; (8007df0 <xTaskResumeAll+0x114>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d109      	bne.n	8007dc6 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007db2:	2301      	movs	r3, #1
 8007db4:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007db6:	4b10      	ldr	r3, [pc, #64]	; (8007df8 <xTaskResumeAll+0x11c>)
 8007db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dbc:	601a      	str	r2, [r3, #0]
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007dc6:	f7fe fd49 	bl	800685c <vPortExitCritical>

	return xAlreadyYielded;
 8007dca:	687b      	ldr	r3, [r7, #4]
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3708      	adds	r7, #8
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}
 8007dd4:	20014564 	.word	0x20014564
 8007dd8:	0800d2d4 	.word	0x0800d2d4
 8007ddc:	20014540 	.word	0x20014540
 8007de0:	20014500 	.word	0x20014500
 8007de4:	20014548 	.word	0x20014548
 8007de8:	20014458 	.word	0x20014458
 8007dec:	20014454 	.word	0x20014454
 8007df0:	20014554 	.word	0x20014554
 8007df4:	20014550 	.word	0x20014550
 8007df8:	e000ed04 	.word	0xe000ed04

08007dfc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b083      	sub	sp, #12
 8007e00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007e02:	4b05      	ldr	r3, [pc, #20]	; (8007e18 <xTaskGetTickCount+0x1c>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007e08:	687b      	ldr	r3, [r7, #4]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop
 8007e18:	20014544 	.word	0x20014544

08007e1c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b086      	sub	sp, #24
 8007e20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e22:	2300      	movs	r3, #0
 8007e24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e26:	4b4e      	ldr	r3, [pc, #312]	; (8007f60 <xTaskIncrementTick+0x144>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f040 8088 	bne.w	8007f40 <xTaskIncrementTick+0x124>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8007e30:	4b4c      	ldr	r3, [pc, #304]	; (8007f64 <xTaskIncrementTick+0x148>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3301      	adds	r3, #1
 8007e36:	4a4b      	ldr	r2, [pc, #300]	; (8007f64 <xTaskIncrementTick+0x148>)
 8007e38:	6013      	str	r3, [r2, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007e3a:	4b4a      	ldr	r3, [pc, #296]	; (8007f64 <xTaskIncrementTick+0x148>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d11a      	bne.n	8007e7c <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
 8007e46:	4b48      	ldr	r3, [pc, #288]	; (8007f68 <xTaskIncrementTick+0x14c>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d004      	beq.n	8007e5a <xTaskIncrementTick+0x3e>
 8007e50:	4946      	ldr	r1, [pc, #280]	; (8007f6c <xTaskIncrementTick+0x150>)
 8007e52:	f240 70aa 	movw	r0, #1962	; 0x7aa
 8007e56:	f7f9 fb37 	bl	80014c8 <vAssertCalled>
 8007e5a:	4b43      	ldr	r3, [pc, #268]	; (8007f68 <xTaskIncrementTick+0x14c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	60fb      	str	r3, [r7, #12]
 8007e60:	4b43      	ldr	r3, [pc, #268]	; (8007f70 <xTaskIncrementTick+0x154>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a40      	ldr	r2, [pc, #256]	; (8007f68 <xTaskIncrementTick+0x14c>)
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	4a41      	ldr	r2, [pc, #260]	; (8007f70 <xTaskIncrementTick+0x154>)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6013      	str	r3, [r2, #0]
 8007e6e:	4b41      	ldr	r3, [pc, #260]	; (8007f74 <xTaskIncrementTick+0x158>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3301      	adds	r3, #1
 8007e74:	4a3f      	ldr	r2, [pc, #252]	; (8007f74 <xTaskIncrementTick+0x158>)
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	f000 fbe0 	bl	800863c <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8007e7c:	4b3e      	ldr	r3, [pc, #248]	; (8007f78 <xTaskIncrementTick+0x15c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d34d      	bcc.n	8007f22 <xTaskIncrementTick+0x106>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e86:	4b38      	ldr	r3, [pc, #224]	; (8007f68 <xTaskIncrementTick+0x14c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d101      	bne.n	8007e94 <xTaskIncrementTick+0x78>
 8007e90:	2301      	movs	r3, #1
 8007e92:	e000      	b.n	8007e96 <xTaskIncrementTick+0x7a>
 8007e94:	2300      	movs	r3, #0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d004      	beq.n	8007ea4 <xTaskIncrementTick+0x88>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8007e9a:	4b37      	ldr	r3, [pc, #220]	; (8007f78 <xTaskIncrementTick+0x15c>)
 8007e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea0:	601a      	str	r2, [r3, #0]
						break;
 8007ea2:	e03e      	b.n	8007f22 <xTaskIncrementTick+0x106>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007ea4:	4b30      	ldr	r3, [pc, #192]	; (8007f68 <xTaskIncrementTick+0x14c>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d203      	bcs.n	8007ec4 <xTaskIncrementTick+0xa8>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8007ebc:	4a2e      	ldr	r2, [pc, #184]	; (8007f78 <xTaskIncrementTick+0x15c>)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6013      	str	r3, [r2, #0]
							break;
 8007ec2:	e02e      	b.n	8007f22 <xTaskIncrementTick+0x106>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7fe fb97 	bl	80065fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d004      	beq.n	8007ee0 <xTaskIncrementTick+0xc4>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	3318      	adds	r3, #24
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fe fb8e 	bl	80065fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	409a      	lsls	r2, r3
 8007ee8:	4b24      	ldr	r3, [pc, #144]	; (8007f7c <xTaskIncrementTick+0x160>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	4a23      	ldr	r2, [pc, #140]	; (8007f7c <xTaskIncrementTick+0x160>)
 8007ef0:	6013      	str	r3, [r2, #0]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	4a20      	ldr	r2, [pc, #128]	; (8007f80 <xTaskIncrementTick+0x164>)
 8007f00:	441a      	add	r2, r3
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	3304      	adds	r3, #4
 8007f06:	4619      	mov	r1, r3
 8007f08:	4610      	mov	r0, r2
 8007f0a:	f7fe fb19 	bl	8006540 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f12:	4b1c      	ldr	r3, [pc, #112]	; (8007f84 <xTaskIncrementTick+0x168>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d3b4      	bcc.n	8007e86 <xTaskIncrementTick+0x6a>
							{
								xSwitchRequired = pdTRUE;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 8007f20:	e7b1      	b.n	8007e86 <xTaskIncrementTick+0x6a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f22:	4b18      	ldr	r3, [pc, #96]	; (8007f84 <xTaskIncrementTick+0x168>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f28:	4915      	ldr	r1, [pc, #84]	; (8007f80 <xTaskIncrementTick+0x164>)
 8007f2a:	4613      	mov	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	4413      	add	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	440b      	add	r3, r1
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d907      	bls.n	8007f4a <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	617b      	str	r3, [r7, #20]
 8007f3e:	e004      	b.n	8007f4a <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007f40:	4b11      	ldr	r3, [pc, #68]	; (8007f88 <xTaskIncrementTick+0x16c>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	3301      	adds	r3, #1
 8007f46:	4a10      	ldr	r2, [pc, #64]	; (8007f88 <xTaskIncrementTick+0x16c>)
 8007f48:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007f4a:	4b10      	ldr	r3, [pc, #64]	; (8007f8c <xTaskIncrementTick+0x170>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d001      	beq.n	8007f56 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8007f52:	2301      	movs	r3, #1
 8007f54:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007f56:	697b      	ldr	r3, [r7, #20]
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3718      	adds	r7, #24
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	20014564 	.word	0x20014564
 8007f64:	20014544 	.word	0x20014544
 8007f68:	200144f8 	.word	0x200144f8
 8007f6c:	0800d2d4 	.word	0x0800d2d4
 8007f70:	200144fc 	.word	0x200144fc
 8007f74:	20014558 	.word	0x20014558
 8007f78:	20014560 	.word	0x20014560
 8007f7c:	20014548 	.word	0x20014548
 8007f80:	20014458 	.word	0x20014458
 8007f84:	20014454 	.word	0x20014454
 8007f88:	20014550 	.word	0x20014550
 8007f8c:	20014554 	.word	0x20014554

08007f90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f96:	4b36      	ldr	r3, [pc, #216]	; (8008070 <vTaskSwitchContext+0xe0>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f9e:	4b35      	ldr	r3, [pc, #212]	; (8008074 <vTaskSwitchContext+0xe4>)
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007fa4:	e060      	b.n	8008068 <vTaskSwitchContext+0xd8>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
 8007fa6:	4b33      	ldr	r3, [pc, #204]	; (8008074 <vTaskSwitchContext+0xe4>)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
 8007fac:	4b32      	ldr	r3, [pc, #200]	; (8008078 <vTaskSwitchContext+0xe8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb2:	617b      	str	r3, [r7, #20]
 8007fb4:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8007fb8:	613b      	str	r3, [r7, #16]
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d111      	bne.n	8007fe8 <vTaskSwitchContext+0x58>
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	3304      	adds	r3, #4
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d10b      	bne.n	8007fe8 <vTaskSwitchContext+0x58>
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	3308      	adds	r3, #8
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d105      	bne.n	8007fe8 <vTaskSwitchContext+0x58>
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	330c      	adds	r3, #12
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d008      	beq.n	8007ffa <vTaskSwitchContext+0x6a>
 8007fe8:	4b23      	ldr	r3, [pc, #140]	; (8008078 <vTaskSwitchContext+0xe8>)
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	4b22      	ldr	r3, [pc, #136]	; (8008078 <vTaskSwitchContext+0xe8>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	3334      	adds	r3, #52	; 0x34
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	f7f9 fa57 	bl	80014a8 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007ffa:	4b20      	ldr	r3, [pc, #128]	; (800807c <vTaskSwitchContext+0xec>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	fab3 f383 	clz	r3, r3
 8008006:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8008008:	78fb      	ldrb	r3, [r7, #3]
 800800a:	f1c3 031f 	rsb	r3, r3, #31
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	491b      	ldr	r1, [pc, #108]	; (8008080 <vTaskSwitchContext+0xf0>)
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	4613      	mov	r3, r2
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	4413      	add	r3, r2
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	440b      	add	r3, r1
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d104      	bne.n	800802e <vTaskSwitchContext+0x9e>
 8008024:	4917      	ldr	r1, [pc, #92]	; (8008084 <vTaskSwitchContext+0xf4>)
 8008026:	f640 00c8 	movw	r0, #2248	; 0x8c8
 800802a:	f7f9 fa4d 	bl	80014c8 <vAssertCalled>
 800802e:	68fa      	ldr	r2, [r7, #12]
 8008030:	4613      	mov	r3, r2
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4413      	add	r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4a11      	ldr	r2, [pc, #68]	; (8008080 <vTaskSwitchContext+0xf0>)
 800803a:	4413      	add	r3, r2
 800803c:	60bb      	str	r3, [r7, #8]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	685a      	ldr	r2, [r3, #4]
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	605a      	str	r2, [r3, #4]
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	685a      	ldr	r2, [r3, #4]
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	3308      	adds	r3, #8
 8008050:	429a      	cmp	r2, r3
 8008052:	d104      	bne.n	800805e <vTaskSwitchContext+0xce>
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	685a      	ldr	r2, [r3, #4]
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	605a      	str	r2, [r3, #4]
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	4a04      	ldr	r2, [pc, #16]	; (8008078 <vTaskSwitchContext+0xe8>)
 8008066:	6013      	str	r3, [r2, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008068:	bf00      	nop
 800806a:	3718      	adds	r7, #24
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}
 8008070:	20014564 	.word	0x20014564
 8008074:	20014554 	.word	0x20014554
 8008078:	20014454 	.word	0x20014454
 800807c:	20014548 	.word	0x20014548
 8008080:	20014458 	.word	0x20014458
 8008084:	0800d2d4 	.word	0x0800d2d4

08008088 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d104      	bne.n	80080a2 <vTaskPlaceOnEventList+0x1a>
 8008098:	491c      	ldr	r1, [pc, #112]	; (800810c <vTaskPlaceOnEventList+0x84>)
 800809a:	f640 00da 	movw	r0, #2266	; 0x8da
 800809e:	f7f9 fa13 	bl	80014c8 <vAssertCalled>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080a2:	4b1b      	ldr	r3, [pc, #108]	; (8008110 <vTaskPlaceOnEventList+0x88>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	3318      	adds	r3, #24
 80080a8:	4619      	mov	r1, r3
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f7fe fa6c 	bl	8006588 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80080b0:	4b17      	ldr	r3, [pc, #92]	; (8008110 <vTaskPlaceOnEventList+0x88>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	3304      	adds	r3, #4
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7fe faa0 	bl	80065fc <uxListRemove>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10b      	bne.n	80080da <vTaskPlaceOnEventList+0x52>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80080c2:	4b13      	ldr	r3, [pc, #76]	; (8008110 <vTaskPlaceOnEventList+0x88>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c8:	2201      	movs	r2, #1
 80080ca:	fa02 f303 	lsl.w	r3, r2, r3
 80080ce:	43da      	mvns	r2, r3
 80080d0:	4b10      	ldr	r3, [pc, #64]	; (8008114 <vTaskPlaceOnEventList+0x8c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4013      	ands	r3, r2
 80080d6:	4a0f      	ldr	r2, [pc, #60]	; (8008114 <vTaskPlaceOnEventList+0x8c>)
 80080d8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e0:	d107      	bne.n	80080f2 <vTaskPlaceOnEventList+0x6a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80080e2:	4b0b      	ldr	r3, [pc, #44]	; (8008110 <vTaskPlaceOnEventList+0x88>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	3304      	adds	r3, #4
 80080e8:	4619      	mov	r1, r3
 80080ea:	480b      	ldr	r0, [pc, #44]	; (8008118 <vTaskPlaceOnEventList+0x90>)
 80080ec:	f7fe fa28 	bl	8006540 <vListInsertEnd>
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80080f0:	e007      	b.n	8008102 <vTaskPlaceOnEventList+0x7a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 80080f2:	4b0a      	ldr	r3, [pc, #40]	; (800811c <vTaskPlaceOnEventList+0x94>)
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	4413      	add	r3, r2
 80080fa:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f000 fa21 	bl	8008544 <prvAddCurrentTaskToDelayedList>
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008102:	bf00      	nop
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	0800d2d4 	.word	0x0800d2d4
 8008110:	20014454 	.word	0x20014454
 8008114:	20014548 	.word	0x20014548
 8008118:	2001452c 	.word	0x2001452c
 800811c:	20014544 	.word	0x20014544

08008120 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008120:	b580      	push	{r7, lr}
 8008122:	b086      	sub	sp, #24
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d104      	bne.n	800813c <vTaskPlaceOnEventListRestricted+0x1c>
 8008132:	491c      	ldr	r1, [pc, #112]	; (80081a4 <vTaskPlaceOnEventListRestricted+0x84>)
 8008134:	f640 1059 	movw	r0, #2393	; 0x959
 8008138:	f7f9 f9c6 	bl	80014c8 <vAssertCalled>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800813c:	4b1a      	ldr	r3, [pc, #104]	; (80081a8 <vTaskPlaceOnEventListRestricted+0x88>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3318      	adds	r3, #24
 8008142:	4619      	mov	r1, r3
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f7fe f9fb 	bl	8006540 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800814a:	4b17      	ldr	r3, [pc, #92]	; (80081a8 <vTaskPlaceOnEventListRestricted+0x88>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3304      	adds	r3, #4
 8008150:	4618      	mov	r0, r3
 8008152:	f7fe fa53 	bl	80065fc <uxListRemove>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10b      	bne.n	8008174 <vTaskPlaceOnEventListRestricted+0x54>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800815c:	4b12      	ldr	r3, [pc, #72]	; (80081a8 <vTaskPlaceOnEventListRestricted+0x88>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008162:	2201      	movs	r2, #1
 8008164:	fa02 f303 	lsl.w	r3, r2, r3
 8008168:	43da      	mvns	r2, r3
 800816a:	4b10      	ldr	r3, [pc, #64]	; (80081ac <vTaskPlaceOnEventListRestricted+0x8c>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4013      	ands	r3, r2
 8008170:	4a0e      	ldr	r2, [pc, #56]	; (80081ac <vTaskPlaceOnEventListRestricted+0x8c>)
 8008172:	6013      	str	r3, [r2, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2b01      	cmp	r3, #1
 8008178:	d107      	bne.n	800818a <vTaskPlaceOnEventListRestricted+0x6a>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800817a:	4b0b      	ldr	r3, [pc, #44]	; (80081a8 <vTaskPlaceOnEventListRestricted+0x88>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	3304      	adds	r3, #4
 8008180:	4619      	mov	r1, r3
 8008182:	480b      	ldr	r0, [pc, #44]	; (80081b0 <vTaskPlaceOnEventListRestricted+0x90>)
 8008184:	f7fe f9dc 	bl	8006540 <vListInsertEnd>
			/* Remove compiler warnings when INCLUDE_vTaskSuspend() is not
			defined. */
			( void ) xWaitIndefinitely;
		}
		#endif
	}
 8008188:	e007      	b.n	800819a <vTaskPlaceOnEventListRestricted+0x7a>
			else
			{
				/* Calculate the time at which the task should be woken if the
				event does not occur.  This may overflow but this doesn't
				matter. */
				xTimeToWake = xTickCount + xTicksToWait;
 800818a:	4b0a      	ldr	r3, [pc, #40]	; (80081b4 <vTaskPlaceOnEventListRestricted+0x94>)
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	4413      	add	r3, r2
 8008192:	617b      	str	r3, [r7, #20]
				traceTASK_DELAY_UNTIL();
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8008194:	6978      	ldr	r0, [r7, #20]
 8008196:	f000 f9d5 	bl	8008544 <prvAddCurrentTaskToDelayedList>
			/* Remove compiler warnings when INCLUDE_vTaskSuspend() is not
			defined. */
			( void ) xWaitIndefinitely;
		}
		#endif
	}
 800819a:	bf00      	nop
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	0800d2d4 	.word	0x0800d2d4
 80081a8:	20014454 	.word	0x20014454
 80081ac:	20014548 	.word	0x20014548
 80081b0:	2001452c 	.word	0x2001452c
 80081b4:	20014544 	.word	0x20014544

080081b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d104      	bne.n	80081d8 <xTaskRemoveFromEventList+0x20>
 80081ce:	4922      	ldr	r1, [pc, #136]	; (8008258 <xTaskRemoveFromEventList+0xa0>)
 80081d0:	f640 10b4 	movw	r0, #2484	; 0x9b4
 80081d4:	f7f9 f978 	bl	80014c8 <vAssertCalled>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	3318      	adds	r3, #24
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fe fa0d 	bl	80065fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081e2:	4b1e      	ldr	r3, [pc, #120]	; (800825c <xTaskRemoveFromEventList+0xa4>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d11c      	bne.n	8008224 <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	3304      	adds	r3, #4
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7fe fa04 	bl	80065fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f8:	2201      	movs	r2, #1
 80081fa:	409a      	lsls	r2, r3
 80081fc:	4b18      	ldr	r3, [pc, #96]	; (8008260 <xTaskRemoveFromEventList+0xa8>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4313      	orrs	r3, r2
 8008202:	4a17      	ldr	r2, [pc, #92]	; (8008260 <xTaskRemoveFromEventList+0xa8>)
 8008204:	6013      	str	r3, [r2, #0]
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800820a:	4613      	mov	r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	4413      	add	r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	4a14      	ldr	r2, [pc, #80]	; (8008264 <xTaskRemoveFromEventList+0xac>)
 8008214:	441a      	add	r2, r3
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	3304      	adds	r3, #4
 800821a:	4619      	mov	r1, r3
 800821c:	4610      	mov	r0, r2
 800821e:	f7fe f98f 	bl	8006540 <vListInsertEnd>
 8008222:	e005      	b.n	8008230 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	3318      	adds	r3, #24
 8008228:	4619      	mov	r1, r3
 800822a:	480f      	ldr	r0, [pc, #60]	; (8008268 <xTaskRemoveFromEventList+0xb0>)
 800822c:	f7fe f988 	bl	8006540 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008234:	4b0d      	ldr	r3, [pc, #52]	; (800826c <xTaskRemoveFromEventList+0xb4>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800823a:	429a      	cmp	r2, r3
 800823c:	d905      	bls.n	800824a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800823e:	2301      	movs	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008242:	4b0b      	ldr	r3, [pc, #44]	; (8008270 <xTaskRemoveFromEventList+0xb8>)
 8008244:	2201      	movs	r2, #1
 8008246:	601a      	str	r2, [r3, #0]
 8008248:	e001      	b.n	800824e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800824a:	2300      	movs	r3, #0
 800824c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800824e:	68fb      	ldr	r3, [r7, #12]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3710      	adds	r7, #16
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	0800d2d4 	.word	0x0800d2d4
 800825c:	20014564 	.word	0x20014564
 8008260:	20014548 	.word	0x20014548
 8008264:	20014458 	.word	0x20014458
 8008268:	20014500 	.word	0x20014500
 800826c:	20014454 	.word	0x20014454
 8008270:	20014554 	.word	0x20014554

08008274 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b082      	sub	sp, #8
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d104      	bne.n	800828c <vTaskSetTimeOutState+0x18>
 8008282:	4908      	ldr	r1, [pc, #32]	; (80082a4 <vTaskSetTimeOutState+0x30>)
 8008284:	f640 2014 	movw	r0, #2580	; 0xa14
 8008288:	f7f9 f91e 	bl	80014c8 <vAssertCalled>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800828c:	4b06      	ldr	r3, [pc, #24]	; (80082a8 <vTaskSetTimeOutState+0x34>)
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008294:	4b05      	ldr	r3, [pc, #20]	; (80082ac <vTaskSetTimeOutState+0x38>)
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	605a      	str	r2, [r3, #4]
}
 800829c:	bf00      	nop
 800829e:	3708      	adds	r7, #8
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	0800d2d4 	.word	0x0800d2d4
 80082a8:	20014558 	.word	0x20014558
 80082ac:	20014544 	.word	0x20014544

080082b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d104      	bne.n	80082ca <xTaskCheckForTimeOut+0x1a>
 80082c0:	4923      	ldr	r1, [pc, #140]	; (8008350 <xTaskCheckForTimeOut+0xa0>)
 80082c2:	f640 201e 	movw	r0, #2590	; 0xa1e
 80082c6:	f7f9 f8ff 	bl	80014c8 <vAssertCalled>
	configASSERT( pxTicksToWait );
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d104      	bne.n	80082da <xTaskCheckForTimeOut+0x2a>
 80082d0:	491f      	ldr	r1, [pc, #124]	; (8008350 <xTaskCheckForTimeOut+0xa0>)
 80082d2:	f640 201f 	movw	r0, #2591	; 0xa1f
 80082d6:	f7f9 f8f7 	bl	80014c8 <vAssertCalled>

	taskENTER_CRITICAL();
 80082da:	f7fe fa93 	bl	8006804 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80082de:	4b1d      	ldr	r3, [pc, #116]	; (8008354 <xTaskCheckForTimeOut+0xa4>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ec:	d102      	bne.n	80082f4 <xTaskCheckForTimeOut+0x44>
			{
				xReturn = pdFALSE;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
 80082f2:	e026      	b.n	8008342 <xTaskCheckForTimeOut+0x92>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	4b17      	ldr	r3, [pc, #92]	; (8008358 <xTaskCheckForTimeOut+0xa8>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d007      	beq.n	8008310 <xTaskCheckForTimeOut+0x60>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	429a      	cmp	r2, r3
 8008308:	d802      	bhi.n	8008310 <xTaskCheckForTimeOut+0x60>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 800830a:	2301      	movs	r3, #1
 800830c:	60fb      	str	r3, [r7, #12]
 800830e:	e018      	b.n	8008342 <xTaskCheckForTimeOut+0x92>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	68ba      	ldr	r2, [r7, #8]
 8008316:	1ad2      	subs	r2, r2, r3
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	429a      	cmp	r2, r3
 800831e:	d20e      	bcs.n	800833e <xTaskCheckForTimeOut+0x8e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6859      	ldr	r1, [r3, #4]
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	1acb      	subs	r3, r1, r3
 800832c:	441a      	add	r2, r3
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7ff ff9e 	bl	8008274 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8008338:	2300      	movs	r3, #0
 800833a:	60fb      	str	r3, [r7, #12]
 800833c:	e001      	b.n	8008342 <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			xReturn = pdTRUE;
 800833e:	2301      	movs	r3, #1
 8008340:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008342:	f7fe fa8b 	bl	800685c <vPortExitCritical>

	return xReturn;
 8008346:	68fb      	ldr	r3, [r7, #12]
}
 8008348:	4618      	mov	r0, r3
 800834a:	3710      	adds	r7, #16
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	0800d2d4 	.word	0x0800d2d4
 8008354:	20014544 	.word	0x20014544
 8008358:	20014558 	.word	0x20014558

0800835c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800835c:	b480      	push	{r7}
 800835e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008360:	4b03      	ldr	r3, [pc, #12]	; (8008370 <vTaskMissedYield+0x14>)
 8008362:	2201      	movs	r2, #1
 8008364:	601a      	str	r2, [r3, #0]
}
 8008366:	bf00      	nop
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	20014554 	.word	0x20014554

08008374 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 800837c:	f000 f8a6 	bl	80084cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008380:	4b06      	ldr	r3, [pc, #24]	; (800839c <prvIdleTask+0x28>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d9f9      	bls.n	800837c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008388:	4b05      	ldr	r3, [pc, #20]	; (80083a0 <prvIdleTask+0x2c>)
 800838a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	f3bf 8f6f 	isb	sy
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8008398:	e7f0      	b.n	800837c <prvIdleTask+0x8>
 800839a:	bf00      	nop
 800839c:	20014458 	.word	0x20014458
 80083a0:	e000ed04 	.word	0xe000ed04

080083a4 <prvInitialiseTCBVariables>:

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	60b9      	str	r1, [r7, #8]
 80083ae:	607a      	str	r2, [r7, #4]
 80083b0:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083b2:	2300      	movs	r3, #0
 80083b4:	617b      	str	r3, [r7, #20]
 80083b6:	e012      	b.n	80083de <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 80083b8:	68ba      	ldr	r2, [r7, #8]
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	4413      	add	r3, r2
 80083be:	7819      	ldrb	r1, [r3, #0]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	4413      	add	r3, r2
 80083c6:	3334      	adds	r3, #52	; 0x34
 80083c8:	460a      	mov	r2, r1
 80083ca:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80083cc:	68ba      	ldr	r2, [r7, #8]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	4413      	add	r3, r2
 80083d2:	781b      	ldrb	r3, [r3, #0]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d006      	beq.n	80083e6 <prvInitialiseTCBVariables+0x42>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	3301      	adds	r3, #1
 80083dc:	617b      	str	r3, [r7, #20]
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	2b0f      	cmp	r3, #15
 80083e2:	d9e9      	bls.n	80083b8 <prvInitialiseTCBVariables+0x14>
 80083e4:	e000      	b.n	80083e8 <prvInitialiseTCBVariables+0x44>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
 80083e6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2200      	movs	r2, #0
 80083ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b05      	cmp	r3, #5
 80083f4:	d901      	bls.n	80083fa <prvInitialiseTCBVariables+0x56>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083f6:	2305      	movs	r3, #5
 80083f8:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	64da      	str	r2, [r3, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2200      	movs	r2, #0
 800840a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	3304      	adds	r3, #4
 8008410:	4618      	mov	r0, r3
 8008412:	f7fe f887 	bl	8006524 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	3318      	adds	r3, #24
 800841a:	4618      	mov	r0, r3
 800841c:	f7fe f882 	bl	8006524 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	68fa      	ldr	r2, [r7, #12]
 8008424:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f1c3 0206 	rsb	r2, r3, #6
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	655a      	str	r2, [r3, #84]	; 0x54
		pxTCB->eNotifyState = eNotWaitingNotification;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8008444:	bf00      	nop
 8008446:	3718      	adds	r7, #24
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008452:	2300      	movs	r3, #0
 8008454:	607b      	str	r3, [r7, #4]
 8008456:	e00c      	b.n	8008472 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	4613      	mov	r3, r2
 800845c:	009b      	lsls	r3, r3, #2
 800845e:	4413      	add	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	4a12      	ldr	r2, [pc, #72]	; (80084ac <prvInitialiseTaskLists+0x60>)
 8008464:	4413      	add	r3, r2
 8008466:	4618      	mov	r0, r3
 8008468:	f7fe f83c 	bl	80064e4 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	3301      	adds	r3, #1
 8008470:	607b      	str	r3, [r7, #4]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2b05      	cmp	r3, #5
 8008476:	d9ef      	bls.n	8008458 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8008478:	480d      	ldr	r0, [pc, #52]	; (80084b0 <prvInitialiseTaskLists+0x64>)
 800847a:	f7fe f833 	bl	80064e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800847e:	480d      	ldr	r0, [pc, #52]	; (80084b4 <prvInitialiseTaskLists+0x68>)
 8008480:	f7fe f830 	bl	80064e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008484:	480c      	ldr	r0, [pc, #48]	; (80084b8 <prvInitialiseTaskLists+0x6c>)
 8008486:	f7fe f82d 	bl	80064e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800848a:	480c      	ldr	r0, [pc, #48]	; (80084bc <prvInitialiseTaskLists+0x70>)
 800848c:	f7fe f82a 	bl	80064e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008490:	480b      	ldr	r0, [pc, #44]	; (80084c0 <prvInitialiseTaskLists+0x74>)
 8008492:	f7fe f827 	bl	80064e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008496:	4b0b      	ldr	r3, [pc, #44]	; (80084c4 <prvInitialiseTaskLists+0x78>)
 8008498:	4a05      	ldr	r2, [pc, #20]	; (80084b0 <prvInitialiseTaskLists+0x64>)
 800849a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800849c:	4b0a      	ldr	r3, [pc, #40]	; (80084c8 <prvInitialiseTaskLists+0x7c>)
 800849e:	4a05      	ldr	r2, [pc, #20]	; (80084b4 <prvInitialiseTaskLists+0x68>)
 80084a0:	601a      	str	r2, [r3, #0]
}
 80084a2:	bf00      	nop
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	20014458 	.word	0x20014458
 80084b0:	200144d0 	.word	0x200144d0
 80084b4:	200144e4 	.word	0x200144e4
 80084b8:	20014500 	.word	0x20014500
 80084bc:	20014514 	.word	0x20014514
 80084c0:	2001452c 	.word	0x2001452c
 80084c4:	200144f8 	.word	0x200144f8
 80084c8:	200144fc 	.word	0x200144fc

080084cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 80084d2:	e028      	b.n	8008526 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 80084d4:	f7ff fbf4 	bl	8007cc0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80084d8:	4b17      	ldr	r3, [pc, #92]	; (8008538 <prvCheckTasksWaitingTermination+0x6c>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	bf0c      	ite	eq
 80084e0:	2301      	moveq	r3, #1
 80084e2:	2300      	movne	r3, #0
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 80084e8:	f7ff fbf8 	bl	8007cdc <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d119      	bne.n	8008526 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80084f2:	f7fe f987 	bl	8006804 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80084f6:	4b10      	ldr	r3, [pc, #64]	; (8008538 <prvCheckTasksWaitingTermination+0x6c>)
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	3304      	adds	r3, #4
 8008502:	4618      	mov	r0, r3
 8008504:	f7fe f87a 	bl	80065fc <uxListRemove>
					--uxCurrentNumberOfTasks;
 8008508:	4b0c      	ldr	r3, [pc, #48]	; (800853c <prvCheckTasksWaitingTermination+0x70>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3b01      	subs	r3, #1
 800850e:	4a0b      	ldr	r2, [pc, #44]	; (800853c <prvCheckTasksWaitingTermination+0x70>)
 8008510:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8008512:	4b0b      	ldr	r3, [pc, #44]	; (8008540 <prvCheckTasksWaitingTermination+0x74>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	3b01      	subs	r3, #1
 8008518:	4a09      	ldr	r2, [pc, #36]	; (8008540 <prvCheckTasksWaitingTermination+0x74>)
 800851a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800851c:	f7fe f99e 	bl	800685c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8008520:	6838      	ldr	r0, [r7, #0]
 8008522:	f000 f87b 	bl	800861c <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8008526:	4b06      	ldr	r3, [pc, #24]	; (8008540 <prvCheckTasksWaitingTermination+0x74>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1d2      	bne.n	80084d4 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 800852e:	bf00      	nop
 8008530:	3708      	adds	r7, #8
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	20014514 	.word	0x20014514
 800853c:	20014540 	.word	0x20014540
 8008540:	20014528 	.word	0x20014528

08008544 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 800854c:	4b13      	ldr	r3, [pc, #76]	; (800859c <prvAddCurrentTaskToDelayedList+0x58>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8008554:	4b12      	ldr	r3, [pc, #72]	; (80085a0 <prvAddCurrentTaskToDelayedList+0x5c>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	429a      	cmp	r2, r3
 800855c:	d209      	bcs.n	8008572 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800855e:	4b11      	ldr	r3, [pc, #68]	; (80085a4 <prvAddCurrentTaskToDelayedList+0x60>)
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	4b0e      	ldr	r3, [pc, #56]	; (800859c <prvAddCurrentTaskToDelayedList+0x58>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	3304      	adds	r3, #4
 8008568:	4619      	mov	r1, r3
 800856a:	4610      	mov	r0, r2
 800856c:	f7fe f80c 	bl	8006588 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008570:	e010      	b.n	8008594 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8008572:	4b0d      	ldr	r3, [pc, #52]	; (80085a8 <prvAddCurrentTaskToDelayedList+0x64>)
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	4b09      	ldr	r3, [pc, #36]	; (800859c <prvAddCurrentTaskToDelayedList+0x58>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	3304      	adds	r3, #4
 800857c:	4619      	mov	r1, r3
 800857e:	4610      	mov	r0, r2
 8008580:	f7fe f802 	bl	8006588 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8008584:	4b09      	ldr	r3, [pc, #36]	; (80085ac <prvAddCurrentTaskToDelayedList+0x68>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	429a      	cmp	r2, r3
 800858c:	d202      	bcs.n	8008594 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 800858e:	4a07      	ldr	r2, [pc, #28]	; (80085ac <prvAddCurrentTaskToDelayedList+0x68>)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6013      	str	r3, [r2, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008594:	bf00      	nop
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}
 800859c:	20014454 	.word	0x20014454
 80085a0:	20014544 	.word	0x20014544
 80085a4:	200144fc 	.word	0x200144fc
 80085a8:	200144f8 	.word	0x200144f8
 80085ac:	20014560 	.word	0x20014560

080085b0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	4603      	mov	r3, r0
 80085b8:	6039      	str	r1, [r7, #0]
 80085ba:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d106      	bne.n	80085d0 <prvAllocateTCBAndStack+0x20>
 80085c2:	88fb      	ldrh	r3, [r7, #6]
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7fe fa1e 	bl	8006a08 <pvPortMalloc>
 80085cc:	4603      	mov	r3, r0
 80085ce:	e000      	b.n	80085d2 <prvAllocateTCBAndStack+0x22>
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00e      	beq.n	80085f8 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80085da:	205c      	movs	r0, #92	; 0x5c
 80085dc:	f7fe fa14 	bl	8006a08 <pvPortMalloc>
 80085e0:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d003      	beq.n	80085f0 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	631a      	str	r2, [r3, #48]	; 0x30
 80085ee:	e005      	b.n	80085fc <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 80085f0:	68b8      	ldr	r0, [r7, #8]
 80085f2:	f7fe fabf 	bl	8006b74 <vPortFree>
 80085f6:	e001      	b.n	80085fc <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d007      	beq.n	8008612 <prvAllocateTCBAndStack+0x62>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008606:	88fb      	ldrh	r3, [r7, #6]
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	461a      	mov	r2, r3
 800860c:	21a5      	movs	r1, #165	; 0xa5
 800860e:	f001 ff48 	bl	800a4a2 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 8008612:	68fb      	ldr	r3, [r7, #12]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008628:	4618      	mov	r0, r3
 800862a:	f7fe faa3 	bl	8006b74 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f7fe faa0 	bl	8006b74 <vPortFree>
	}
 8008634:	bf00      	nop
 8008636:	3708      	adds	r7, #8
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008642:	4b0f      	ldr	r3, [pc, #60]	; (8008680 <prvResetNextTaskUnblockTime+0x44>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d101      	bne.n	8008650 <prvResetNextTaskUnblockTime+0x14>
 800864c:	2301      	movs	r3, #1
 800864e:	e000      	b.n	8008652 <prvResetNextTaskUnblockTime+0x16>
 8008650:	2300      	movs	r3, #0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d004      	beq.n	8008660 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008656:	4b0b      	ldr	r3, [pc, #44]	; (8008684 <prvResetNextTaskUnblockTime+0x48>)
 8008658:	f04f 32ff 	mov.w	r2, #4294967295
 800865c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
 800865e:	e008      	b.n	8008672 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008660:	4b07      	ldr	r3, [pc, #28]	; (8008680 <prvResetNextTaskUnblockTime+0x44>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	4a05      	ldr	r2, [pc, #20]	; (8008684 <prvResetNextTaskUnblockTime+0x48>)
 8008670:	6013      	str	r3, [r2, #0]
	}
}
 8008672:	bf00      	nop
 8008674:	370c      	adds	r7, #12
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	200144f8 	.word	0x200144f8
 8008684:	20014560 	.word	0x20014560

08008688 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800868e:	4b0b      	ldr	r3, [pc, #44]	; (80086bc <xTaskGetSchedulerState+0x34>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d102      	bne.n	800869c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008696:	2301      	movs	r3, #1
 8008698:	607b      	str	r3, [r7, #4]
 800869a:	e008      	b.n	80086ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800869c:	4b08      	ldr	r3, [pc, #32]	; (80086c0 <xTaskGetSchedulerState+0x38>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d102      	bne.n	80086aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80086a4:	2302      	movs	r3, #2
 80086a6:	607b      	str	r3, [r7, #4]
 80086a8:	e001      	b.n	80086ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80086aa:	2300      	movs	r3, #0
 80086ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80086ae:	687b      	ldr	r3, [r7, #4]
	}
 80086b0:	4618      	mov	r0, r3
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	2001454c 	.word	0x2001454c
 80086c0:	20014564 	.word	0x20014564

080086c4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d062      	beq.n	800879c <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086da:	4b32      	ldr	r3, [pc, #200]	; (80087a4 <vTaskPriorityInherit+0xe0>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d25b      	bcs.n	800879c <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	699b      	ldr	r3, [r3, #24]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	db06      	blt.n	80086fa <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086ec:	4b2d      	ldr	r3, [pc, #180]	; (80087a4 <vTaskPriorityInherit+0xe0>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f2:	f1c3 0206 	rsb	r2, r3, #6
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6959      	ldr	r1, [r3, #20]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008702:	4613      	mov	r3, r2
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	4413      	add	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4a27      	ldr	r2, [pc, #156]	; (80087a8 <vTaskPriorityInherit+0xe4>)
 800870c:	4413      	add	r3, r2
 800870e:	4299      	cmp	r1, r3
 8008710:	d101      	bne.n	8008716 <vTaskPriorityInherit+0x52>
 8008712:	2301      	movs	r3, #1
 8008714:	e000      	b.n	8008718 <vTaskPriorityInherit+0x54>
 8008716:	2300      	movs	r3, #0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d03a      	beq.n	8008792 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	3304      	adds	r3, #4
 8008720:	4618      	mov	r0, r3
 8008722:	f7fd ff6b 	bl	80065fc <uxListRemove>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d115      	bne.n	8008758 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008730:	491d      	ldr	r1, [pc, #116]	; (80087a8 <vTaskPriorityInherit+0xe4>)
 8008732:	4613      	mov	r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	4413      	add	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	440b      	add	r3, r1
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d10a      	bne.n	8008758 <vTaskPriorityInherit+0x94>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008746:	2201      	movs	r2, #1
 8008748:	fa02 f303 	lsl.w	r3, r2, r3
 800874c:	43da      	mvns	r2, r3
 800874e:	4b17      	ldr	r3, [pc, #92]	; (80087ac <vTaskPriorityInherit+0xe8>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4013      	ands	r3, r2
 8008754:	4a15      	ldr	r2, [pc, #84]	; (80087ac <vTaskPriorityInherit+0xe8>)
 8008756:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008758:	4b12      	ldr	r3, [pc, #72]	; (80087a4 <vTaskPriorityInherit+0xe0>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008766:	2201      	movs	r2, #1
 8008768:	409a      	lsls	r2, r3
 800876a:	4b10      	ldr	r3, [pc, #64]	; (80087ac <vTaskPriorityInherit+0xe8>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4313      	orrs	r3, r2
 8008770:	4a0e      	ldr	r2, [pc, #56]	; (80087ac <vTaskPriorityInherit+0xe8>)
 8008772:	6013      	str	r3, [r2, #0]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008778:	4613      	mov	r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	4413      	add	r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	4a09      	ldr	r2, [pc, #36]	; (80087a8 <vTaskPriorityInherit+0xe4>)
 8008782:	441a      	add	r2, r3
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	3304      	adds	r3, #4
 8008788:	4619      	mov	r1, r3
 800878a:	4610      	mov	r0, r2
 800878c:	f7fd fed8 	bl	8006540 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008790:	e004      	b.n	800879c <vTaskPriorityInherit+0xd8>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008792:	4b04      	ldr	r3, [pc, #16]	; (80087a4 <vTaskPriorityInherit+0xe0>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800879c:	bf00      	nop
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}
 80087a4:	20014454 	.word	0x20014454
 80087a8:	20014458 	.word	0x20014458
 80087ac:	20014548 	.word	0x20014548

080087b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80087bc:	2300      	movs	r3, #0
 80087be:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d062      	beq.n	800888c <xTaskPriorityDisinherit+0xdc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80087c6:	4b34      	ldr	r3, [pc, #208]	; (8008898 <xTaskPriorityDisinherit+0xe8>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68ba      	ldr	r2, [r7, #8]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d004      	beq.n	80087da <xTaskPriorityDisinherit+0x2a>
 80087d0:	4932      	ldr	r1, [pc, #200]	; (800889c <xTaskPriorityDisinherit+0xec>)
 80087d2:	f640 50a7 	movw	r0, #3495	; 0xda7
 80087d6:	f7f8 fe77 	bl	80014c8 <vAssertCalled>

			configASSERT( pxTCB->uxMutexesHeld );
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d104      	bne.n	80087ec <xTaskPriorityDisinherit+0x3c>
 80087e2:	492e      	ldr	r1, [pc, #184]	; (800889c <xTaskPriorityDisinherit+0xec>)
 80087e4:	f640 50a9 	movw	r0, #3497	; 0xda9
 80087e8:	f7f8 fe6e 	bl	80014c8 <vAssertCalled>
			( pxTCB->uxMutexesHeld )--;
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087f0:	1e5a      	subs	r2, r3, #1
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087fe:	429a      	cmp	r2, r3
 8008800:	d044      	beq.n	800888c <xTaskPriorityDisinherit+0xdc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008806:	2b00      	cmp	r3, #0
 8008808:	d140      	bne.n	800888c <xTaskPriorityDisinherit+0xdc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	3304      	adds	r3, #4
 800880e:	4618      	mov	r0, r3
 8008810:	f7fd fef4 	bl	80065fc <uxListRemove>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d115      	bne.n	8008846 <xTaskPriorityDisinherit+0x96>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800881e:	4920      	ldr	r1, [pc, #128]	; (80088a0 <xTaskPriorityDisinherit+0xf0>)
 8008820:	4613      	mov	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4413      	add	r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	440b      	add	r3, r1
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10a      	bne.n	8008846 <xTaskPriorityDisinherit+0x96>
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008834:	2201      	movs	r2, #1
 8008836:	fa02 f303 	lsl.w	r3, r2, r3
 800883a:	43da      	mvns	r2, r3
 800883c:	4b19      	ldr	r3, [pc, #100]	; (80088a4 <xTaskPriorityDisinherit+0xf4>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4013      	ands	r3, r2
 8008842:	4a18      	ldr	r2, [pc, #96]	; (80088a4 <xTaskPriorityDisinherit+0xf4>)
 8008844:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008852:	f1c3 0206 	rsb	r2, r3, #6
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800885e:	2201      	movs	r2, #1
 8008860:	409a      	lsls	r2, r3
 8008862:	4b10      	ldr	r3, [pc, #64]	; (80088a4 <xTaskPriorityDisinherit+0xf4>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4313      	orrs	r3, r2
 8008868:	4a0e      	ldr	r2, [pc, #56]	; (80088a4 <xTaskPriorityDisinherit+0xf4>)
 800886a:	6013      	str	r3, [r2, #0]
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008870:	4613      	mov	r3, r2
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	4413      	add	r3, r2
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	4a09      	ldr	r2, [pc, #36]	; (80088a0 <xTaskPriorityDisinherit+0xf0>)
 800887a:	441a      	add	r2, r3
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	3304      	adds	r3, #4
 8008880:	4619      	mov	r1, r3
 8008882:	4610      	mov	r0, r2
 8008884:	f7fd fe5c 	bl	8006540 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008888:	2301      	movs	r3, #1
 800888a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800888c:	68fb      	ldr	r3, [r7, #12]
	}
 800888e:	4618      	mov	r0, r3
 8008890:	3710      	adds	r7, #16
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	20014454 	.word	0x20014454
 800889c:	0800d2d4 	.word	0x0800d2d4
 80088a0:	20014458 	.word	0x20014458
 80088a4:	20014548 	.word	0x20014548

080088a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80088a8:	b480      	push	{r7}
 80088aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80088ac:	4b07      	ldr	r3, [pc, #28]	; (80088cc <pvTaskIncrementMutexHeldCount+0x24>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d004      	beq.n	80088be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80088b4:	4b05      	ldr	r3, [pc, #20]	; (80088cc <pvTaskIncrementMutexHeldCount+0x24>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80088ba:	3201      	adds	r2, #1
 80088bc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80088be:	4b03      	ldr	r3, [pc, #12]	; (80088cc <pvTaskIncrementMutexHeldCount+0x24>)
 80088c0:	681b      	ldr	r3, [r3, #0]
	}
 80088c2:	4618      	mov	r0, r3
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr
 80088cc:	20014454 	.word	0x20014454

080088d0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b086      	sub	sp, #24
 80088d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80088d6:	2300      	movs	r3, #0
 80088d8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80088da:	f000 fa93 	bl	8008e04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80088de:	4b10      	ldr	r3, [pc, #64]	; (8008920 <xTimerCreateTimerTask+0x50>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00f      	beq.n	8008906 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 80088e6:	2300      	movs	r3, #0
 80088e8:	9303      	str	r3, [sp, #12]
 80088ea:	2300      	movs	r3, #0
 80088ec:	9302      	str	r3, [sp, #8]
 80088ee:	2300      	movs	r3, #0
 80088f0:	9301      	str	r3, [sp, #4]
 80088f2:	2305      	movs	r3, #5
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	2300      	movs	r3, #0
 80088f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80088fc:	4909      	ldr	r1, [pc, #36]	; (8008924 <xTimerCreateTimerTask+0x54>)
 80088fe:	480a      	ldr	r0, [pc, #40]	; (8008928 <xTimerCreateTimerTask+0x58>)
 8008900:	f7fe ff7e 	bl	8007800 <xTaskGenericCreate>
 8008904:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d104      	bne.n	8008916 <xTimerCreateTimerTask+0x46>
 800890c:	4907      	ldr	r1, [pc, #28]	; (800892c <xTimerCreateTimerTask+0x5c>)
 800890e:	f44f 7087 	mov.w	r0, #270	; 0x10e
 8008912:	f7f8 fdd9 	bl	80014c8 <vAssertCalled>
	return xReturn;
 8008916:	687b      	ldr	r3, [r7, #4]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3708      	adds	r7, #8
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	20014598 	.word	0x20014598
 8008924:	0800d304 	.word	0x0800d304
 8008928:	08008a3d 	.word	0x08008a3d
 800892c:	0800d30c 	.word	0x0800d30c

08008930 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b08a      	sub	sp, #40	; 0x28
 8008934:	af00      	add	r7, sp, #0
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
 800893c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800893e:	2300      	movs	r3, #0
 8008940:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d104      	bne.n	8008952 <xTimerGenericCommand+0x22>
 8008948:	491c      	ldr	r1, [pc, #112]	; (80089bc <xTimerGenericCommand+0x8c>)
 800894a:	f240 1041 	movw	r0, #321	; 0x141
 800894e:	f7f8 fdbb 	bl	80014c8 <vAssertCalled>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008952:	4b1b      	ldr	r3, [pc, #108]	; (80089c0 <xTimerGenericCommand+0x90>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d02a      	beq.n	80089b0 <xTimerGenericCommand+0x80>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	2b05      	cmp	r3, #5
 800896a:	dc18      	bgt.n	800899e <xTimerGenericCommand+0x6e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800896c:	f7ff fe8c 	bl	8008688 <xTaskGetSchedulerState>
 8008970:	4603      	mov	r3, r0
 8008972:	2b02      	cmp	r3, #2
 8008974:	d109      	bne.n	800898a <xTimerGenericCommand+0x5a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008976:	4b12      	ldr	r3, [pc, #72]	; (80089c0 <xTimerGenericCommand+0x90>)
 8008978:	6818      	ldr	r0, [r3, #0]
 800897a:	f107 0114 	add.w	r1, r7, #20
 800897e:	2300      	movs	r3, #0
 8008980:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008982:	f7fe fb01 	bl	8006f88 <xQueueGenericSend>
 8008986:	6278      	str	r0, [r7, #36]	; 0x24
 8008988:	e012      	b.n	80089b0 <xTimerGenericCommand+0x80>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800898a:	4b0d      	ldr	r3, [pc, #52]	; (80089c0 <xTimerGenericCommand+0x90>)
 800898c:	6818      	ldr	r0, [r3, #0]
 800898e:	f107 0114 	add.w	r1, r7, #20
 8008992:	2300      	movs	r3, #0
 8008994:	2200      	movs	r2, #0
 8008996:	f7fe faf7 	bl	8006f88 <xQueueGenericSend>
 800899a:	6278      	str	r0, [r7, #36]	; 0x24
 800899c:	e008      	b.n	80089b0 <xTimerGenericCommand+0x80>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800899e:	4b08      	ldr	r3, [pc, #32]	; (80089c0 <xTimerGenericCommand+0x90>)
 80089a0:	6818      	ldr	r0, [r3, #0]
 80089a2:	f107 0114 	add.w	r1, r7, #20
 80089a6:	2300      	movs	r3, #0
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	f7fe fbe3 	bl	8007174 <xQueueGenericSendFromISR>
 80089ae:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80089b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3728      	adds	r7, #40	; 0x28
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
 80089ba:	bf00      	nop
 80089bc:	0800d30c 	.word	0x0800d30c
 80089c0:	20014598 	.word	0x20014598

080089c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b086      	sub	sp, #24
 80089c8:	af02      	add	r7, sp, #8
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089ce:	4b19      	ldr	r3, [pc, #100]	; (8008a34 <prvProcessExpiredTimer+0x70>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	3304      	adds	r3, #4
 80089dc:	4618      	mov	r0, r3
 80089de:	f7fd fe0d 	bl	80065fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	69db      	ldr	r3, [r3, #28]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d11c      	bne.n	8008a24 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	699a      	ldr	r2, [r3, #24]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	18d1      	adds	r1, r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	683a      	ldr	r2, [r7, #0]
 80089f6:	68f8      	ldr	r0, [r7, #12]
 80089f8:	f000 f8c4 	bl	8008b84 <prvInsertTimerInActiveList>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d110      	bne.n	8008a24 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a02:	2300      	movs	r3, #0
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	2300      	movs	r3, #0
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	2100      	movs	r1, #0
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f7ff ff8f 	bl	8008930 <xTimerGenericCommand>
 8008a12:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d104      	bne.n	8008a24 <prvProcessExpiredTimer+0x60>
 8008a1a:	4907      	ldr	r1, [pc, #28]	; (8008a38 <prvProcessExpiredTimer+0x74>)
 8008a1c:	f240 1093 	movw	r0, #403	; 0x193
 8008a20:	f7f8 fd52 	bl	80014c8 <vAssertCalled>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	4798      	blx	r3
}
 8008a2c:	bf00      	nop
 8008a2e:	3710      	adds	r7, #16
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	20014590 	.word	0x20014590
 8008a38:	0800d30c 	.word	0x0800d30c

08008a3c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a44:	f107 0308 	add.w	r3, r7, #8
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 f857 	bl	8008afc <prvGetNextExpireTime>
 8008a4e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	4619      	mov	r1, r3
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 f803 	bl	8008a60 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008a5a:	f000 f8d5 	bl	8008c08 <prvProcessReceivedCommands>
	}
 8008a5e:	e7f1      	b.n	8008a44 <prvTimerTask+0x8>

08008a60 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008a6a:	f7ff f929 	bl	8007cc0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a6e:	f107 0308 	add.w	r3, r7, #8
 8008a72:	4618      	mov	r0, r3
 8008a74:	f000 f866 	bl	8008b44 <prvSampleTimeNow>
 8008a78:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d130      	bne.n	8008ae2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d10a      	bne.n	8008a9c <prvProcessTimerOrBlockTask+0x3c>
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d806      	bhi.n	8008a9c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008a8e:	f7ff f925 	bl	8007cdc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008a92:	68f9      	ldr	r1, [r7, #12]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f7ff ff95 	bl	80089c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008a9a:	e024      	b.n	8008ae6 <prvProcessTimerOrBlockTask+0x86>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d008      	beq.n	8008ab4 <prvProcessTimerOrBlockTask+0x54>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008aa2:	4b13      	ldr	r3, [pc, #76]	; (8008af0 <prvProcessTimerOrBlockTask+0x90>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	bf0c      	ite	eq
 8008aac:	2301      	moveq	r3, #1
 8008aae:	2300      	movne	r3, #0
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ab4:	4b0f      	ldr	r3, [pc, #60]	; (8008af4 <prvProcessTimerOrBlockTask+0x94>)
 8008ab6:	6818      	ldr	r0, [r3, #0]
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	1ad3      	subs	r3, r2, r3
 8008abe:	683a      	ldr	r2, [r7, #0]
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	f7fe fe25 	bl	8007710 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8008ac6:	f7ff f909 	bl	8007cdc <xTaskResumeAll>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10a      	bne.n	8008ae6 <prvProcessTimerOrBlockTask+0x86>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 8008ad0:	4b09      	ldr	r3, [pc, #36]	; (8008af8 <prvProcessTimerOrBlockTask+0x98>)
 8008ad2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ad6:	601a      	str	r2, [r3, #0]
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	f3bf 8f6f 	isb	sy
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008ae0:	e001      	b.n	8008ae6 <prvProcessTimerOrBlockTask+0x86>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8008ae2:	f7ff f8fb 	bl	8007cdc <xTaskResumeAll>
		}
	}
}
 8008ae6:	bf00      	nop
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	20014594 	.word	0x20014594
 8008af4:	20014598 	.word	0x20014598
 8008af8:	e000ed04 	.word	0xe000ed04

08008afc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008afc:	b480      	push	{r7}
 8008afe:	b085      	sub	sp, #20
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b04:	4b0e      	ldr	r3, [pc, #56]	; (8008b40 <prvGetNextExpireTime+0x44>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	bf0c      	ite	eq
 8008b0e:	2301      	moveq	r3, #1
 8008b10:	2300      	movne	r3, #0
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	461a      	mov	r2, r3
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d105      	bne.n	8008b2e <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b22:	4b07      	ldr	r3, [pc, #28]	; (8008b40 <prvGetNextExpireTime+0x44>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	60fb      	str	r3, [r7, #12]
 8008b2c:	e001      	b.n	8008b32 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008b32:	68fb      	ldr	r3, [r7, #12]
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3714      	adds	r7, #20
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr
 8008b40:	20014590 	.word	0x20014590

08008b44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008b4c:	f7ff f956 	bl	8007dfc <xTaskGetTickCount>
 8008b50:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008b52:	4b0b      	ldr	r3, [pc, #44]	; (8008b80 <prvSampleTimeNow+0x3c>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	68fa      	ldr	r2, [r7, #12]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d205      	bcs.n	8008b68 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008b5c:	f000 f8f4 	bl	8008d48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2201      	movs	r2, #1
 8008b64:	601a      	str	r2, [r3, #0]
 8008b66:	e002      	b.n	8008b6e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008b6e:	4a04      	ldr	r2, [pc, #16]	; (8008b80 <prvSampleTimeNow+0x3c>)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008b74:	68fb      	ldr	r3, [r7, #12]
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	2001459c 	.word	0x2001459c

08008b84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008b92:	2300      	movs	r3, #0
 8008b94:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	68ba      	ldr	r2, [r7, #8]
 8008b9a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	68fa      	ldr	r2, [r7, #12]
 8008ba0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d812      	bhi.n	8008bd0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	1ad2      	subs	r2, r2, r3
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	699b      	ldr	r3, [r3, #24]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d302      	bcc.n	8008bbe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	617b      	str	r3, [r7, #20]
 8008bbc:	e01b      	b.n	8008bf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008bbe:	4b10      	ldr	r3, [pc, #64]	; (8008c00 <prvInsertTimerInActiveList+0x7c>)
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	3304      	adds	r3, #4
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	4610      	mov	r0, r2
 8008bca:	f7fd fcdd 	bl	8006588 <vListInsert>
 8008bce:	e012      	b.n	8008bf6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008bd0:	687a      	ldr	r2, [r7, #4]
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d206      	bcs.n	8008be6 <prvInsertTimerInActiveList+0x62>
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d302      	bcc.n	8008be6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008be0:	2301      	movs	r3, #1
 8008be2:	617b      	str	r3, [r7, #20]
 8008be4:	e007      	b.n	8008bf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008be6:	4b07      	ldr	r3, [pc, #28]	; (8008c04 <prvInsertTimerInActiveList+0x80>)
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	3304      	adds	r3, #4
 8008bee:	4619      	mov	r1, r3
 8008bf0:	4610      	mov	r0, r2
 8008bf2:	f7fd fcc9 	bl	8006588 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008bf6:	697b      	ldr	r3, [r7, #20]
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3718      	adds	r7, #24
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}
 8008c00:	20014594 	.word	0x20014594
 8008c04:	20014590 	.word	0x20014590

08008c08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b08c      	sub	sp, #48	; 0x30
 8008c0c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c0e:	e087      	b.n	8008d20 <prvProcessReceivedCommands+0x118>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	da13      	bge.n	8008c3e <prvProcessReceivedCommands+0x36>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008c16:	f107 0308 	add.w	r3, r7, #8
 8008c1a:	3304      	adds	r3, #4
 8008c1c:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d104      	bne.n	8008c2e <prvProcessReceivedCommands+0x26>
 8008c24:	4946      	ldr	r1, [pc, #280]	; (8008d40 <prvProcessReceivedCommands+0x138>)
 8008c26:	f240 2066 	movw	r0, #614	; 0x266
 8008c2a:	f7f8 fc4d 	bl	80014c8 <vAssertCalled>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c34:	6850      	ldr	r0, [r2, #4]
 8008c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c38:	6892      	ldr	r2, [r2, #8]
 8008c3a:	4611      	mov	r1, r2
 8008c3c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	db6d      	blt.n	8008d20 <prvProcessReceivedCommands+0x118>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8008c48:	6a3b      	ldr	r3, [r7, #32]
 8008c4a:	695b      	ldr	r3, [r3, #20]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d004      	beq.n	8008c5a <prvProcessReceivedCommands+0x52>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c50:	6a3b      	ldr	r3, [r7, #32]
 8008c52:	3304      	adds	r3, #4
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fd fcd1 	bl	80065fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c5a:	1d3b      	adds	r3, r7, #4
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7ff ff71 	bl	8008b44 <prvSampleTimeNow>
 8008c62:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	2b09      	cmp	r3, #9
 8008c68:	d859      	bhi.n	8008d1e <prvProcessReceivedCommands+0x116>
 8008c6a:	a201      	add	r2, pc, #4	; (adr r2, 8008c70 <prvProcessReceivedCommands+0x68>)
 8008c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c70:	08008c99 	.word	0x08008c99
 8008c74:	08008c99 	.word	0x08008c99
 8008c78:	08008c99 	.word	0x08008c99
 8008c7c:	08008d21 	.word	0x08008d21
 8008c80:	08008ceb 	.word	0x08008ceb
 8008c84:	08008d17 	.word	0x08008d17
 8008c88:	08008c99 	.word	0x08008c99
 8008c8c:	08008c99 	.word	0x08008c99
 8008c90:	08008d21 	.word	0x08008d21
 8008c94:	08008ceb 	.word	0x08008ceb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	6a3b      	ldr	r3, [r7, #32]
 8008c9c:	699b      	ldr	r3, [r3, #24]
 8008c9e:	18d1      	adds	r1, r2, r3
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	69fa      	ldr	r2, [r7, #28]
 8008ca4:	6a38      	ldr	r0, [r7, #32]
 8008ca6:	f7ff ff6d 	bl	8008b84 <prvInsertTimerInActiveList>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d137      	bne.n	8008d20 <prvProcessReceivedCommands+0x118>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb4:	6a38      	ldr	r0, [r7, #32]
 8008cb6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	69db      	ldr	r3, [r3, #28]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d12f      	bne.n	8008d20 <prvProcessReceivedCommands+0x118>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	6a3b      	ldr	r3, [r7, #32]
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	441a      	add	r2, r3
 8008cc8:	2300      	movs	r3, #0
 8008cca:	9300      	str	r3, [sp, #0]
 8008ccc:	2300      	movs	r3, #0
 8008cce:	2100      	movs	r1, #0
 8008cd0:	6a38      	ldr	r0, [r7, #32]
 8008cd2:	f7ff fe2d 	bl	8008930 <xTimerGenericCommand>
 8008cd6:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d120      	bne.n	8008d20 <prvProcessReceivedCommands+0x118>
 8008cde:	4918      	ldr	r1, [pc, #96]	; (8008d40 <prvProcessReceivedCommands+0x138>)
 8008ce0:	f44f 7028 	mov.w	r0, #672	; 0x2a0
 8008ce4:	f7f8 fbf0 	bl	80014c8 <vAssertCalled>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8008ce8:	e01a      	b.n	8008d20 <prvProcessReceivedCommands+0x118>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	6a3b      	ldr	r3, [r7, #32]
 8008cee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008cf0:	6a3b      	ldr	r3, [r7, #32]
 8008cf2:	699b      	ldr	r3, [r3, #24]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d104      	bne.n	8008d02 <prvProcessReceivedCommands+0xfa>
 8008cf8:	4911      	ldr	r1, [pc, #68]	; (8008d40 <prvProcessReceivedCommands+0x138>)
 8008cfa:	f240 20b7 	movw	r0, #695	; 0x2b7
 8008cfe:	f7f8 fbe3 	bl	80014c8 <vAssertCalled>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d02:	6a3b      	ldr	r3, [r7, #32]
 8008d04:	699a      	ldr	r2, [r3, #24]
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	18d1      	adds	r1, r2, r3
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	69fa      	ldr	r2, [r7, #28]
 8008d0e:	6a38      	ldr	r0, [r7, #32]
 8008d10:	f7ff ff38 	bl	8008b84 <prvInsertTimerInActiveList>
					break;
 8008d14:	e004      	b.n	8008d20 <prvProcessReceivedCommands+0x118>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
 8008d16:	6a38      	ldr	r0, [r7, #32]
 8008d18:	f7fd ff2c 	bl	8006b74 <vPortFree>
					break;
 8008d1c:	e000      	b.n	8008d20 <prvProcessReceivedCommands+0x118>

				default	:
					/* Don't expect to get here. */
					break;
 8008d1e:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d20:	4b08      	ldr	r3, [pc, #32]	; (8008d44 <prvProcessReceivedCommands+0x13c>)
 8008d22:	6818      	ldr	r0, [r3, #0]
 8008d24:	f107 0108 	add.w	r1, r7, #8
 8008d28:	2300      	movs	r3, #0
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f7fe fab6 	bl	800729c <xQueueGenericReceive>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	f47f af6c 	bne.w	8008c10 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 8008d38:	bf00      	nop
 8008d3a:	3728      	adds	r7, #40	; 0x28
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	0800d30c 	.word	0x0800d30c
 8008d44:	20014598 	.word	0x20014598

08008d48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b088      	sub	sp, #32
 8008d4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d4e:	e03f      	b.n	8008dd0 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d50:	4b29      	ldr	r3, [pc, #164]	; (8008df8 <prvSwitchTimerLists+0xb0>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d5a:	4b27      	ldr	r3, [pc, #156]	; (8008df8 <prvSwitchTimerLists+0xb0>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	68db      	ldr	r3, [r3, #12]
 8008d62:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	3304      	adds	r3, #4
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7fd fc47 	bl	80065fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d72:	6938      	ldr	r0, [r7, #16]
 8008d74:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	69db      	ldr	r3, [r3, #28]
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	d128      	bne.n	8008dd0 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	699a      	ldr	r2, [r3, #24]
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	4413      	add	r3, r2
 8008d86:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d90e      	bls.n	8008dae <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	693a      	ldr	r2, [r7, #16]
 8008d9a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d9c:	4b16      	ldr	r3, [pc, #88]	; (8008df8 <prvSwitchTimerLists+0xb0>)
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	3304      	adds	r3, #4
 8008da4:	4619      	mov	r1, r3
 8008da6:	4610      	mov	r0, r2
 8008da8:	f7fd fbee 	bl	8006588 <vListInsert>
 8008dac:	e010      	b.n	8008dd0 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008dae:	2300      	movs	r3, #0
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	2300      	movs	r3, #0
 8008db4:	697a      	ldr	r2, [r7, #20]
 8008db6:	2100      	movs	r1, #0
 8008db8:	6938      	ldr	r0, [r7, #16]
 8008dba:	f7ff fdb9 	bl	8008930 <xTimerGenericCommand>
 8008dbe:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d104      	bne.n	8008dd0 <prvSwitchTimerLists+0x88>
 8008dc6:	490d      	ldr	r1, [pc, #52]	; (8008dfc <prvSwitchTimerLists+0xb4>)
 8008dc8:	f44f 703f 	mov.w	r0, #764	; 0x2fc
 8008dcc:	f7f8 fb7c 	bl	80014c8 <vAssertCalled>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008dd0:	4b09      	ldr	r3, [pc, #36]	; (8008df8 <prvSwitchTimerLists+0xb0>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d1ba      	bne.n	8008d50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008dda:	4b07      	ldr	r3, [pc, #28]	; (8008df8 <prvSwitchTimerLists+0xb0>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8008de0:	4b07      	ldr	r3, [pc, #28]	; (8008e00 <prvSwitchTimerLists+0xb8>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4a04      	ldr	r2, [pc, #16]	; (8008df8 <prvSwitchTimerLists+0xb0>)
 8008de6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008de8:	4a05      	ldr	r2, [pc, #20]	; (8008e00 <prvSwitchTimerLists+0xb8>)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6013      	str	r3, [r2, #0]
}
 8008dee:	bf00      	nop
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	20014590 	.word	0x20014590
 8008dfc:	0800d30c 	.word	0x0800d30c
 8008e00:	20014594 	.word	0x20014594

08008e04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008e08:	f7fd fcfc 	bl	8006804 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008e0c:	4b17      	ldr	r3, [pc, #92]	; (8008e6c <prvCheckForValidListAndQueue+0x68>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d126      	bne.n	8008e62 <prvCheckForValidListAndQueue+0x5e>
		{
			vListInitialise( &xActiveTimerList1 );
 8008e14:	4816      	ldr	r0, [pc, #88]	; (8008e70 <prvCheckForValidListAndQueue+0x6c>)
 8008e16:	f7fd fb65 	bl	80064e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008e1a:	4816      	ldr	r0, [pc, #88]	; (8008e74 <prvCheckForValidListAndQueue+0x70>)
 8008e1c:	f7fd fb62 	bl	80064e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008e20:	4b15      	ldr	r3, [pc, #84]	; (8008e78 <prvCheckForValidListAndQueue+0x74>)
 8008e22:	4a13      	ldr	r2, [pc, #76]	; (8008e70 <prvCheckForValidListAndQueue+0x6c>)
 8008e24:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008e26:	4b15      	ldr	r3, [pc, #84]	; (8008e7c <prvCheckForValidListAndQueue+0x78>)
 8008e28:	4a12      	ldr	r2, [pc, #72]	; (8008e74 <prvCheckForValidListAndQueue+0x70>)
 8008e2a:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	2110      	movs	r1, #16
 8008e30:	2005      	movs	r0, #5
 8008e32:	f7fe f80f 	bl	8006e54 <xQueueGenericCreate>
 8008e36:	4602      	mov	r2, r0
 8008e38:	4b0c      	ldr	r3, [pc, #48]	; (8008e6c <prvCheckForValidListAndQueue+0x68>)
 8008e3a:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
 8008e3c:	4b0b      	ldr	r3, [pc, #44]	; (8008e6c <prvCheckForValidListAndQueue+0x68>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d104      	bne.n	8008e4e <prvCheckForValidListAndQueue+0x4a>
 8008e44:	490e      	ldr	r1, [pc, #56]	; (8008e80 <prvCheckForValidListAndQueue+0x7c>)
 8008e46:	f240 301a 	movw	r0, #794	; 0x31a
 8008e4a:	f7f8 fb3d 	bl	80014c8 <vAssertCalled>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008e4e:	4b07      	ldr	r3, [pc, #28]	; (8008e6c <prvCheckForValidListAndQueue+0x68>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d005      	beq.n	8008e62 <prvCheckForValidListAndQueue+0x5e>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e56:	4b05      	ldr	r3, [pc, #20]	; (8008e6c <prvCheckForValidListAndQueue+0x68>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	490a      	ldr	r1, [pc, #40]	; (8008e84 <prvCheckForValidListAndQueue+0x80>)
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f7fe fc2f 	bl	80076c0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e62:	f7fd fcfb 	bl	800685c <vPortExitCritical>
}
 8008e66:	bf00      	nop
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	bf00      	nop
 8008e6c:	20014598 	.word	0x20014598
 8008e70:	20014568 	.word	0x20014568
 8008e74:	2001457c 	.word	0x2001457c
 8008e78:	20014590 	.word	0x20014590
 8008e7c:	20014594 	.word	0x20014594
 8008e80:	0800d30c 	.word	0x0800d30c
 8008e84:	0800d328 	.word	0x0800d328

08008e88 <HW_ConfigAll>:
  *         module.
  * @param  None
  * @retval None
  */
static void HW_ConfigAll(void)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	af00      	add	r7, sp, #0
   /*
    * Configure the Debug UART init structure:
    *   8 bits length + 1 stop bit, no parity
    *   Baudrate 115200 kbps
    */
    Debug_Config.USART_Mode                = USART_Mode_Rx | USART_Mode_Tx;
 8008e8c:	4b15      	ldr	r3, [pc, #84]	; (8008ee4 <HW_ConfigAll+0x5c>)
 8008e8e:	220c      	movs	r2, #12
 8008e90:	611a      	str	r2, [r3, #16]
    Debug_Config.USART_BaudRate            = 115200;
 8008e92:	4b14      	ldr	r3, [pc, #80]	; (8008ee4 <HW_ConfigAll+0x5c>)
 8008e94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008e98:	601a      	str	r2, [r3, #0]
    Debug_Config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8008e9a:	4b12      	ldr	r3, [pc, #72]	; (8008ee4 <HW_ConfigAll+0x5c>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	615a      	str	r2, [r3, #20]
    Debug_Config.USART_Parity              = USART_Parity_No;
 8008ea0:	4b10      	ldr	r3, [pc, #64]	; (8008ee4 <HW_ConfigAll+0x5c>)
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	60da      	str	r2, [r3, #12]
    Debug_Config.USART_StopBits            = USART_StopBits_1;
 8008ea6:	4b0f      	ldr	r3, [pc, #60]	; (8008ee4 <HW_ConfigAll+0x5c>)
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	609a      	str	r2, [r3, #8]
    Debug_Config.USART_WordLength          = USART_WordLength_8b;
 8008eac:	4b0d      	ldr	r3, [pc, #52]	; (8008ee4 <HW_ConfigAll+0x5c>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	605a      	str	r2, [r3, #4]
    /*
     * Configure the Digital Servo UART init structure:
     *   8 bits length + 1 stop bit, no parity
     *   Baudrate 57600 kbps
     */
     Dsv_Config.USART_Mode                = USART_Mode_Tx;
 8008eb2:	4b0d      	ldr	r3, [pc, #52]	; (8008ee8 <HW_ConfigAll+0x60>)
 8008eb4:	2208      	movs	r2, #8
 8008eb6:	611a      	str	r2, [r3, #16]
     Dsv_Config.USART_BaudRate            = 57600;
 8008eb8:	4b0b      	ldr	r3, [pc, #44]	; (8008ee8 <HW_ConfigAll+0x60>)
 8008eba:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8008ebe:	601a      	str	r2, [r3, #0]
     Dsv_Config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8008ec0:	4b09      	ldr	r3, [pc, #36]	; (8008ee8 <HW_ConfigAll+0x60>)
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	615a      	str	r2, [r3, #20]
     Dsv_Config.USART_Parity              = USART_Parity_No;
 8008ec6:	4b08      	ldr	r3, [pc, #32]	; (8008ee8 <HW_ConfigAll+0x60>)
 8008ec8:	2200      	movs	r2, #0
 8008eca:	60da      	str	r2, [r3, #12]
     Dsv_Config.USART_StopBits            = USART_StopBits_1;
 8008ecc:	4b06      	ldr	r3, [pc, #24]	; (8008ee8 <HW_ConfigAll+0x60>)
 8008ece:	2200      	movs	r2, #0
 8008ed0:	609a      	str	r2, [r3, #8]
     Dsv_Config.USART_WordLength          = USART_WordLength_8b;
 8008ed2:	4b05      	ldr	r3, [pc, #20]	; (8008ee8 <HW_ConfigAll+0x60>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	605a      	str	r2, [r3, #4]
}
 8008ed8:	bf00      	nop
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	200145a0 	.word	0x200145a0
 8008ee8:	200145b8 	.word	0x200145b8

08008eec <HW_InitAll>:
  *         HW_ConfigAll() function.
  * @param  None
  * @retval None
  */
void HW_InitAll(void)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	af00      	add	r7, sp, #0
    /* System Config */
    HW_CPU_CACHE_Enable();
 8008ef0:	f001 f96e 	bl	800a1d0 <HW_CPU_CACHE_Enable>
    HW_SystemClock_Config();
 8008ef4:	f001 f914 	bl	800a120 <HW_SystemClock_Config>

    /* HW Modules Configurations */
    HW_ConfigAll();
 8008ef8:	f7ff ffc6 	bl	8008e88 <HW_ConfigAll>

    /* HW Modules Initializations */
    HW_PWR_Init();
 8008efc:	f001 f830 	bl	8009f60 <HW_PWR_Init>
    HW_LED_Init();
 8008f00:	f000 fd62 	bl	80099c8 <HW_LED_Init>
    HW_ENC_Init();
 8008f04:	f000 fbc6 	bl	8009694 <HW_ENC_Init>
    HW_MOT_Init();
 8008f08:	f000 ff1e 	bl	8009d48 <HW_MOT_Init>
    HW_ASV_Init();
 8008f0c:	f000 f856 	bl	8008fbc <HW_ASV_Init>
    HW_MON_Init();
 8008f10:	f000 fe4e 	bl	8009bb0 <HW_MON_Init>
    HW_HMI_Init();
 8008f14:	f000 fc9c 	bl	8009850 <HW_HMI_Init>
    HW_Digital_Input_Init();
 8008f18:	f000 fa84 	bl	8009424 <HW_Digital_Input_Init>

    HW_DBG_Init(&Debug_Config);
 8008f1c:	4805      	ldr	r0, [pc, #20]	; (8008f34 <HW_InitAll+0x48>)
 8008f1e:	f000 f9cb 	bl	80092b8 <HW_DBG_Init>
    HW_DSV_Init(&Dsv_Config);
 8008f22:	4805      	ldr	r0, [pc, #20]	; (8008f38 <HW_InitAll+0x4c>)
 8008f24:	f000 fb58 	bl	80095d8 <HW_DSV_Init>

    /* Set Interrupt group priority */
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8008f28:	f44f 7040 	mov.w	r0, #768	; 0x300
 8008f2c:	f7fb fdf0 	bl	8004b10 <NVIC_PriorityGroupConfig>
}
 8008f30:	bf00      	nop
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	200145a0 	.word	0x200145a0
 8008f38:	200145b8 	.word	0x200145b8

08008f3c <HW_PowerUp>:
  * @brief  Apply the power-up sequence
  * @param  None
  * @retval None
  */
void HW_PowerUp(void)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
    int i = 0;
 8008f42:	2300      	movs	r3, #0
 8008f44:	607b      	str	r3, [r7, #4]

    //MOT_SLEEP_WRITE(MOT_SLEEP_OFF);
    //MOT_RESET_WRITE(MOT_RESET_ON);

    /* Enable powers */
    for(i = 10000000; i; i--);
 8008f46:	4b1a      	ldr	r3, [pc, #104]	; (8008fb0 <HW_PowerUp+0x74>)
 8008f48:	607b      	str	r3, [r7, #4]
 8008f4a:	e002      	b.n	8008f52 <HW_PowerUp+0x16>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	607b      	str	r3, [r7, #4]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1f9      	bne.n	8008f4c <HW_PowerUp+0x10>
    HW_PWR_Enable(HW_PWR_VP1);
 8008f58:	2000      	movs	r0, #0
 8008f5a:	f001 f841 	bl	8009fe0 <HW_PWR_Enable>
    for(i = 10000000; i; i--);
 8008f5e:	4b14      	ldr	r3, [pc, #80]	; (8008fb0 <HW_PowerUp+0x74>)
 8008f60:	607b      	str	r3, [r7, #4]
 8008f62:	e002      	b.n	8008f6a <HW_PowerUp+0x2e>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	607b      	str	r3, [r7, #4]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d1f9      	bne.n	8008f64 <HW_PowerUp+0x28>
    HW_PWR_Enable(HW_PWR_VP2);
 8008f70:	2001      	movs	r0, #1
 8008f72:	f001 f835 	bl	8009fe0 <HW_PWR_Enable>
    for(i = 10000000; i; i--);
 8008f76:	4b0e      	ldr	r3, [pc, #56]	; (8008fb0 <HW_PowerUp+0x74>)
 8008f78:	607b      	str	r3, [r7, #4]
 8008f7a:	e002      	b.n	8008f82 <HW_PowerUp+0x46>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	607b      	str	r3, [r7, #4]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1f9      	bne.n	8008f7c <HW_PowerUp+0x40>
    HW_PWR_Enable(HW_PWR_VP3);
 8008f88:	2002      	movs	r0, #2
 8008f8a:	f001 f829 	bl	8009fe0 <HW_PWR_Enable>
    for(i = 50000000; i; i--);
 8008f8e:	4b09      	ldr	r3, [pc, #36]	; (8008fb4 <HW_PowerUp+0x78>)
 8008f90:	607b      	str	r3, [r7, #4]
 8008f92:	e002      	b.n	8008f9a <HW_PowerUp+0x5e>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3b01      	subs	r3, #1
 8008f98:	607b      	str	r3, [r7, #4]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1f9      	bne.n	8008f94 <HW_PowerUp+0x58>

    /* Enable H-bridges power */
  //  MOT_RESET_WRITE(MOT_RESET_OFF);

    printf("Hello from BlueBoard!\r\n");
 8008fa0:	4805      	ldr	r0, [pc, #20]	; (8008fb8 <HW_PowerUp+0x7c>)
 8008fa2:	f001 fad3 	bl	800a54c <puts>
}
 8008fa6:	bf00      	nop
 8008fa8:	3708      	adds	r7, #8
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop
 8008fb0:	00989680 	.word	0x00989680
 8008fb4:	02faf080 	.word	0x02faf080
 8008fb8:	0800d330 	.word	0x0800d330

08008fbc <HW_ASV_Init>:


#include "blueboard.h"

void HW_ASV_Init(void)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b090      	sub	sp, #64	; 0x40
 8008fc0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;
    TIM_TimeBaseInitTypeDef TIM_BaseStruct;
    TIM_OCInitTypeDef TIM_OCStruct;

    /* Enable ASV GPIO Clocks */
    ASV1_PWM_GPIO_CLK_ENABLE();
 8008fc2:	2101      	movs	r1, #1
 8008fc4:	2004      	movs	r0, #4
 8008fc6:	f7fc f9e5 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV2_PWM_GPIO_CLK_ENABLE();
 8008fca:	2101      	movs	r1, #1
 8008fcc:	2004      	movs	r0, #4
 8008fce:	f7fc f9e1 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV3_PWM_GPIO_CLK_ENABLE();
 8008fd2:	2101      	movs	r1, #1
 8008fd4:	2004      	movs	r0, #4
 8008fd6:	f7fc f9dd 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV4_PWM_GPIO_CLK_ENABLE();
 8008fda:	2101      	movs	r1, #1
 8008fdc:	2004      	movs	r0, #4
 8008fde:	f7fc f9d9 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV5_PWM_GPIO_CLK_ENABLE();
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	2001      	movs	r0, #1
 8008fe6:	f7fc f9d5 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV6_PWM_GPIO_CLK_ENABLE();
 8008fea:	2101      	movs	r1, #1
 8008fec:	2001      	movs	r0, #1
 8008fee:	f7fc f9d1 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV7_PWM_GPIO_CLK_ENABLE();
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	2001      	movs	r0, #1
 8008ff6:	f7fc f9cd 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ASV8_PWM_GPIO_CLK_ENABLE();
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	2001      	movs	r0, #1
 8008ffe:	f7fc f9c9 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    GPIO_InitStruct.GPIO_Mode       = GPIO_Mode_AF;
 8009002:	2302      	movs	r3, #2
 8009004:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.GPIO_OType      = GPIO_OType_PP;
 8009008:	2300      	movs	r3, #0
 800900a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    GPIO_InitStruct.GPIO_PuPd       = GPIO_PuPd_NOPULL;
 800900e:	2300      	movs	r3, #0
 8009010:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    GPIO_InitStruct.GPIO_Speed      = GPIO_Fast_Speed;
 8009014:	2302      	movs	r3, #2
 8009016:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    GPIO_InitStruct.GPIO_Pin = ASV1_PWM_PIN;
 800901a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800901e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_PinAFConfig(ASV1_PWM_GPIO_PORT, ASV1_PWM_PIN_SOURCE, ASV1_PWM_AF);
 8009020:	2203      	movs	r2, #3
 8009022:	2109      	movs	r1, #9
 8009024:	4874      	ldr	r0, [pc, #464]	; (80091f8 <HW_ASV_Init+0x23c>)
 8009026:	f7fb ff4b 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ASV1_PWM_GPIO_PORT, &GPIO_InitStruct);
 800902a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800902e:	4619      	mov	r1, r3
 8009030:	4871      	ldr	r0, [pc, #452]	; (80091f8 <HW_ASV_Init+0x23c>)
 8009032:	f7fb fe83 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ASV2_PWM_PIN;
 8009036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800903a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_PinAFConfig(ASV2_PWM_GPIO_PORT, ASV2_PWM_PIN_SOURCE, ASV2_PWM_AF);
 800903c:	2203      	movs	r2, #3
 800903e:	2108      	movs	r1, #8
 8009040:	486d      	ldr	r0, [pc, #436]	; (80091f8 <HW_ASV_Init+0x23c>)
 8009042:	f7fb ff3d 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ASV2_PWM_GPIO_PORT, &GPIO_InitStruct);
 8009046:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800904a:	4619      	mov	r1, r3
 800904c:	486a      	ldr	r0, [pc, #424]	; (80091f8 <HW_ASV_Init+0x23c>)
 800904e:	f7fb fe75 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8009052:	2301      	movs	r3, #1
 8009054:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.GPIO_Pin = ASV3_PWM_PIN;
 8009058:	2380      	movs	r3, #128	; 0x80
 800905a:	63bb      	str	r3, [r7, #56]	; 0x38
 //   GPIO_PinAFConfig(ASV3_PWM_GPIO_PORT, ASV3_PWM_PIN_SOURCE, ASV3_PWM_AF);
    GPIO_Init(ASV3_PWM_GPIO_PORT, &GPIO_InitStruct);
 800905c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009060:	4619      	mov	r1, r3
 8009062:	4865      	ldr	r0, [pc, #404]	; (80091f8 <HW_ASV_Init+0x23c>)
 8009064:	f7fb fe6a 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ASV4_PWM_PIN;
 8009068:	2340      	movs	r3, #64	; 0x40
 800906a:	63bb      	str	r3, [r7, #56]	; 0x38
 //   GPIO_PinAFConfig(ASV4_PWM_GPIO_PORT, ASV4_PWM_PIN_SOURCE, ASV4_PWM_AF);
    GPIO_Init(ASV4_PWM_GPIO_PORT, &GPIO_InitStruct);
 800906c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009070:	4619      	mov	r1, r3
 8009072:	4861      	ldr	r0, [pc, #388]	; (80091f8 <HW_ASV_Init+0x23c>)
 8009074:	f7fb fe62 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Mode       = GPIO_Mode_AF;
 8009078:	2302      	movs	r3, #2
 800907a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.GPIO_Pin = ASV5_PWM_PIN;
 800907e:	2301      	movs	r3, #1
 8009080:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_PinAFConfig(ASV5_PWM_GPIO_PORT, ASV5_PWM_PIN_SOURCE, ASV5_PWM_AF);
 8009082:	2202      	movs	r2, #2
 8009084:	2100      	movs	r1, #0
 8009086:	485d      	ldr	r0, [pc, #372]	; (80091fc <HW_ASV_Init+0x240>)
 8009088:	f7fb ff1a 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ASV5_PWM_GPIO_PORT, &GPIO_InitStruct);
 800908c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009090:	4619      	mov	r1, r3
 8009092:	485a      	ldr	r0, [pc, #360]	; (80091fc <HW_ASV_Init+0x240>)
 8009094:	f7fb fe52 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ASV6_PWM_PIN;
 8009098:	2302      	movs	r3, #2
 800909a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_PinAFConfig(ASV6_PWM_GPIO_PORT, ASV6_PWM_PIN_SOURCE, ASV6_PWM_AF);
 800909c:	2202      	movs	r2, #2
 800909e:	2101      	movs	r1, #1
 80090a0:	4856      	ldr	r0, [pc, #344]	; (80091fc <HW_ASV_Init+0x240>)
 80090a2:	f7fb ff0d 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ASV6_PWM_GPIO_PORT, &GPIO_InitStruct);
 80090a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80090aa:	4619      	mov	r1, r3
 80090ac:	4853      	ldr	r0, [pc, #332]	; (80091fc <HW_ASV_Init+0x240>)
 80090ae:	f7fb fe45 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ASV7_PWM_PIN;
 80090b2:	2304      	movs	r3, #4
 80090b4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_PinAFConfig(ASV7_PWM_GPIO_PORT, ASV7_PWM_PIN_SOURCE, ASV7_PWM_AF);
 80090b6:	2202      	movs	r2, #2
 80090b8:	2102      	movs	r1, #2
 80090ba:	4850      	ldr	r0, [pc, #320]	; (80091fc <HW_ASV_Init+0x240>)
 80090bc:	f7fb ff00 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ASV7_PWM_GPIO_PORT, &GPIO_InitStruct);
 80090c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80090c4:	4619      	mov	r1, r3
 80090c6:	484d      	ldr	r0, [pc, #308]	; (80091fc <HW_ASV_Init+0x240>)
 80090c8:	f7fb fe38 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ASV8_PWM_PIN;
 80090cc:	2308      	movs	r3, #8
 80090ce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_PinAFConfig(ASV8_PWM_GPIO_PORT, ASV8_PWM_PIN_SOURCE, ASV8_PWM_AF);
 80090d0:	2202      	movs	r2, #2
 80090d2:	2103      	movs	r1, #3
 80090d4:	4849      	ldr	r0, [pc, #292]	; (80091fc <HW_ASV_Init+0x240>)
 80090d6:	f7fb fef3 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ASV8_PWM_GPIO_PORT, &GPIO_InitStruct);
 80090da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80090de:	4619      	mov	r1, r3
 80090e0:	4846      	ldr	r0, [pc, #280]	; (80091fc <HW_ASV_Init+0x240>)
 80090e2:	f7fb fe2b 	bl	8004d3c <GPIO_Init>

    /* Enable Timers Clocks from RCC */
    ASV_1_TO_4_TIM_CLK_ENABLE();
 80090e6:	2101      	movs	r1, #1
 80090e8:	2002      	movs	r0, #2
 80090ea:	f7fc f993 	bl	8005414 <RCC_APB2PeriphClockCmd>
    ASV_5_TO_8_TIM_CLK_ENABLE();
 80090ee:	2101      	movs	r1, #1
 80090f0:	2008      	movs	r0, #8
 80090f2:	f7fc f96f 	bl	80053d4 <RCC_APB1PeriphClockCmd>

    /* Setup ASV Timers */
    TIM_BaseStruct.TIM_CounterMode          = TIM_CounterMode_Up;
 80090f6:	2300      	movs	r3, #0
 80090f8:	62bb      	str	r3, [r7, #40]	; 0x28
    TIM_BaseStruct.TIM_ClockDivision        = TIM_CKD_DIV1;
 80090fa:	2300      	movs	r3, #0
 80090fc:	633b      	str	r3, [r7, #48]	; 0x30
    TIM_BaseStruct.TIM_Prescaler            = ASV_TIMER_PRESCALER;
 80090fe:	232f      	movs	r3, #47	; 0x2f
 8009100:	627b      	str	r3, [r7, #36]	; 0x24
    TIM_BaseStruct.TIM_Period               = ASV_TIMER_PERIOD;
 8009102:	f649 433f 	movw	r3, #39999	; 0x9c3f
 8009106:	62fb      	str	r3, [r7, #44]	; 0x2c
    TIM_BaseStruct.TIM_RepetitionCounter    = 0;
 8009108:	2300      	movs	r3, #0
 800910a:	637b      	str	r3, [r7, #52]	; 0x34
    TIM_TimeBaseInit(ASV_1_TO_4_TIM, &TIM_BaseStruct);
 800910c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009110:	4619      	mov	r1, r3
 8009112:	483b      	ldr	r0, [pc, #236]	; (8009200 <HW_ASV_Init+0x244>)
 8009114:	f7fc fa8a 	bl	800562c <TIM_TimeBaseInit>
    TIM_TimeBaseInit(ASV_5_TO_8_TIM, &TIM_BaseStruct);
 8009118:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800911c:	4619      	mov	r1, r3
 800911e:	4839      	ldr	r0, [pc, #228]	; (8009204 <HW_ASV_Init+0x248>)
 8009120:	f7fc fa84 	bl	800562c <TIM_TimeBaseInit>

    /* Only valid but required for TIM1/TIM8 */
    TIM_CtrlPWMOutputs(ASV_1_TO_4_TIM, ENABLE);
 8009124:	2101      	movs	r1, #1
 8009126:	4836      	ldr	r0, [pc, #216]	; (8009200 <HW_ASV_Init+0x244>)
 8009128:	f7fc fdbe 	bl	8005ca8 <TIM_CtrlPWMOutputs>
    TIM_CtrlPWMOutputs(ASV_5_TO_8_TIM, ENABLE);
 800912c:	2101      	movs	r1, #1
 800912e:	4835      	ldr	r0, [pc, #212]	; (8009204 <HW_ASV_Init+0x248>)
 8009130:	f7fc fdba 	bl	8005ca8 <TIM_CtrlPWMOutputs>

    TIM_Cmd(ASV_1_TO_4_TIM, ENABLE);
 8009134:	2101      	movs	r1, #1
 8009136:	4832      	ldr	r0, [pc, #200]	; (8009200 <HW_ASV_Init+0x244>)
 8009138:	f7fc faf0 	bl	800571c <TIM_Cmd>
    TIM_Cmd(ASV_5_TO_8_TIM, ENABLE);
 800913c:	2101      	movs	r1, #1
 800913e:	4831      	ldr	r0, [pc, #196]	; (8009204 <HW_ASV_Init+0x248>)
 8009140:	f7fc faec 	bl	800571c <TIM_Cmd>

    /* Configure Output Compare modules */
    TIM_OCStructInit(&TIM_OCStruct);
 8009144:	1d3b      	adds	r3, r7, #4
 8009146:	4618      	mov	r0, r3
 8009148:	f7fc fce4 	bl	8005b14 <TIM_OCStructInit>
    TIM_OCStruct.TIM_OCMode         = TIM_OCMode_PWM1;
 800914c:	2360      	movs	r3, #96	; 0x60
 800914e:	607b      	str	r3, [r7, #4]
    TIM_OCStruct.TIM_OCPolarity     = TIM_OCPolarity_Low;       /* Invert polarity since we have optocouplers */
 8009150:	2302      	movs	r3, #2
 8009152:	617b      	str	r3, [r7, #20]
    TIM_OCStruct.TIM_OutputState    = TIM_OutputState_Enable;
 8009154:	2301      	movs	r3, #1
 8009156:	60bb      	str	r3, [r7, #8]
    TIM_OCStruct.TIM_OutputNState   = TIM_OutputState_Enable;   /* Only valid for TIM1/TIM8 */
 8009158:	2301      	movs	r3, #1
 800915a:	60fb      	str	r3, [r7, #12]
    TIM_OCStruct.TIM_Pulse          = 0;                        /* Default duty @ 0% */
 800915c:	2300      	movs	r3, #0
 800915e:	613b      	str	r3, [r7, #16]

    TIM_OC1Init(ASV_1_TO_4_TIM, &TIM_OCStruct);
 8009160:	1d3b      	adds	r3, r7, #4
 8009162:	4619      	mov	r1, r3
 8009164:	4826      	ldr	r0, [pc, #152]	; (8009200 <HW_ASV_Init+0x244>)
 8009166:	f7fc faf5 	bl	8005754 <TIM_OC1Init>
    TIM_OC2Init(ASV_1_TO_4_TIM, &TIM_OCStruct);
 800916a:	1d3b      	adds	r3, r7, #4
 800916c:	4619      	mov	r1, r3
 800916e:	4824      	ldr	r0, [pc, #144]	; (8009200 <HW_ASV_Init+0x244>)
 8009170:	f7fc fb6a 	bl	8005848 <TIM_OC2Init>
    TIM_OC3Init(ASV_1_TO_4_TIM, &TIM_OCStruct);
 8009174:	1d3b      	adds	r3, r7, #4
 8009176:	4619      	mov	r1, r3
 8009178:	4821      	ldr	r0, [pc, #132]	; (8009200 <HW_ASV_Init+0x244>)
 800917a:	f7fc fbe7 	bl	800594c <TIM_OC3Init>
    TIM_OC4Init(ASV_1_TO_4_TIM, &TIM_OCStruct);
 800917e:	1d3b      	adds	r3, r7, #4
 8009180:	4619      	mov	r1, r3
 8009182:	481f      	ldr	r0, [pc, #124]	; (8009200 <HW_ASV_Init+0x244>)
 8009184:	f7fc fc62 	bl	8005a4c <TIM_OC4Init>
    TIM_OC1Init(ASV_5_TO_8_TIM, &TIM_OCStruct);
 8009188:	1d3b      	adds	r3, r7, #4
 800918a:	4619      	mov	r1, r3
 800918c:	481d      	ldr	r0, [pc, #116]	; (8009204 <HW_ASV_Init+0x248>)
 800918e:	f7fc fae1 	bl	8005754 <TIM_OC1Init>
    TIM_OC2Init(ASV_5_TO_8_TIM, &TIM_OCStruct);
 8009192:	1d3b      	adds	r3, r7, #4
 8009194:	4619      	mov	r1, r3
 8009196:	481b      	ldr	r0, [pc, #108]	; (8009204 <HW_ASV_Init+0x248>)
 8009198:	f7fc fb56 	bl	8005848 <TIM_OC2Init>
    TIM_OC3Init(ASV_5_TO_8_TIM, &TIM_OCStruct);
 800919c:	1d3b      	adds	r3, r7, #4
 800919e:	4619      	mov	r1, r3
 80091a0:	4818      	ldr	r0, [pc, #96]	; (8009204 <HW_ASV_Init+0x248>)
 80091a2:	f7fc fbd3 	bl	800594c <TIM_OC3Init>
    TIM_OC4Init(ASV_5_TO_8_TIM, &TIM_OCStruct);
 80091a6:	1d3b      	adds	r3, r7, #4
 80091a8:	4619      	mov	r1, r3
 80091aa:	4816      	ldr	r0, [pc, #88]	; (8009204 <HW_ASV_Init+0x248>)
 80091ac:	f7fc fc4e 	bl	8005a4c <TIM_OC4Init>

    TIM_OC1PreloadConfig(ASV_1_TO_4_TIM, TIM_OCPreload_Enable);
 80091b0:	2108      	movs	r1, #8
 80091b2:	4813      	ldr	r0, [pc, #76]	; (8009200 <HW_ASV_Init+0x244>)
 80091b4:	f7fc fd08 	bl	8005bc8 <TIM_OC1PreloadConfig>
    TIM_OC2PreloadConfig(ASV_1_TO_4_TIM, TIM_OCPreload_Enable);
 80091b8:	2108      	movs	r1, #8
 80091ba:	4811      	ldr	r0, [pc, #68]	; (8009200 <HW_ASV_Init+0x244>)
 80091bc:	f7fc fd20 	bl	8005c00 <TIM_OC2PreloadConfig>
    TIM_OC3PreloadConfig(ASV_1_TO_4_TIM, TIM_OCPreload_Enable);
 80091c0:	2108      	movs	r1, #8
 80091c2:	480f      	ldr	r0, [pc, #60]	; (8009200 <HW_ASV_Init+0x244>)
 80091c4:	f7fc fd38 	bl	8005c38 <TIM_OC3PreloadConfig>
    TIM_OC4PreloadConfig(ASV_1_TO_4_TIM, TIM_OCPreload_Enable);
 80091c8:	2108      	movs	r1, #8
 80091ca:	480d      	ldr	r0, [pc, #52]	; (8009200 <HW_ASV_Init+0x244>)
 80091cc:	f7fc fd50 	bl	8005c70 <TIM_OC4PreloadConfig>
    TIM_OC1PreloadConfig(ASV_5_TO_8_TIM, TIM_OCPreload_Enable);
 80091d0:	2108      	movs	r1, #8
 80091d2:	480c      	ldr	r0, [pc, #48]	; (8009204 <HW_ASV_Init+0x248>)
 80091d4:	f7fc fcf8 	bl	8005bc8 <TIM_OC1PreloadConfig>
    TIM_OC2PreloadConfig(ASV_5_TO_8_TIM, TIM_OCPreload_Enable);
 80091d8:	2108      	movs	r1, #8
 80091da:	480a      	ldr	r0, [pc, #40]	; (8009204 <HW_ASV_Init+0x248>)
 80091dc:	f7fc fd10 	bl	8005c00 <TIM_OC2PreloadConfig>
    TIM_OC3PreloadConfig(ASV_5_TO_8_TIM, TIM_OCPreload_Enable);
 80091e0:	2108      	movs	r1, #8
 80091e2:	4808      	ldr	r0, [pc, #32]	; (8009204 <HW_ASV_Init+0x248>)
 80091e4:	f7fc fd28 	bl	8005c38 <TIM_OC3PreloadConfig>
    TIM_OC4PreloadConfig(ASV_5_TO_8_TIM, TIM_OCPreload_Enable);
 80091e8:	2108      	movs	r1, #8
 80091ea:	4806      	ldr	r0, [pc, #24]	; (8009204 <HW_ASV_Init+0x248>)
 80091ec:	f7fc fd40 	bl	8005c70 <TIM_OC4PreloadConfig>

}
 80091f0:	bf00      	nop
 80091f2:	3740      	adds	r7, #64	; 0x40
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	40020800 	.word	0x40020800
 80091fc:	40020000 	.word	0x40020000
 8009200:	40010400 	.word	0x40010400
 8009204:	40000c00 	.word	0x40000c00

08009208 <HW_ASV_SetPwmPulseLength>:

void HW_ASV_SetPwmPulseLength(HW_ASV_ChannelTypeDef ASV_Channel, uint16_t pulseLength)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	4603      	mov	r3, r0
 8009210:	460a      	mov	r2, r1
 8009212:	71fb      	strb	r3, [r7, #7]
 8009214:	4613      	mov	r3, r2
 8009216:	80bb      	strh	r3, [r7, #4]

    /* Configure the correct OC depending on channel selection */
    switch(ASV_Channel)
 8009218:	79fb      	ldrb	r3, [r7, #7]
 800921a:	2b07      	cmp	r3, #7
 800921c:	d842      	bhi.n	80092a4 <HW_ASV_SetPwmPulseLength+0x9c>
 800921e:	a201      	add	r2, pc, #4	; (adr r2, 8009224 <HW_ASV_SetPwmPulseLength+0x1c>)
 8009220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009224:	08009245 	.word	0x08009245
 8009228:	08009251 	.word	0x08009251
 800922c:	0800925d 	.word	0x0800925d
 8009230:	08009269 	.word	0x08009269
 8009234:	08009275 	.word	0x08009275
 8009238:	08009281 	.word	0x08009281
 800923c:	0800928d 	.word	0x0800928d
 8009240:	08009299 	.word	0x08009299
    {
        case HW_ASV_CHANNEL1: ASV1_PWM_SET_PULSE(pulseLength); break;
 8009244:	88bb      	ldrh	r3, [r7, #4]
 8009246:	4619      	mov	r1, r3
 8009248:	4819      	ldr	r0, [pc, #100]	; (80092b0 <HW_ASV_SetPwmPulseLength+0xa8>)
 800924a:	f7fc fcaf 	bl	8005bac <TIM_SetCompare4>
 800924e:	e02a      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL2: ASV2_PWM_SET_PULSE(pulseLength); break;
 8009250:	88bb      	ldrh	r3, [r7, #4]
 8009252:	4619      	mov	r1, r3
 8009254:	4816      	ldr	r0, [pc, #88]	; (80092b0 <HW_ASV_SetPwmPulseLength+0xa8>)
 8009256:	f7fc fc9b 	bl	8005b90 <TIM_SetCompare3>
 800925a:	e024      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL3: ASV3_PWM_SET_PULSE(pulseLength); break;
 800925c:	88bb      	ldrh	r3, [r7, #4]
 800925e:	4619      	mov	r1, r3
 8009260:	4813      	ldr	r0, [pc, #76]	; (80092b0 <HW_ASV_SetPwmPulseLength+0xa8>)
 8009262:	f7fc fc87 	bl	8005b74 <TIM_SetCompare2>
 8009266:	e01e      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL4: ASV4_PWM_SET_PULSE(pulseLength); break;
 8009268:	88bb      	ldrh	r3, [r7, #4]
 800926a:	4619      	mov	r1, r3
 800926c:	4810      	ldr	r0, [pc, #64]	; (80092b0 <HW_ASV_SetPwmPulseLength+0xa8>)
 800926e:	f7fc fc73 	bl	8005b58 <TIM_SetCompare1>
 8009272:	e018      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL5: ASV5_PWM_SET_PULSE(pulseLength); break;
 8009274:	88bb      	ldrh	r3, [r7, #4]
 8009276:	4619      	mov	r1, r3
 8009278:	480e      	ldr	r0, [pc, #56]	; (80092b4 <HW_ASV_SetPwmPulseLength+0xac>)
 800927a:	f7fc fc6d 	bl	8005b58 <TIM_SetCompare1>
 800927e:	e012      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL6: ASV6_PWM_SET_PULSE(pulseLength); break;
 8009280:	88bb      	ldrh	r3, [r7, #4]
 8009282:	4619      	mov	r1, r3
 8009284:	480b      	ldr	r0, [pc, #44]	; (80092b4 <HW_ASV_SetPwmPulseLength+0xac>)
 8009286:	f7fc fc75 	bl	8005b74 <TIM_SetCompare2>
 800928a:	e00c      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL7: ASV7_PWM_SET_PULSE(pulseLength); break;
 800928c:	88bb      	ldrh	r3, [r7, #4]
 800928e:	4619      	mov	r1, r3
 8009290:	4808      	ldr	r0, [pc, #32]	; (80092b4 <HW_ASV_SetPwmPulseLength+0xac>)
 8009292:	f7fc fc7d 	bl	8005b90 <TIM_SetCompare3>
 8009296:	e006      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>
        case HW_ASV_CHANNEL8: ASV8_PWM_SET_PULSE(pulseLength); break;
 8009298:	88bb      	ldrh	r3, [r7, #4]
 800929a:	4619      	mov	r1, r3
 800929c:	4805      	ldr	r0, [pc, #20]	; (80092b4 <HW_ASV_SetPwmPulseLength+0xac>)
 800929e:	f7fc fc85 	bl	8005bac <TIM_SetCompare4>
 80092a2:	e000      	b.n	80092a6 <HW_ASV_SetPwmPulseLength+0x9e>

        default:
            /* Incorrect, Do nothing */
            break;
 80092a4:	bf00      	nop
    }

}
 80092a6:	bf00      	nop
 80092a8:	3708      	adds	r7, #8
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	40010400 	.word	0x40010400
 80092b4:	40000c00 	.word	0x40000c00

080092b8 <HW_DBG_Init>:
  * @brief  Initialize the Debug UART
  * @param  None
  * @retval None
  */
void HW_DBG_Init(USART_InitTypeDef * USART_InitStruct)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b088      	sub	sp, #32
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStructure;
    USART_ClockInitTypeDef USART_ClockInitStruct;

    /* Enable GPIOs Clock */
    DBG_TX_GPIO_CLK_ENABLE();
 80092c0:	2101      	movs	r1, #1
 80092c2:	2001      	movs	r0, #1
 80092c4:	f7fc f866 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    DBG_RX_GPIO_CLK_ENABLE();
 80092c8:	2101      	movs	r1, #1
 80092ca:	2001      	movs	r0, #1
 80092cc:	f7fc f862 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    DBG_CTS_GPIO_CLK_ENABLE();
 80092d0:	2101      	movs	r1, #1
 80092d2:	2001      	movs	r0, #1
 80092d4:	f7fc f85e 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    DBG_RTS_GPIO_CLK_ENABLE();
 80092d8:	2101      	movs	r1, #1
 80092da:	2001      	movs	r0, #1
 80092dc:	f7fc f85a 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Enable Debug USART clock */
    DBG_CLK_ENABLE();
 80092e0:	2101      	movs	r1, #1
 80092e2:	2010      	movs	r0, #16
 80092e4:	f7fc f896 	bl	8005414 <RCC_APB2PeriphClockCmd>

    /* Configure USART TX as alternate function */
    GPIO_InitStructure.GPIO_Pin = DBG_TX_PIN;
 80092e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80092ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80092ee:	2302      	movs	r3, #2
 80092f0:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Speed = GPIO_Low_Speed; /* 2 MHz */
 80092f2:	2300      	movs	r3, #0
 80092f4:	777b      	strb	r3, [r7, #29]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80092f6:	2301      	movs	r3, #1
 80092f8:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(DBG_TX_GPIO_PORT, &GPIO_InitStructure);
 80092fa:	f107 0318 	add.w	r3, r7, #24
 80092fe:	4619      	mov	r1, r3
 8009300:	4824      	ldr	r0, [pc, #144]	; (8009394 <HW_DBG_Init+0xdc>)
 8009302:	f7fb fd1b 	bl	8004d3c <GPIO_Init>

    /* Configure USART RX as alternate function */
    GPIO_InitStructure.GPIO_Pin = DBG_RX_PIN;
 8009306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800930a:	61bb      	str	r3, [r7, #24]
    GPIO_Init(DBG_RX_GPIO_PORT, &GPIO_InitStructure);
 800930c:	f107 0318 	add.w	r3, r7, #24
 8009310:	4619      	mov	r1, r3
 8009312:	4820      	ldr	r0, [pc, #128]	; (8009394 <HW_DBG_Init+0xdc>)
 8009314:	f7fb fd12 	bl	8004d3c <GPIO_Init>

    /* Configure USART CTS as alternate function */
    GPIO_InitStructure.GPIO_Pin = DBG_CTS_PIN;
 8009318:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800931c:	61bb      	str	r3, [r7, #24]
    GPIO_Init(DBG_CTS_GPIO_PORT, &GPIO_InitStructure);
 800931e:	f107 0318 	add.w	r3, r7, #24
 8009322:	4619      	mov	r1, r3
 8009324:	481b      	ldr	r0, [pc, #108]	; (8009394 <HW_DBG_Init+0xdc>)
 8009326:	f7fb fd09 	bl	8004d3c <GPIO_Init>

    /* Configure USART RTS as alternate function */
    GPIO_InitStructure.GPIO_Pin = DBG_RTS_PIN;
 800932a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800932e:	61bb      	str	r3, [r7, #24]
    GPIO_Init(DBG_RTS_GPIO_PORT, &GPIO_InitStructure);
 8009330:	f107 0318 	add.w	r3, r7, #24
 8009334:	4619      	mov	r1, r3
 8009336:	4817      	ldr	r0, [pc, #92]	; (8009394 <HW_DBG_Init+0xdc>)
 8009338:	f7fb fd00 	bl	8004d3c <GPIO_Init>

    /* Connect Alternate functions */
    GPIO_PinAFConfig(DBG_TX_GPIO_PORT,  DBG_TX_PIN_SOURCE,  DBG_TX_AF);
 800933c:	2207      	movs	r2, #7
 800933e:	2109      	movs	r1, #9
 8009340:	4814      	ldr	r0, [pc, #80]	; (8009394 <HW_DBG_Init+0xdc>)
 8009342:	f7fb fdbd 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(DBG_RX_GPIO_PORT,  DBG_RX_PIN_SOURCE,  DBG_RX_AF);
 8009346:	2207      	movs	r2, #7
 8009348:	210a      	movs	r1, #10
 800934a:	4812      	ldr	r0, [pc, #72]	; (8009394 <HW_DBG_Init+0xdc>)
 800934c:	f7fb fdb8 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(DBG_CTS_GPIO_PORT, DBG_CTS_PIN_SOURCE, DBG_CTS_AF);
 8009350:	2207      	movs	r2, #7
 8009352:	210b      	movs	r1, #11
 8009354:	480f      	ldr	r0, [pc, #60]	; (8009394 <HW_DBG_Init+0xdc>)
 8009356:	f7fb fdb3 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(DBG_RTS_GPIO_PORT, DBG_RTS_PIN_SOURCE, DBG_RTS_AF);
 800935a:	2207      	movs	r2, #7
 800935c:	210c      	movs	r1, #12
 800935e:	480d      	ldr	r0, [pc, #52]	; (8009394 <HW_DBG_Init+0xdc>)
 8009360:	f7fb fdae 	bl	8004ec0 <GPIO_PinAFConfig>

    /* USART configuration */
    USART_Init(DBG_COM, USART_InitStruct);
 8009364:	6879      	ldr	r1, [r7, #4]
 8009366:	480c      	ldr	r0, [pc, #48]	; (8009398 <HW_DBG_Init+0xe0>)
 8009368:	f7fc ff6e 	bl	8006248 <USART_Init>

    /* USART Clock default configuration */
    USART_ClockStructInit(&USART_ClockInitStruct);
 800936c:	f107 0308 	add.w	r3, r7, #8
 8009370:	4618      	mov	r0, r3
 8009372:	f7fd f849 	bl	8006408 <USART_ClockStructInit>
    USART_ClockInit(DBG_COM, &USART_ClockInitStruct);
 8009376:	f107 0308 	add.w	r3, r7, #8
 800937a:	4619      	mov	r1, r3
 800937c:	4806      	ldr	r0, [pc, #24]	; (8009398 <HW_DBG_Init+0xe0>)
 800937e:	f7fd f81d 	bl	80063bc <USART_ClockInit>

    /* Enable USART */
    USART_Cmd(DBG_COM, ENABLE);
 8009382:	2101      	movs	r1, #1
 8009384:	4804      	ldr	r0, [pc, #16]	; (8009398 <HW_DBG_Init+0xe0>)
 8009386:	f7fd f855 	bl	8006434 <USART_Cmd>

}
 800938a:	bf00      	nop
 800938c:	3720      	adds	r7, #32
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	40020000 	.word	0x40020000
 8009398:	40011000 	.word	0x40011000

0800939c <HW_DBG_Put>:
  * @brief  Send a byte through debug UART and wait for end of transmission
  * @param  ch: character to send
  * @retval None
  */
void HW_DBG_Put(uint8_t ch)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	4603      	mov	r3, r0
 80093a4:	71fb      	strb	r3, [r7, #7]
      USART_SendData(DBG_COM, (uint8_t) ch);
 80093a6:	79fb      	ldrb	r3, [r7, #7]
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	4619      	mov	r1, r3
 80093ac:	4807      	ldr	r0, [pc, #28]	; (80093cc <HW_DBG_Put+0x30>)
 80093ae:	f7fd f85d 	bl	800646c <USART_SendData>
      while(USART_GetFlagStatus(DBG_COM, USART_FLAG_TC) == RESET);
 80093b2:	bf00      	nop
 80093b4:	2140      	movs	r1, #64	; 0x40
 80093b6:	4805      	ldr	r0, [pc, #20]	; (80093cc <HW_DBG_Put+0x30>)
 80093b8:	f7fd f87a 	bl	80064b0 <USART_GetFlagStatus>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d0f8      	beq.n	80093b4 <HW_DBG_Put+0x18>
}
 80093c2:	bf00      	nop
 80093c4:	3708      	adds	r7, #8
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}
 80093ca:	bf00      	nop
 80093cc:	40011000 	.word	0x40011000

080093d0 <HW_DBG_Puts>:
  * @brief  Send a string through debug UART and wait for end of transmission
  * @param  str: string to send
  * @retval None
  */
void HW_DBG_Puts(char *str)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
    while (*str)
 80093d8:	e007      	b.n	80093ea <HW_DBG_Puts+0x1a>
    {
    	HW_DBG_Put(*str);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	4618      	mov	r0, r3
 80093e0:	f7ff ffdc 	bl	800939c <HW_DBG_Put>
        str++;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	3301      	adds	r3, #1
 80093e8:	607b      	str	r3, [r7, #4]
  * @param  str: string to send
  * @retval None
  */
void HW_DBG_Puts(char *str)
{
    while (*str)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1f3      	bne.n	80093da <HW_DBG_Puts+0xa>
    {
    	HW_DBG_Put(*str);
        str++;
    }
}
 80093f2:	bf00      	nop
 80093f4:	3708      	adds	r7, #8
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop

080093fc <HW_DBG_Get>:
  * @brief  Receive a byte from debug UART
  * @param  None
  * @retval Received byte
  */
uint8_t HW_DBG_Get(void)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	af00      	add	r7, sp, #0
     while (USART_GetFlagStatus(DBG_COM, USART_FLAG_RXNE) == RESET);
 8009400:	bf00      	nop
 8009402:	2120      	movs	r1, #32
 8009404:	4806      	ldr	r0, [pc, #24]	; (8009420 <HW_DBG_Get+0x24>)
 8009406:	f7fd f853 	bl	80064b0 <USART_GetFlagStatus>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d0f8      	beq.n	8009402 <HW_DBG_Get+0x6>
        return (uint8_t) USART_ReceiveData(DBG_COM);
 8009410:	4803      	ldr	r0, [pc, #12]	; (8009420 <HW_DBG_Get+0x24>)
 8009412:	f7fd f83d 	bl	8006490 <USART_ReceiveData>
 8009416:	4603      	mov	r3, r0
 8009418:	b2db      	uxtb	r3, r3
}
 800941a:	4618      	mov	r0, r3
 800941c:	bd80      	pop	{r7, pc}
 800941e:	bf00      	nop
 8009420:	40011000 	.word	0x40011000

08009424 <HW_Digital_Input_Init>:
  * @brief  Initialize the digital inputs
  * @param  None
  * @retval None
  */
void HW_Digital_Input_Init(void)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStructure;

    /* Enable Port Clock */
	SW1_GPIO_CLK_ENABLE();
 800942a:	2101      	movs	r1, #1
 800942c:	2004      	movs	r0, #4
 800942e:	f7fb ffb1 	bl	8005394 <RCC_AHB1PeriphClockCmd>
	SW2_GPIO_CLK_ENABLE();
 8009432:	2101      	movs	r1, #1
 8009434:	2004      	movs	r0, #4
 8009436:	f7fb ffad 	bl	8005394 <RCC_AHB1PeriphClockCmd>
	SW3_GPIO_CLK_ENABLE();
 800943a:	2101      	movs	r1, #1
 800943c:	2010      	movs	r0, #16
 800943e:	f7fb ffa9 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Configure switches as input */
    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN;
 8009442:	2300      	movs	r3, #0
 8009444:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_DOWN;
 8009446:	2302      	movs	r3, #2
 8009448:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Low_Speed;
 800944a:	2300      	movs	r3, #0
 800944c:	717b      	strb	r3, [r7, #5]

    GPIO_InitStructure.GPIO_Pin = SW1_PIN;
 800944e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009452:	603b      	str	r3, [r7, #0]
    GPIO_Init(SW1_GPIO_PORT, &GPIO_InitStructure);
 8009454:	463b      	mov	r3, r7
 8009456:	4619      	mov	r1, r3
 8009458:	485a      	ldr	r0, [pc, #360]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 800945a:	f7fb fc6f 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = SW2_PIN;
 800945e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009462:	603b      	str	r3, [r7, #0]
    GPIO_Init(SW2_GPIO_PORT, &GPIO_InitStructure);
 8009464:	463b      	mov	r3, r7
 8009466:	4619      	mov	r1, r3
 8009468:	4856      	ldr	r0, [pc, #344]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 800946a:	f7fb fc67 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = SW3_PIN;
 800946e:	2302      	movs	r3, #2
 8009470:	603b      	str	r3, [r7, #0]
    GPIO_Init(SW3_GPIO_PORT, &GPIO_InitStructure);
 8009472:	463b      	mov	r3, r7
 8009474:	4619      	mov	r1, r3
 8009476:	4854      	ldr	r0, [pc, #336]	; (80095c8 <HW_Digital_Input_Init+0x1a4>)
 8009478:	f7fb fc60 	bl	8004d3c <GPIO_Init>

    /* Configure end stops as input */
    GPIO_InitStructure.GPIO_Pin = END1_PIN;
 800947c:	2301      	movs	r3, #1
 800947e:	603b      	str	r3, [r7, #0]
    GPIO_Init(END1_GPIO_PORT, &GPIO_InitStructure);
 8009480:	463b      	mov	r3, r7
 8009482:	4619      	mov	r1, r3
 8009484:	484f      	ldr	r0, [pc, #316]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 8009486:	f7fb fc59 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = END2_PIN;
 800948a:	2302      	movs	r3, #2
 800948c:	603b      	str	r3, [r7, #0]
    GPIO_Init(END2_GPIO_PORT, &GPIO_InitStructure);
 800948e:	463b      	mov	r3, r7
 8009490:	4619      	mov	r1, r3
 8009492:	484c      	ldr	r0, [pc, #304]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 8009494:	f7fb fc52 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = END3_PIN;
 8009498:	2304      	movs	r3, #4
 800949a:	603b      	str	r3, [r7, #0]
    GPIO_Init(END3_GPIO_PORT, &GPIO_InitStructure);
 800949c:	463b      	mov	r3, r7
 800949e:	4619      	mov	r1, r3
 80094a0:	484a      	ldr	r0, [pc, #296]	; (80095cc <HW_Digital_Input_Init+0x1a8>)
 80094a2:	f7fb fc4b 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = END4_PIN;
 80094a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80094aa:	603b      	str	r3, [r7, #0]
    GPIO_Init(END4_GPIO_PORT, &GPIO_InitStructure);
 80094ac:	463b      	mov	r3, r7
 80094ae:	4619      	mov	r1, r3
 80094b0:	4846      	ldr	r0, [pc, #280]	; (80095cc <HW_Digital_Input_Init+0x1a8>)
 80094b2:	f7fb fc43 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = END5_PIN;
 80094b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094ba:	603b      	str	r3, [r7, #0]
    GPIO_Init(END5_GPIO_PORT, &GPIO_InitStructure);
 80094bc:	463b      	mov	r3, r7
 80094be:	4619      	mov	r1, r3
 80094c0:	4843      	ldr	r0, [pc, #268]	; (80095d0 <HW_Digital_Input_Init+0x1ac>)
 80094c2:	f7fb fc3b 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_OUT;
 80094c6:	2301      	movs	r3, #1
 80094c8:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Pin = END6_PIN;
 80094ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094ce:	603b      	str	r3, [r7, #0]
    GPIO_Init(END6_GPIO_PORT, &GPIO_InitStructure);
 80094d0:	463b      	mov	r3, r7
 80094d2:	4619      	mov	r1, r3
 80094d4:	483b      	ldr	r0, [pc, #236]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 80094d6:	f7fb fc31 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = END7_PIN;
 80094da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80094de:	603b      	str	r3, [r7, #0]
    GPIO_Init(END7_GPIO_PORT, &GPIO_InitStructure);
 80094e0:	463b      	mov	r3, r7
 80094e2:	4619      	mov	r1, r3
 80094e4:	4837      	ldr	r0, [pc, #220]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 80094e6:	f7fb fc29 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_IN;
 80094ea:	2300      	movs	r3, #0
 80094ec:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_DOWN;
 80094ee:	2302      	movs	r3, #2
 80094f0:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Pin = END8_PIN;
 80094f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80094f6:	603b      	str	r3, [r7, #0]
    GPIO_Init(END8_GPIO_PORT, &GPIO_InitStructure);
 80094f8:	463b      	mov	r3, r7
 80094fa:	4619      	mov	r1, r3
 80094fc:	4831      	ldr	r0, [pc, #196]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 80094fe:	f7fb fc1d 	bl	8004d3c <GPIO_Init>

    /* Configure end industrial sensors as input */
    GPIO_InitStructure.GPIO_Pin = IND1_PIN;
 8009502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009506:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND1_GPIO_PORT, &GPIO_InitStructure);
 8009508:	463b      	mov	r3, r7
 800950a:	4619      	mov	r1, r3
 800950c:	4831      	ldr	r0, [pc, #196]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800950e:	f7fb fc15 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND2_PIN;
 8009512:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009516:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND2_GPIO_PORT, &GPIO_InitStructure);
 8009518:	463b      	mov	r3, r7
 800951a:	4619      	mov	r1, r3
 800951c:	482d      	ldr	r0, [pc, #180]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800951e:	f7fb fc0d 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND3_PIN;
 8009522:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009526:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND3_GPIO_PORT, &GPIO_InitStructure);
 8009528:	463b      	mov	r3, r7
 800952a:	4619      	mov	r1, r3
 800952c:	4829      	ldr	r0, [pc, #164]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800952e:	f7fb fc05 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND4_PIN;
 8009532:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009536:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND4_GPIO_PORT, &GPIO_InitStructure);
 8009538:	463b      	mov	r3, r7
 800953a:	4619      	mov	r1, r3
 800953c:	4825      	ldr	r0, [pc, #148]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800953e:	f7fb fbfd 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND5_PIN;
 8009542:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009546:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND5_GPIO_PORT, &GPIO_InitStructure);
 8009548:	463b      	mov	r3, r7
 800954a:	4619      	mov	r1, r3
 800954c:	4821      	ldr	r0, [pc, #132]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800954e:	f7fb fbf5 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND6_PIN;
 8009552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009556:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND6_GPIO_PORT, &GPIO_InitStructure);
 8009558:	463b      	mov	r3, r7
 800955a:	4619      	mov	r1, r3
 800955c:	481d      	ldr	r0, [pc, #116]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800955e:	f7fb fbed 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND7_PIN;
 8009562:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009566:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND7_GPIO_PORT, &GPIO_InitStructure);
 8009568:	463b      	mov	r3, r7
 800956a:	4619      	mov	r1, r3
 800956c:	4819      	ldr	r0, [pc, #100]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800956e:	f7fb fbe5 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND8_PIN;
 8009572:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009576:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND8_GPIO_PORT, &GPIO_InitStructure);
 8009578:	463b      	mov	r3, r7
 800957a:	4619      	mov	r1, r3
 800957c:	4815      	ldr	r0, [pc, #84]	; (80095d4 <HW_Digital_Input_Init+0x1b0>)
 800957e:	f7fb fbdd 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND9_PIN;
 8009582:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009586:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND9_GPIO_PORT, &GPIO_InitStructure);
 8009588:	463b      	mov	r3, r7
 800958a:	4619      	mov	r1, r3
 800958c:	480f      	ldr	r0, [pc, #60]	; (80095cc <HW_Digital_Input_Init+0x1a8>)
 800958e:	f7fb fbd5 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = IND10_PIN;
 8009592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009596:	603b      	str	r3, [r7, #0]
    GPIO_Init(IND10_GPIO_PORT, &GPIO_InitStructure);
 8009598:	463b      	mov	r3, r7
 800959a:	4619      	mov	r1, r3
 800959c:	480b      	ldr	r0, [pc, #44]	; (80095cc <HW_Digital_Input_Init+0x1a8>)
 800959e:	f7fb fbcd 	bl	8004d3c <GPIO_Init>

	GPIO_WriteBit((GPIO_TypeDef*) END6_GPIO_PORT, END6_PIN, Bit_SET);
 80095a2:	2201      	movs	r2, #1
 80095a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80095a8:	4806      	ldr	r0, [pc, #24]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 80095aa:	f7fb fc6f 	bl	8004e8c <GPIO_WriteBit>
	GPIO_WriteBit((GPIO_TypeDef*) END7_GPIO_PORT, END7_PIN, Bit_SET);
 80095ae:	2201      	movs	r2, #1
 80095b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80095b4:	4803      	ldr	r0, [pc, #12]	; (80095c4 <HW_Digital_Input_Init+0x1a0>)
 80095b6:	f7fb fc69 	bl	8004e8c <GPIO_WriteBit>
}
 80095ba:	bf00      	nop
 80095bc:	3708      	adds	r7, #8
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	40020800 	.word	0x40020800
 80095c8:	40021000 	.word	0x40021000
 80095cc:	40020400 	.word	0x40020400
 80095d0:	40020000 	.word	0x40020000
 80095d4:	40020c00 	.word	0x40020c00

080095d8 <HW_DSV_Init>:
  * @brief  Initialize the DSV UART
  * @param  None
  * @retval None
  */
void HW_DSV_Init(USART_InitTypeDef * USART_InitStruct)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b088      	sub	sp, #32
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStructure;
    USART_ClockInitTypeDef USART_ClockInitStruct;

    /* Enable TXRX Clock */
    DSV_TXRX_GPIO_CLK_ENABLE();
 80095e0:	2101      	movs	r1, #1
 80095e2:	2002      	movs	r0, #2
 80095e4:	f7fb fed6 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Enable DSV USART clock */
    DSV_CLK_ENABLE();
 80095e8:	2101      	movs	r1, #1
 80095ea:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80095ee:	f7fb fef1 	bl	80053d4 <RCC_APB1PeriphClockCmd>

    /* Configure USART TXRX as alternate function */
    GPIO_InitStructure.GPIO_Pin = DSV_TXRX_PIN;
 80095f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80095f8:	2302      	movs	r3, #2
 80095fa:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Speed = GPIO_Low_Speed; /* 2 MHz */
 80095fc:	2300      	movs	r3, #0
 80095fe:	777b      	strb	r3, [r7, #29]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8009600:	2301      	movs	r3, #1
 8009602:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(DSV_TXRX_GPIO_PORT, &GPIO_InitStructure);
 8009604:	f107 0318 	add.w	r3, r7, #24
 8009608:	4619      	mov	r1, r3
 800960a:	4812      	ldr	r0, [pc, #72]	; (8009654 <HW_DSV_Init+0x7c>)
 800960c:	f7fb fb96 	bl	8004d3c <GPIO_Init>


    /* Connect Alternate functions */
    GPIO_PinAFConfig(DSV_TXRX_GPIO_PORT,  DSV_TXRX_PIN_SOURCE,  DSV_TXRX_AF);
 8009610:	2207      	movs	r2, #7
 8009612:	210a      	movs	r1, #10
 8009614:	480f      	ldr	r0, [pc, #60]	; (8009654 <HW_DSV_Init+0x7c>)
 8009616:	f7fb fc53 	bl	8004ec0 <GPIO_PinAFConfig>

    /* USART configuration */
    USART_Init(DSV_COM, USART_InitStruct);
 800961a:	6879      	ldr	r1, [r7, #4]
 800961c:	480e      	ldr	r0, [pc, #56]	; (8009658 <HW_DSV_Init+0x80>)
 800961e:	f7fc fe13 	bl	8006248 <USART_Init>

    /* USART Clock default configuration */
    USART_ClockStructInit(&USART_ClockInitStruct);
 8009622:	f107 0308 	add.w	r3, r7, #8
 8009626:	4618      	mov	r0, r3
 8009628:	f7fc feee 	bl	8006408 <USART_ClockStructInit>
    USART_ClockInit(DSV_COM, &USART_ClockInitStruct);
 800962c:	f107 0308 	add.w	r3, r7, #8
 8009630:	4619      	mov	r1, r3
 8009632:	4809      	ldr	r0, [pc, #36]	; (8009658 <HW_DSV_Init+0x80>)
 8009634:	f7fc fec2 	bl	80063bc <USART_ClockInit>

    /* Enable USART */
    USART_Cmd(DSV_COM, ENABLE);
 8009638:	2101      	movs	r1, #1
 800963a:	4807      	ldr	r0, [pc, #28]	; (8009658 <HW_DSV_Init+0x80>)
 800963c:	f7fc fefa 	bl	8006434 <USART_Cmd>

	xl_320_init(XL_320_TX_ONLY);
 8009640:	2001      	movs	r0, #1
 8009642:	f000 fec9 	bl	800a3d8 <xl_320_init>
	xl_320_set_hw_send(HW_DSV_Put);
 8009646:	4805      	ldr	r0, [pc, #20]	; (800965c <HW_DSV_Init+0x84>)
 8009648:	f000 fee4 	bl	800a414 <xl_320_set_hw_send>
}
 800964c:	bf00      	nop
 800964e:	3720      	adds	r7, #32
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}
 8009654:	40020400 	.word	0x40020400
 8009658:	40004800 	.word	0x40004800
 800965c:	08009661 	.word	0x08009661

08009660 <HW_DSV_Put>:
  * @brief  Send a byte through DSV UART and wait for end of transmission
  * @param  ch: character to send
  * @retval None
  */
void HW_DSV_Put(uint8_t ch)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	4603      	mov	r3, r0
 8009668:	71fb      	strb	r3, [r7, #7]
      USART_SendData(DSV_COM, (uint8_t) ch);
 800966a:	79fb      	ldrb	r3, [r7, #7]
 800966c:	b29b      	uxth	r3, r3
 800966e:	4619      	mov	r1, r3
 8009670:	4807      	ldr	r0, [pc, #28]	; (8009690 <HW_DSV_Put+0x30>)
 8009672:	f7fc fefb 	bl	800646c <USART_SendData>
      while(USART_GetFlagStatus(DSV_COM, USART_FLAG_TC) == RESET);
 8009676:	bf00      	nop
 8009678:	2140      	movs	r1, #64	; 0x40
 800967a:	4805      	ldr	r0, [pc, #20]	; (8009690 <HW_DSV_Put+0x30>)
 800967c:	f7fc ff18 	bl	80064b0 <USART_GetFlagStatus>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d0f8      	beq.n	8009678 <HW_DSV_Put+0x18>
}
 8009686:	bf00      	nop
 8009688:	3708      	adds	r7, #8
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
 800968e:	bf00      	nop
 8009690:	40004800 	.word	0x40004800

08009694 <HW_ENC_Init>:

static int32_t encoder1_Value, encoder2_Value;
static int16_t encoder1_Old, encoder2_Old;

void HW_ENC_Init(void)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b082      	sub	sp, #8
 8009698:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    /* Enable GPIO Clocks */
    ENC1_A_GPIO_CLK_ENABLE();
 800969a:	2101      	movs	r1, #1
 800969c:	2002      	movs	r0, #2
 800969e:	f7fb fe79 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ENC1_B_GPIO_CLK_ENABLE();
 80096a2:	2101      	movs	r1, #1
 80096a4:	2002      	movs	r0, #2
 80096a6:	f7fb fe75 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ENC2_A_GPIO_CLK_ENABLE();
 80096aa:	2101      	movs	r1, #1
 80096ac:	2002      	movs	r0, #2
 80096ae:	f7fb fe71 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ENC2_B_GPIO_CLK_ENABLE();
 80096b2:	2101      	movs	r1, #1
 80096b4:	2002      	movs	r0, #2
 80096b6:	f7fb fe6d 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Configure GPIOs */
    GPIO_InitStruct.GPIO_Mode       = GPIO_Mode_AF;
 80096ba:	2302      	movs	r3, #2
 80096bc:	713b      	strb	r3, [r7, #4]
    GPIO_InitStruct.GPIO_OType      = GPIO_OType_PP;
 80096be:	2300      	movs	r3, #0
 80096c0:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStruct.GPIO_PuPd       = GPIO_PuPd_NOPULL;
 80096c2:	2300      	movs	r3, #0
 80096c4:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStruct.GPIO_Speed      = GPIO_Fast_Speed;
 80096c6:	2302      	movs	r3, #2
 80096c8:	717b      	strb	r3, [r7, #5]

    GPIO_InitStruct.GPIO_Pin = ENC1_A_PIN;
 80096ca:	2310      	movs	r3, #16
 80096cc:	603b      	str	r3, [r7, #0]
    GPIO_PinAFConfig(ENC1_A_GPIO_PORT, ENC1_A_PIN_SOURCE, ENC1_A_AF);
 80096ce:	2202      	movs	r2, #2
 80096d0:	2104      	movs	r1, #4
 80096d2:	482c      	ldr	r0, [pc, #176]	; (8009784 <HW_ENC_Init+0xf0>)
 80096d4:	f7fb fbf4 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ENC1_A_GPIO_PORT, &GPIO_InitStruct);
 80096d8:	463b      	mov	r3, r7
 80096da:	4619      	mov	r1, r3
 80096dc:	4829      	ldr	r0, [pc, #164]	; (8009784 <HW_ENC_Init+0xf0>)
 80096de:	f7fb fb2d 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ENC1_B_PIN;
 80096e2:	2320      	movs	r3, #32
 80096e4:	603b      	str	r3, [r7, #0]
    GPIO_PinAFConfig(ENC1_B_GPIO_PORT, ENC1_B_PIN_SOURCE, ENC1_B_AF);
 80096e6:	2202      	movs	r2, #2
 80096e8:	2105      	movs	r1, #5
 80096ea:	4826      	ldr	r0, [pc, #152]	; (8009784 <HW_ENC_Init+0xf0>)
 80096ec:	f7fb fbe8 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ENC1_B_GPIO_PORT, &GPIO_InitStruct);
 80096f0:	463b      	mov	r3, r7
 80096f2:	4619      	mov	r1, r3
 80096f4:	4823      	ldr	r0, [pc, #140]	; (8009784 <HW_ENC_Init+0xf0>)
 80096f6:	f7fb fb21 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ENC2_A_PIN;
 80096fa:	2340      	movs	r3, #64	; 0x40
 80096fc:	603b      	str	r3, [r7, #0]
    GPIO_PinAFConfig(ENC2_A_GPIO_PORT, ENC2_A_PIN_SOURCE, ENC2_A_AF);
 80096fe:	2202      	movs	r2, #2
 8009700:	2106      	movs	r1, #6
 8009702:	4820      	ldr	r0, [pc, #128]	; (8009784 <HW_ENC_Init+0xf0>)
 8009704:	f7fb fbdc 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ENC2_A_GPIO_PORT, &GPIO_InitStruct);
 8009708:	463b      	mov	r3, r7
 800970a:	4619      	mov	r1, r3
 800970c:	481d      	ldr	r0, [pc, #116]	; (8009784 <HW_ENC_Init+0xf0>)
 800970e:	f7fb fb15 	bl	8004d3c <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin = ENC2_B_PIN;
 8009712:	2380      	movs	r3, #128	; 0x80
 8009714:	603b      	str	r3, [r7, #0]
    GPIO_PinAFConfig(ENC2_B_GPIO_PORT, ENC2_B_PIN_SOURCE, ENC2_B_AF);
 8009716:	2202      	movs	r2, #2
 8009718:	2107      	movs	r1, #7
 800971a:	481a      	ldr	r0, [pc, #104]	; (8009784 <HW_ENC_Init+0xf0>)
 800971c:	f7fb fbd0 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_Init(ENC2_B_GPIO_PORT, &GPIO_InitStruct);
 8009720:	463b      	mov	r3, r7
 8009722:	4619      	mov	r1, r3
 8009724:	4817      	ldr	r0, [pc, #92]	; (8009784 <HW_ENC_Init+0xf0>)
 8009726:	f7fb fb09 	bl	8004d3c <GPIO_Init>

    /* Enable Quadrature Encoder timer clocks */
    ENC1_TIM_CLK_ENABLE();
 800972a:	2101      	movs	r1, #1
 800972c:	2002      	movs	r0, #2
 800972e:	f7fb fe51 	bl	80053d4 <RCC_APB1PeriphClockCmd>
    ENC2_TIM_CLK_ENABLE();
 8009732:	2101      	movs	r1, #1
 8009734:	2004      	movs	r0, #4
 8009736:	f7fb fe4d 	bl	80053d4 <RCC_APB1PeriphClockCmd>

    /* Configure Quadrature Encoder Timers */
    TIM_EncoderInterfaceConfig(ENC1_TIM,
 800973a:	2300      	movs	r3, #0
 800973c:	2200      	movs	r2, #0
 800973e:	2103      	movs	r1, #3
 8009740:	4811      	ldr	r0, [pc, #68]	; (8009788 <HW_ENC_Init+0xf4>)
 8009742:	f7fc facd 	bl	8005ce0 <TIM_EncoderInterfaceConfig>
                               TIM_EncoderMode_TI12,
                               TIM_ICPolarity_Rising,
                               TIM_ICPolarity_Rising);
    TIM_SetAutoreload(ENC1_TIM, 0xFFFFFFFF);
 8009746:	f04f 31ff 	mov.w	r1, #4294967295
 800974a:	480f      	ldr	r0, [pc, #60]	; (8009788 <HW_ENC_Init+0xf4>)
 800974c:	f7fb ffd8 	bl	8005700 <TIM_SetAutoreload>

    TIM_EncoderInterfaceConfig(ENC2_TIM,
 8009750:	2300      	movs	r3, #0
 8009752:	2200      	movs	r2, #0
 8009754:	2103      	movs	r1, #3
 8009756:	480d      	ldr	r0, [pc, #52]	; (800978c <HW_ENC_Init+0xf8>)
 8009758:	f7fc fac2 	bl	8005ce0 <TIM_EncoderInterfaceConfig>
                               TIM_EncoderMode_TI12,
                               TIM_ICPolarity_Rising,
                               TIM_ICPolarity_Rising);
    TIM_SetAutoreload(ENC2_TIM, 0xFFFFFFFF);
 800975c:	f04f 31ff 	mov.w	r1, #4294967295
 8009760:	480a      	ldr	r0, [pc, #40]	; (800978c <HW_ENC_Init+0xf8>)
 8009762:	f7fb ffcd 	bl	8005700 <TIM_SetAutoreload>

    /* Cleanup timers */
    HW_ENC_ResetChannels();
 8009766:	f000 f861 	bl	800982c <HW_ENC_ResetChannels>

    /* Enable Quadrature Encoders */
    TIM_Cmd(ENC1_TIM, ENABLE);
 800976a:	2101      	movs	r1, #1
 800976c:	4806      	ldr	r0, [pc, #24]	; (8009788 <HW_ENC_Init+0xf4>)
 800976e:	f7fb ffd5 	bl	800571c <TIM_Cmd>
    TIM_Cmd(ENC2_TIM, ENABLE);
 8009772:	2101      	movs	r1, #1
 8009774:	4805      	ldr	r0, [pc, #20]	; (800978c <HW_ENC_Init+0xf8>)
 8009776:	f7fb ffd1 	bl	800571c <TIM_Cmd>

}
 800977a:	bf00      	nop
 800977c:	3708      	adds	r7, #8
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	40020400 	.word	0x40020400
 8009788:	40000400 	.word	0x40000400
 800978c:	40000800 	.word	0x40000800

08009790 <HW_ENC_GetChannel>:

int32_t HW_ENC_GetChannel(HW_ENC_ChannelTypeDef channel)
{
 8009790:	b480      	push	{r7}
 8009792:	b085      	sub	sp, #20
 8009794:	af00      	add	r7, sp, #0
 8009796:	4603      	mov	r3, r0
 8009798:	71fb      	strb	r3, [r7, #7]
	int16_t encoder, delta;
    switch(channel)
 800979a:	79fb      	ldrb	r3, [r7, #7]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d002      	beq.n	80097a6 <HW_ENC_GetChannel+0x16>
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d018      	beq.n	80097d6 <HW_ENC_GetChannel+0x46>
 80097a4:	e02f      	b.n	8009806 <HW_ENC_GetChannel+0x76>
    {
    case HW_ENC_CHANNEL1:
    	encoder = (int16_t)ENC1_TIM->CNT;
 80097a6:	4b1b      	ldr	r3, [pc, #108]	; (8009814 <HW_ENC_GetChannel+0x84>)
 80097a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097aa:	81fb      	strh	r3, [r7, #14]
    	delta = encoder - encoder1_Old;
 80097ac:	89fa      	ldrh	r2, [r7, #14]
 80097ae:	4b1a      	ldr	r3, [pc, #104]	; (8009818 <HW_ENC_GetChannel+0x88>)
 80097b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	b29b      	uxth	r3, r3
 80097ba:	81bb      	strh	r3, [r7, #12]
    	encoder1_Old = encoder;
 80097bc:	4a16      	ldr	r2, [pc, #88]	; (8009818 <HW_ENC_GetChannel+0x88>)
 80097be:	89fb      	ldrh	r3, [r7, #14]
 80097c0:	8013      	strh	r3, [r2, #0]
    	encoder1_Value += (int32_t)delta;
 80097c2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80097c6:	4b15      	ldr	r3, [pc, #84]	; (800981c <HW_ENC_GetChannel+0x8c>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4413      	add	r3, r2
 80097cc:	4a13      	ldr	r2, [pc, #76]	; (800981c <HW_ENC_GetChannel+0x8c>)
 80097ce:	6013      	str	r3, [r2, #0]
        return  encoder1_Value;
 80097d0:	4b12      	ldr	r3, [pc, #72]	; (800981c <HW_ENC_GetChannel+0x8c>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	e018      	b.n	8009808 <HW_ENC_GetChannel+0x78>
        break;

    case HW_ENC_CHANNEL2:
    	encoder = (int16_t)ENC2_TIM->CNT;
 80097d6:	4b12      	ldr	r3, [pc, #72]	; (8009820 <HW_ENC_GetChannel+0x90>)
 80097d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097da:	81fb      	strh	r3, [r7, #14]
    	delta = encoder - encoder2_Old;
 80097dc:	89fa      	ldrh	r2, [r7, #14]
 80097de:	4b11      	ldr	r3, [pc, #68]	; (8009824 <HW_ENC_GetChannel+0x94>)
 80097e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	1ad3      	subs	r3, r2, r3
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	81bb      	strh	r3, [r7, #12]
    	encoder2_Old = encoder;
 80097ec:	4a0d      	ldr	r2, [pc, #52]	; (8009824 <HW_ENC_GetChannel+0x94>)
 80097ee:	89fb      	ldrh	r3, [r7, #14]
 80097f0:	8013      	strh	r3, [r2, #0]
    	encoder2_Value += (int32_t)delta;
 80097f2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80097f6:	4b0c      	ldr	r3, [pc, #48]	; (8009828 <HW_ENC_GetChannel+0x98>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4413      	add	r3, r2
 80097fc:	4a0a      	ldr	r2, [pc, #40]	; (8009828 <HW_ENC_GetChannel+0x98>)
 80097fe:	6013      	str	r3, [r2, #0]
        return  encoder2_Value;
 8009800:	4b09      	ldr	r3, [pc, #36]	; (8009828 <HW_ENC_GetChannel+0x98>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	e000      	b.n	8009808 <HW_ENC_GetChannel+0x78>
        break;

    default:
        /* Error */
        return 0;
 8009806:	2300      	movs	r3, #0
        break;
    }

}
 8009808:	4618      	mov	r0, r3
 800980a:	3714      	adds	r7, #20
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr
 8009814:	40000400 	.word	0x40000400
 8009818:	200145d8 	.word	0x200145d8
 800981c:	200145d0 	.word	0x200145d0
 8009820:	40000800 	.word	0x40000800
 8009824:	200145da 	.word	0x200145da
 8009828:	200145d4 	.word	0x200145d4

0800982c <HW_ENC_ResetChannels>:

void HW_ENC_ResetChannels(void)
{
 800982c:	b480      	push	{r7}
 800982e:	af00      	add	r7, sp, #0
    ENC1_TIM->CNT = 0x00000000 ;
 8009830:	4b05      	ldr	r3, [pc, #20]	; (8009848 <HW_ENC_ResetChannels+0x1c>)
 8009832:	2200      	movs	r2, #0
 8009834:	625a      	str	r2, [r3, #36]	; 0x24
    ENC2_TIM->CNT = 0x00000000 ;
 8009836:	4b05      	ldr	r3, [pc, #20]	; (800984c <HW_ENC_ResetChannels+0x20>)
 8009838:	2200      	movs	r2, #0
 800983a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800983c:	bf00      	nop
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr
 8009846:	bf00      	nop
 8009848:	40000400 	.word	0x40000400
 800984c:	40000800 	.word	0x40000800

08009850 <HW_HMI_Init>:
 */

#include "blueboard.h"

void HW_HMI_Init(void)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b08c      	sub	sp, #48	; 0x30
 8009854:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    SPI_InitTypeDef SPI_InitStruct;

    /* Enable GPIOs Clock */
    HMI_CSN_GPIO_CLK_ENABLE();
 8009856:	2101      	movs	r1, #1
 8009858:	2010      	movs	r0, #16
 800985a:	f7fb fd9b 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    HMI_SCK_GPIO_CLK_ENABLE();
 800985e:	2101      	movs	r1, #1
 8009860:	2010      	movs	r0, #16
 8009862:	f7fb fd97 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    HMI_MOSI_GPIO_CLK_ENABLE();
 8009866:	2101      	movs	r1, #1
 8009868:	2010      	movs	r0, #16
 800986a:	f7fb fd93 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    HMI_MISO_GPIO_CLK_ENABLE();
 800986e:	2101      	movs	r1, #1
 8009870:	2010      	movs	r0, #16
 8009872:	f7fb fd8f 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    HMI_IRQ_IN_GPIO_CLK_ENABLE();
 8009876:	2101      	movs	r1, #1
 8009878:	2010      	movs	r0, #16
 800987a:	f7fb fd8b 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    HMI_IRQ_OUT_GPIO_CLK_ENABLE();
 800987e:	2101      	movs	r1, #1
 8009880:	2004      	movs	r0, #4
 8009882:	f7fb fd87 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Enable Control Interface SPI clock */
    HMI_CLK_ENABLE();
 8009886:	2101      	movs	r1, #1
 8009888:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800988c:	f7fb fdc2 	bl	8005414 <RCC_APB2PeriphClockCmd>

    /* Configure HMI_CSN as alternate function */
    GPIO_InitStructure.GPIO_Pin = HMI_CSN_PIN;
 8009890:	2310      	movs	r3, #16
 8009892:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009894:	2300      	movs	r3, #0
 8009896:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800989a:	2302      	movs	r3, #2
 800989c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_Speed = GPIO_High_Speed; /* 10 MHz */
 80098a0:	2303      	movs	r3, #3
 80098a2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80098a6:	2300      	movs	r3, #0
 80098a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(HMI_CSN_GPIO_PORT, &GPIO_InitStructure);
 80098ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80098b0:	4619      	mov	r1, r3
 80098b2:	4842      	ldr	r0, [pc, #264]	; (80099bc <HW_HMI_Init+0x16c>)
 80098b4:	f7fb fa42 	bl	8004d3c <GPIO_Init>

    /* Configure HMI_SCK as alternate function */
    GPIO_InitStructure.GPIO_Pin = HMI_SCK_PIN;
 80098b8:	2304      	movs	r3, #4
 80098ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(HMI_SCK_GPIO_PORT, &GPIO_InitStructure);
 80098bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80098c0:	4619      	mov	r1, r3
 80098c2:	483e      	ldr	r0, [pc, #248]	; (80099bc <HW_HMI_Init+0x16c>)
 80098c4:	f7fb fa3a 	bl	8004d3c <GPIO_Init>

    /* Configure HMI_MOSI as alternate function */
    GPIO_InitStructure.GPIO_Pin = HMI_MOSI_PIN;
 80098c8:	2340      	movs	r3, #64	; 0x40
 80098ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(HMI_MOSI_GPIO_PORT, &GPIO_InitStructure);
 80098cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80098d0:	4619      	mov	r1, r3
 80098d2:	483a      	ldr	r0, [pc, #232]	; (80099bc <HW_HMI_Init+0x16c>)
 80098d4:	f7fb fa32 	bl	8004d3c <GPIO_Init>

    /* Configure USART RTS as alternate function */
    GPIO_InitStructure.GPIO_Pin = HMI_MISO_PIN;
 80098d8:	2320      	movs	r3, #32
 80098da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(HMI_MISO_GPIO_PORT, &GPIO_InitStructure);
 80098dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80098e0:	4619      	mov	r1, r3
 80098e2:	4836      	ldr	r0, [pc, #216]	; (80099bc <HW_HMI_Init+0x16c>)
 80098e4:	f7fb fa2a 	bl	8004d3c <GPIO_Init>

    /* Connect Alternate functions */
    GPIO_PinAFConfig(HMI_SCK_GPIO_PORT,   HMI_SCK_PIN_SOURCE,   HMI_SCK_AF);
 80098e8:	2205      	movs	r2, #5
 80098ea:	2102      	movs	r1, #2
 80098ec:	4833      	ldr	r0, [pc, #204]	; (80099bc <HW_HMI_Init+0x16c>)
 80098ee:	f7fb fae7 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(HMI_MOSI_GPIO_PORT,  HMI_MOSI_PIN_SOURCE,  HMI_MOSI_AF);
 80098f2:	2205      	movs	r2, #5
 80098f4:	2106      	movs	r1, #6
 80098f6:	4831      	ldr	r0, [pc, #196]	; (80099bc <HW_HMI_Init+0x16c>)
 80098f8:	f7fb fae2 	bl	8004ec0 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(HMI_MISO_GPIO_PORT,  HMI_MISO_PIN_SOURCE,  HMI_MISO_AF);
 80098fc:	2205      	movs	r2, #5
 80098fe:	2105      	movs	r1, #5
 8009900:	482e      	ldr	r0, [pc, #184]	; (80099bc <HW_HMI_Init+0x16c>)
 8009902:	f7fb fadd 	bl	8004ec0 <GPIO_PinAFConfig>

    /* Configure HMI_CSN as Digital Output */
    GPIO_InitStructure.GPIO_Pin = HMI_CSN_PIN;
 8009906:	2310      	movs	r3, #16
 8009908:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800990a:	2301      	movs	r3, #1
 800990c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_Speed = GPIO_High_Speed; /* 10 MHz */
 8009910:	2303      	movs	r3, #3
 8009912:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8009916:	2301      	movs	r3, #1
 8009918:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(HMI_CSN_GPIO_PORT, &GPIO_InitStructure);
 800991c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009920:	4619      	mov	r1, r3
 8009922:	4826      	ldr	r0, [pc, #152]	; (80099bc <HW_HMI_Init+0x16c>)
 8009924:	f7fb fa0a 	bl	8004d3c <GPIO_Init>

    /* Configure HMI_IRQ_IN as Digital Output */
    GPIO_InitStructure.GPIO_Pin = HMI_IRQ_IN_PIN;
 8009928:	2308      	movs	r3, #8
 800992a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800992c:	2300      	movs	r3, #0
 800992e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT; /* "IN" for HMI, "OUT" for master (us) */
 8009932:	2301      	movs	r3, #1
 8009934:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_Init(HMI_IRQ_IN_GPIO_PORT, &GPIO_InitStructure);
 8009938:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800993c:	4619      	mov	r1, r3
 800993e:	481f      	ldr	r0, [pc, #124]	; (80099bc <HW_HMI_Init+0x16c>)
 8009940:	f7fb f9fc 	bl	8004d3c <GPIO_Init>

    /* Configure HMI_IRQ_OUT as Digital Input */
    GPIO_InitStructure.GPIO_Pin = HMI_IRQ_OUT_PIN;
 8009944:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009948:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800994a:	2300      	movs	r3, #0
 800994c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN; /* "OUT" for HMI, "IN" for master (us) */
 8009950:	2300      	movs	r3, #0
 8009952:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_Init(HMI_IRQ_OUT_GPIO_PORT, &GPIO_InitStructure);
 8009956:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800995a:	4619      	mov	r1, r3
 800995c:	4818      	ldr	r0, [pc, #96]	; (80099c0 <HW_HMI_Init+0x170>)
 800995e:	f7fb f9ed 	bl	8004d3c <GPIO_Init>

    /* Default SPI Configuration */
    SPI_StructInit(&SPI_InitStruct);
 8009962:	1d3b      	adds	r3, r7, #4
 8009964:	4618      	mov	r0, r3
 8009966:	f7fb fdaf 	bl	80054c8 <SPI_StructInit>

    /* Configure custom fields */
    SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 800996a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800996e:	60bb      	str	r3, [r7, #8]
    SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8009970:	2300      	movs	r3, #0
 8009972:	607b      	str	r3, [r7, #4]
    SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32; /* TBC */
 8009974:	2320      	movs	r3, #32
 8009976:	61fb      	str	r3, [r7, #28]
    SPI_InitStruct.SPI_DataSize = SPI_DataSize_16b;
 8009978:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800997c:	60fb      	str	r3, [r7, #12]
    SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 800997e:	2300      	movs	r3, #0
 8009980:	617b      	str	r3, [r7, #20]
    SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8009982:	2300      	movs	r3, #0
 8009984:	613b      	str	r3, [r7, #16]
    SPI_InitStruct.SPI_NSS = SPI_NSS_Soft | SPI_NSSInternalSoft_Set; // Internal NSS mgmt and pull internal NSS high;
 8009986:	f44f 7340 	mov.w	r3, #768	; 0x300
 800998a:	61bb      	str	r3, [r7, #24]
    SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 800998c:	2300      	movs	r3, #0
 800998e:	623b      	str	r3, [r7, #32]

    /* Configure SPI module */
    SPI_Init(HMI_COM, &SPI_InitStruct);
 8009990:	1d3b      	adds	r3, r7, #4
 8009992:	4619      	mov	r1, r3
 8009994:	480b      	ldr	r0, [pc, #44]	; (80099c4 <HW_HMI_Init+0x174>)
 8009996:	f7fb fdbd 	bl	8005514 <SPI_Init>
    SPI_SSOutputCmd(HMI_COM, ENABLE);
 800999a:	2101      	movs	r1, #1
 800999c:	4809      	ldr	r0, [pc, #36]	; (80099c4 <HW_HMI_Init+0x174>)
 800999e:	f7fb fe29 	bl	80055f4 <SPI_SSOutputCmd>

    /* Enable SPI module */
    HMI_CSN_WRITE(HMI_FRAME_IDLE);
 80099a2:	2201      	movs	r2, #1
 80099a4:	2110      	movs	r1, #16
 80099a6:	4805      	ldr	r0, [pc, #20]	; (80099bc <HW_HMI_Init+0x16c>)
 80099a8:	f7fb fa70 	bl	8004e8c <GPIO_WriteBit>
    SPI_Cmd(HMI_COM, ENABLE);
 80099ac:	2101      	movs	r1, #1
 80099ae:	4805      	ldr	r0, [pc, #20]	; (80099c4 <HW_HMI_Init+0x174>)
 80099b0:	f7fb fe04 	bl	80055bc <SPI_Cmd>

}
 80099b4:	bf00      	nop
 80099b6:	3730      	adds	r7, #48	; 0x30
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	40021000 	.word	0x40021000
 80099c0:	40020800 	.word	0x40020800
 80099c4:	40013400 	.word	0x40013400

080099c8 <HW_LED_Init>:
  * @brief  Configure LEDs GPIOs (push-pull, no pull-up)
  * @param  None
  * @retval None
  */
void HW_LED_Init(void)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStructure;

    LEDR_GPIO_CLK_ENABLE();
 80099ce:	2101      	movs	r1, #1
 80099d0:	2001      	movs	r0, #1
 80099d2:	f7fb fcdf 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    LEDG_GPIO_CLK_ENABLE();
 80099d6:	2101      	movs	r1, #1
 80099d8:	2008      	movs	r0, #8
 80099da:	f7fb fcdb 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    LEDB_GPIO_CLK_ENABLE();
 80099de:	2101      	movs	r1, #1
 80099e0:	2008      	movs	r0, #8
 80099e2:	f7fb fcd7 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Common configuration for all LEDs */
    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_OUT;
 80099e6:	2301      	movs	r3, #1
 80099e8:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80099ea:	2300      	movs	r3, #0
 80099ec:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 80099ee:	2300      	movs	r3, #0
 80099f0:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Fast_Speed;
 80099f2:	2302      	movs	r3, #2
 80099f4:	717b      	strb	r3, [r7, #5]

    GPIO_InitStructure.GPIO_Pin = LEDR_PIN;
 80099f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099fa:	603b      	str	r3, [r7, #0]
    GPIO_Init(LEDR_GPIO_PORT, &GPIO_InitStructure);
 80099fc:	463b      	mov	r3, r7
 80099fe:	4619      	mov	r1, r3
 8009a00:	4812      	ldr	r0, [pc, #72]	; (8009a4c <HW_LED_Init+0x84>)
 8009a02:	f7fb f99b 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = LEDG_PIN;
 8009a06:	2304      	movs	r3, #4
 8009a08:	603b      	str	r3, [r7, #0]
    GPIO_Init(LEDG_GPIO_PORT, &GPIO_InitStructure);
 8009a0a:	463b      	mov	r3, r7
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	4810      	ldr	r0, [pc, #64]	; (8009a50 <HW_LED_Init+0x88>)
 8009a10:	f7fb f994 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = LEDB_PIN;
 8009a14:	2380      	movs	r3, #128	; 0x80
 8009a16:	603b      	str	r3, [r7, #0]
    GPIO_Init(LEDB_GPIO_PORT, &GPIO_InitStructure);
 8009a18:	463b      	mov	r3, r7
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	480c      	ldr	r0, [pc, #48]	; (8009a50 <HW_LED_Init+0x88>)
 8009a1e:	f7fb f98d 	bl	8004d3c <GPIO_Init>

    /* Default state: LEDs OFF */
    LEDR_WRITE(LEDx_OFF);
 8009a22:	2201      	movs	r2, #1
 8009a24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009a28:	4808      	ldr	r0, [pc, #32]	; (8009a4c <HW_LED_Init+0x84>)
 8009a2a:	f7fb fa2f 	bl	8004e8c <GPIO_WriteBit>
    LEDG_WRITE(LEDx_OFF);
 8009a2e:	2201      	movs	r2, #1
 8009a30:	2104      	movs	r1, #4
 8009a32:	4807      	ldr	r0, [pc, #28]	; (8009a50 <HW_LED_Init+0x88>)
 8009a34:	f7fb fa2a 	bl	8004e8c <GPIO_WriteBit>
    LEDB_WRITE(LEDx_OFF);
 8009a38:	2201      	movs	r2, #1
 8009a3a:	2180      	movs	r1, #128	; 0x80
 8009a3c:	4804      	ldr	r0, [pc, #16]	; (8009a50 <HW_LED_Init+0x88>)
 8009a3e:	f7fb fa25 	bl	8004e8c <GPIO_WriteBit>
}
 8009a42:	bf00      	nop
 8009a44:	3708      	adds	r7, #8
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
 8009a4a:	bf00      	nop
 8009a4c:	40020000 	.word	0x40020000
 8009a50:	40020c00 	.word	0x40020c00

08009a54 <HW_LED_SetColor>:
  * @brief  Setup a new RGB Led color
  * @param  color: Color to setup
  * @retval None
  */
void HW_LED_SetColor(HW_LED_ColorTypeDef color)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b082      	sub	sp, #8
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	71fb      	strb	r3, [r7, #7]
    switch(color)
 8009a5e:	79fb      	ldrb	r3, [r7, #7]
 8009a60:	3b01      	subs	r3, #1
 8009a62:	2b07      	cmp	r3, #7
 8009a64:	f200 808b 	bhi.w	8009b7e <HW_LED_SetColor+0x12a>
 8009a68:	a201      	add	r2, pc, #4	; (adr r2, 8009a70 <HW_LED_SetColor+0x1c>)
 8009a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a6e:	bf00      	nop
 8009a70:	08009a91 	.word	0x08009a91
 8009a74:	08009ab3 	.word	0x08009ab3
 8009a78:	08009ad5 	.word	0x08009ad5
 8009a7c:	08009af7 	.word	0x08009af7
 8009a80:	08009b19 	.word	0x08009b19
 8009a84:	08009b7f 	.word	0x08009b7f
 8009a88:	08009b3b 	.word	0x08009b3b
 8009a8c:	08009b5d 	.word	0x08009b5d
    {
    case HW_LED_RED:
        LEDR_WRITE(LEDx_ON);
 8009a90:	2200      	movs	r2, #0
 8009a92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009a96:	4844      	ldr	r0, [pc, #272]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009a98:	f7fb f9f8 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_OFF);
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	2104      	movs	r1, #4
 8009aa0:	4842      	ldr	r0, [pc, #264]	; (8009bac <HW_LED_SetColor+0x158>)
 8009aa2:	f7fb f9f3 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_OFF);
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	2180      	movs	r1, #128	; 0x80
 8009aaa:	4840      	ldr	r0, [pc, #256]	; (8009bac <HW_LED_SetColor+0x158>)
 8009aac:	f7fb f9ee 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009ab0:	e076      	b.n	8009ba0 <HW_LED_SetColor+0x14c>
    case HW_LED_GREEN:
        LEDR_WRITE(LEDx_OFF);
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009ab8:	483b      	ldr	r0, [pc, #236]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009aba:	f7fb f9e7 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_ON);
 8009abe:	2200      	movs	r2, #0
 8009ac0:	2104      	movs	r1, #4
 8009ac2:	483a      	ldr	r0, [pc, #232]	; (8009bac <HW_LED_SetColor+0x158>)
 8009ac4:	f7fb f9e2 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_OFF);
 8009ac8:	2201      	movs	r2, #1
 8009aca:	2180      	movs	r1, #128	; 0x80
 8009acc:	4837      	ldr	r0, [pc, #220]	; (8009bac <HW_LED_SetColor+0x158>)
 8009ace:	f7fb f9dd 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009ad2:	e065      	b.n	8009ba0 <HW_LED_SetColor+0x14c>
    case HW_LED_BLUE:
        LEDR_WRITE(LEDx_OFF);
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009ada:	4833      	ldr	r0, [pc, #204]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009adc:	f7fb f9d6 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_OFF);
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	2104      	movs	r1, #4
 8009ae4:	4831      	ldr	r0, [pc, #196]	; (8009bac <HW_LED_SetColor+0x158>)
 8009ae6:	f7fb f9d1 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_ON);
 8009aea:	2200      	movs	r2, #0
 8009aec:	2180      	movs	r1, #128	; 0x80
 8009aee:	482f      	ldr	r0, [pc, #188]	; (8009bac <HW_LED_SetColor+0x158>)
 8009af0:	f7fb f9cc 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009af4:	e054      	b.n	8009ba0 <HW_LED_SetColor+0x14c>
    case HW_LED_CYAN:
        LEDR_WRITE(LEDx_OFF);
 8009af6:	2201      	movs	r2, #1
 8009af8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009afc:	482a      	ldr	r0, [pc, #168]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009afe:	f7fb f9c5 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_ON);
 8009b02:	2200      	movs	r2, #0
 8009b04:	2104      	movs	r1, #4
 8009b06:	4829      	ldr	r0, [pc, #164]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b08:	f7fb f9c0 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_ON);
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	2180      	movs	r1, #128	; 0x80
 8009b10:	4826      	ldr	r0, [pc, #152]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b12:	f7fb f9bb 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009b16:	e043      	b.n	8009ba0 <HW_LED_SetColor+0x14c>
    case HW_LED_YELLOW:
        LEDR_WRITE(LEDx_ON);
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009b1e:	4822      	ldr	r0, [pc, #136]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009b20:	f7fb f9b4 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_ON);
 8009b24:	2200      	movs	r2, #0
 8009b26:	2104      	movs	r1, #4
 8009b28:	4820      	ldr	r0, [pc, #128]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b2a:	f7fb f9af 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_OFF);
 8009b2e:	2201      	movs	r2, #1
 8009b30:	2180      	movs	r1, #128	; 0x80
 8009b32:	481e      	ldr	r0, [pc, #120]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b34:	f7fb f9aa 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009b38:	e032      	b.n	8009ba0 <HW_LED_SetColor+0x14c>
    case HW_LED_MAGENTA:
        LEDR_WRITE(LEDx_ON);
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009b40:	4819      	ldr	r0, [pc, #100]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009b42:	f7fb f9a3 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_OFF);
 8009b46:	2201      	movs	r2, #1
 8009b48:	2104      	movs	r1, #4
 8009b4a:	4818      	ldr	r0, [pc, #96]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b4c:	f7fb f99e 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_ON);
 8009b50:	2200      	movs	r2, #0
 8009b52:	2180      	movs	r1, #128	; 0x80
 8009b54:	4815      	ldr	r0, [pc, #84]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b56:	f7fb f999 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009b5a:	e021      	b.n	8009ba0 <HW_LED_SetColor+0x14c>
    case HW_LED_WHITE:
        LEDR_WRITE(LEDx_ON);
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009b62:	4811      	ldr	r0, [pc, #68]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009b64:	f7fb f992 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_ON);
 8009b68:	2200      	movs	r2, #0
 8009b6a:	2104      	movs	r1, #4
 8009b6c:	480f      	ldr	r0, [pc, #60]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b6e:	f7fb f98d 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_ON);
 8009b72:	2200      	movs	r2, #0
 8009b74:	2180      	movs	r1, #128	; 0x80
 8009b76:	480d      	ldr	r0, [pc, #52]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b78:	f7fb f988 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009b7c:	e010      	b.n	8009ba0 <HW_LED_SetColor+0x14c>

    default:
    case HW_LED_OFF:
        LEDR_WRITE(LEDx_OFF);
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009b84:	4808      	ldr	r0, [pc, #32]	; (8009ba8 <HW_LED_SetColor+0x154>)
 8009b86:	f7fb f981 	bl	8004e8c <GPIO_WriteBit>
        LEDG_WRITE(LEDx_OFF);
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	2104      	movs	r1, #4
 8009b8e:	4807      	ldr	r0, [pc, #28]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b90:	f7fb f97c 	bl	8004e8c <GPIO_WriteBit>
        LEDB_WRITE(LEDx_OFF);
 8009b94:	2201      	movs	r2, #1
 8009b96:	2180      	movs	r1, #128	; 0x80
 8009b98:	4804      	ldr	r0, [pc, #16]	; (8009bac <HW_LED_SetColor+0x158>)
 8009b9a:	f7fb f977 	bl	8004e8c <GPIO_WriteBit>
        break;
 8009b9e:	bf00      	nop

    }

}
 8009ba0:	bf00      	nop
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	40020000 	.word	0x40020000
 8009bac:	40020c00 	.word	0x40020c00

08009bb0 <HW_MON_Init>:
 */

#include "blueboard.h"

void HW_MON_Init(void)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b08c      	sub	sp, #48	; 0x30
 8009bb4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStructure;
    ADC_CommonInitTypeDef ADC_CommonInitStruct;
    ADC_InitTypeDef  ADC_InitStructure;

    /* Enable ADC clock so that we can talk to it */
    MON_CLK_ENABLE();
 8009bb6:	2101      	movs	r1, #1
 8009bb8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009bbc:	f7fb fc2a 	bl	8005414 <RCC_APB2PeriphClockCmd>

    /* Enable GPIO clocks */
    ADC_CEL1_GPIO_CLK_ENABLE();
 8009bc0:	2101      	movs	r1, #1
 8009bc2:	2004      	movs	r0, #4
 8009bc4:	f7fb fbe6 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_CEL2_GPIO_CLK_ENABLE();
 8009bc8:	2101      	movs	r1, #1
 8009bca:	2004      	movs	r0, #4
 8009bcc:	f7fb fbe2 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_CEL3_GPIO_CLK_ENABLE();
 8009bd0:	2101      	movs	r1, #1
 8009bd2:	2002      	movs	r0, #2
 8009bd4:	f7fb fbde 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_CEL4_GPIO_CLK_ENABLE();
 8009bd8:	2101      	movs	r1, #1
 8009bda:	2002      	movs	r0, #2
 8009bdc:	f7fb fbda 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_IBAT_GPIO_CLK_ENABLE();
 8009be0:	2101      	movs	r1, #1
 8009be2:	2004      	movs	r0, #4
 8009be4:	f7fb fbd6 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_IP1_GPIO_CLK_ENABLE();
 8009be8:	2101      	movs	r1, #1
 8009bea:	2004      	movs	r0, #4
 8009bec:	f7fb fbd2 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_IP2_GPIO_CLK_ENABLE();
 8009bf0:	2101      	movs	r1, #1
 8009bf2:	2001      	movs	r0, #1
 8009bf4:	f7fb fbce 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_IP3_GPIO_CLK_ENABLE();
 8009bf8:	2101      	movs	r1, #1
 8009bfa:	2001      	movs	r0, #1
 8009bfc:	f7fb fbca 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_IMOT1_GPIO_CLK_ENABLE();
 8009c00:	2101      	movs	r1, #1
 8009c02:	2001      	movs	r0, #1
 8009c04:	f7fb fbc6 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    ADC_IMOT2_GPIO_CLK_ENABLE();
 8009c08:	2101      	movs	r1, #1
 8009c0a:	2001      	movs	r0, #1
 8009c0c:	f7fb fbc2 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Common configuration for all Analog channels */
    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AN;
 8009c10:	2303      	movs	r3, #3
 8009c12:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009c16:	2300      	movs	r3, #0
 8009c18:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_InitStructure.GPIO_Speed = GPIO_Fast_Speed;
 8009c22:	2302      	movs	r3, #2
 8009c24:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    GPIO_InitStructure.GPIO_Pin = ADC_CEL1_PIN;
 8009c28:	2310      	movs	r3, #16
 8009c2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_CEL1_GPIO_PORT, &GPIO_InitStructure);
 8009c2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c30:	4619      	mov	r1, r3
 8009c32:	4840      	ldr	r0, [pc, #256]	; (8009d34 <HW_MON_Init+0x184>)
 8009c34:	f7fb f882 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_CEL2_PIN;
 8009c38:	2320      	movs	r3, #32
 8009c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_CEL2_GPIO_PORT, &GPIO_InitStructure);
 8009c3c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c40:	4619      	mov	r1, r3
 8009c42:	483c      	ldr	r0, [pc, #240]	; (8009d34 <HW_MON_Init+0x184>)
 8009c44:	f7fb f87a 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_CEL3_PIN;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_CEL3_GPIO_PORT, &GPIO_InitStructure);
 8009c4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c50:	4619      	mov	r1, r3
 8009c52:	4839      	ldr	r0, [pc, #228]	; (8009d38 <HW_MON_Init+0x188>)
 8009c54:	f7fb f872 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_CEL4_PIN;
 8009c58:	2302      	movs	r3, #2
 8009c5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_CEL4_GPIO_PORT, &GPIO_InitStructure);
 8009c5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c60:	4619      	mov	r1, r3
 8009c62:	4835      	ldr	r0, [pc, #212]	; (8009d38 <HW_MON_Init+0x188>)
 8009c64:	f7fb f86a 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_IBAT_PIN;
 8009c68:	2304      	movs	r3, #4
 8009c6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_IBAT_GPIO_PORT, &GPIO_InitStructure);
 8009c6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c70:	4619      	mov	r1, r3
 8009c72:	4830      	ldr	r0, [pc, #192]	; (8009d34 <HW_MON_Init+0x184>)
 8009c74:	f7fb f862 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_IP1_PIN;
 8009c78:	2308      	movs	r3, #8
 8009c7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_IP1_GPIO_PORT, &GPIO_InitStructure);
 8009c7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c80:	4619      	mov	r1, r3
 8009c82:	482c      	ldr	r0, [pc, #176]	; (8009d34 <HW_MON_Init+0x184>)
 8009c84:	f7fb f85a 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_IP2_PIN;
 8009c88:	2310      	movs	r3, #16
 8009c8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_IP2_GPIO_PORT, &GPIO_InitStructure);
 8009c8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c90:	4619      	mov	r1, r3
 8009c92:	482a      	ldr	r0, [pc, #168]	; (8009d3c <HW_MON_Init+0x18c>)
 8009c94:	f7fb f852 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_IP3_PIN;
 8009c98:	2320      	movs	r3, #32
 8009c9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_IP3_GPIO_PORT, &GPIO_InitStructure);
 8009c9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	4826      	ldr	r0, [pc, #152]	; (8009d3c <HW_MON_Init+0x18c>)
 8009ca4:	f7fb f84a 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_IMOT1_PIN;
 8009ca8:	2340      	movs	r3, #64	; 0x40
 8009caa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_IMOT1_GPIO_PORT, &GPIO_InitStructure);
 8009cac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	4822      	ldr	r0, [pc, #136]	; (8009d3c <HW_MON_Init+0x18c>)
 8009cb4:	f7fb f842 	bl	8004d3c <GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = ADC_IMOT2_PIN;
 8009cb8:	2380      	movs	r3, #128	; 0x80
 8009cba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_Init(ADC_IMOT2_GPIO_PORT, &GPIO_InitStructure);
 8009cbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	481e      	ldr	r0, [pc, #120]	; (8009d3c <HW_MON_Init+0x18c>)
 8009cc4:	f7fb f83a 	bl	8004d3c <GPIO_Init>

    /* IMPORTANT: populate default values before use */
    ADC_CommonStructInit(&ADC_CommonInitStruct);
 8009cc8:	f107 0318 	add.w	r3, r7, #24
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7fa ffd1 	bl	8004c74 <ADC_CommonStructInit>
    ADC_StructInit(&ADC_InitStructure);
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7fa ff85 	bl	8004be4 <ADC_StructInit>

    /* PCLK2 is the APB2 clock (96 MHz)
     * ADCCLK = PCLK2/8 = 96/8 = 12 MHz */
    ADC_CommonInitStruct.ADC_Prescaler          = ADC_Prescaler_Div8;
 8009cda:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8009cde:	61fb      	str	r3, [r7, #28]
    ADC_CommonInitStruct.ADC_Mode               = ADC_Mode_Independent;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	61bb      	str	r3, [r7, #24]
    ADC_CommonInitStruct.ADC_DMAAccessMode      = ADC_DMAAccessMode_Disabled;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	623b      	str	r3, [r7, #32]
    ADC_CommonInitStruct.ADC_TwoSamplingDelay   = ADC_TwoSamplingDelay_5Cycles;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	627b      	str	r3, [r7, #36]	; 0x24
    ADC_CommonInit(&ADC_CommonInitStruct);
 8009cec:	f107 0318 	add.w	r3, r7, #24
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f7fa ff97 	bl	8004c24 <ADC_CommonInit>

    /* Actual ADC Configuration */
    ADC_InitStructure.ADC_Resolution            = ADC_Resolution_12b;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	603b      	str	r3, [r7, #0]
    ADC_InitStructure.ADC_ScanConvMode          = DISABLE;//DISABLE;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	713b      	strb	r3, [r7, #4]
    ADC_InitStructure.ADC_ContinuousConvMode    = DISABLE;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	717b      	strb	r3, [r7, #5]
    ADC_InitStructure.ADC_ExternalTrigConv      = ADC_Software_Start;//// //
 8009d02:	4b0f      	ldr	r3, [pc, #60]	; (8009d40 <HW_MON_Init+0x190>)
 8009d04:	60fb      	str	r3, [r7, #12]
    ADC_InitStructure.ADC_ExternalTrigConvEdge  = ADC_ExternalTrigConvEdge_None;//// //
 8009d06:	2300      	movs	r3, #0
 8009d08:	60bb      	str	r3, [r7, #8]
    ADC_InitStructure.ADC_DataAlign             = ADC_DataAlign_Right;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	613b      	str	r3, [r7, #16]
    ADC_InitStructure.ADC_NbrOfConversion       = 1;//MONn;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	753b      	strb	r3, [r7, #20]
    ADC_Init(MON_ADC, &ADC_InitStructure);
 8009d12:	463b      	mov	r3, r7
 8009d14:	4619      	mov	r1, r3
 8009d16:	480b      	ldr	r0, [pc, #44]	; (8009d44 <HW_MON_Init+0x194>)
 8009d18:	f7fa ff0e 	bl	8004b38 <ADC_Init>

    /* Enable Temperature and Internal VREF channels
     * VBAT Conversion cannot be activated at the same time (channel is shared)
     */
    ADC_TempSensorVrefintCmd(ENABLE);
 8009d1c:	2001      	movs	r0, #1
 8009d1e:	f7fa ffdb 	bl	8004cd8 <ADC_TempSensorVrefintCmd>

    /* Switch ADC ON */
    ADC_Cmd(MON_ADC, ENABLE);
 8009d22:	2101      	movs	r1, #1
 8009d24:	4807      	ldr	r0, [pc, #28]	; (8009d44 <HW_MON_Init+0x194>)
 8009d26:	f7fa ffbb 	bl	8004ca0 <ADC_Cmd>

}
 8009d2a:	bf00      	nop
 8009d2c:	3730      	adds	r7, #48	; 0x30
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	bf00      	nop
 8009d34:	40020800 	.word	0x40020800
 8009d38:	40020400 	.word	0x40020400
 8009d3c:	40020000 	.word	0x40020000
 8009d40:	0f000001 	.word	0x0f000001
 8009d44:	40012000 	.word	0x40012000

08009d48 <HW_MOT_Init>:

#include "blueboard.h"


void HW_MOT_Init(void)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b090      	sub	sp, #64	; 0x40
 8009d4c:	af00      	add	r7, sp, #0

  //  MOT_SLEEP_GPIO_CLK_ENABLE();
  //  MOT_RESET_GPIO_CLK_ENABLE();
  //  MOT_I1_GPIO_CLK_ENABLE();
  //  MOT_I0_GPIO_CLK_ENABLE();
    MOT1_IN1_GPIO_CLK_ENABLE();
 8009d4e:	2101      	movs	r1, #1
 8009d50:	2010      	movs	r0, #16
 8009d52:	f7fb fb1f 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    MOT1_IN2_GPIO_CLK_ENABLE();
 8009d56:	2101      	movs	r1, #1
 8009d58:	2010      	movs	r0, #16
 8009d5a:	f7fb fb1b 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    MOT2_IN1_GPIO_CLK_ENABLE();
 8009d5e:	2101      	movs	r1, #1
 8009d60:	2010      	movs	r0, #16
 8009d62:	f7fb fb17 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    MOT2_IN2_GPIO_CLK_ENABLE();
 8009d66:	2101      	movs	r1, #1
 8009d68:	2010      	movs	r0, #16
 8009d6a:	f7fb fb13 	bl	8005394 <RCC_AHB1PeriphClockCmd>
  //  MOT_FAULT_GPIO_CLK_ENABLE();

    /* Common configuration for all General-Purpose Outputs */
    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_OUT;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009d74:	2300      	movs	r3, #0
 8009d76:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    GPIO_InitStructure.GPIO_Speed = GPIO_Fast_Speed;
 8009d80:	2302      	movs	r3, #2
 8009d82:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    //    GPIO_Init(MOT_I1_GPIO_PORT, &GPIO_InitStructure);

    //    GPIO_InitStructure.GPIO_Pin = MOT_I0_PIN;
    //    GPIO_Init(MOT_I0_GPIO_PORT, &GPIO_InitStructure);

        GPIO_InitStructure.GPIO_Pin = MOT1_IN2_PIN;
 8009d86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d8a:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_Init(MOT1_IN2_GPIO_PORT, &GPIO_InitStructure);
 8009d8c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009d90:	4619      	mov	r1, r3
 8009d92:	483e      	ldr	r0, [pc, #248]	; (8009e8c <HW_MOT_Init+0x144>)
 8009d94:	f7fa ffd2 	bl	8004d3c <GPIO_Init>

        GPIO_InitStructure.GPIO_Pin = MOT2_IN2_PIN;
 8009d98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d9c:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_Init(MOT2_IN2_GPIO_PORT, &GPIO_InitStructure);
 8009d9e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009da2:	4619      	mov	r1, r3
 8009da4:	4839      	ldr	r0, [pc, #228]	; (8009e8c <HW_MOT_Init+0x144>)
 8009da6:	f7fa ffc9 	bl	8004d3c <GPIO_Init>

    /* Alternate function (PWM) */
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8009daa:	2302      	movs	r3, #2
 8009dac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    GPIO_InitStructure.GPIO_Pin = MOT1_IN1_PIN;
 8009db0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009db4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_Init(MOT1_IN1_GPIO_PORT, &GPIO_InitStructure);
 8009db6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009dba:	4619      	mov	r1, r3
 8009dbc:	4833      	ldr	r0, [pc, #204]	; (8009e8c <HW_MOT_Init+0x144>)
 8009dbe:	f7fa ffbd 	bl	8004d3c <GPIO_Init>
    GPIO_PinAFConfig(MOT1_IN1_GPIO_PORT, MOT1_IN1_PIN_SOURCE, MOT1_IN1_AF);
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	210d      	movs	r1, #13
 8009dc6:	4831      	ldr	r0, [pc, #196]	; (8009e8c <HW_MOT_Init+0x144>)
 8009dc8:	f7fb f87a 	bl	8004ec0 <GPIO_PinAFConfig>

    //    GPIO_InitStructure.GPIO_Pin = MOT1_IN2_PIN;
    //    GPIO_Init(MOT1_IN2_GPIO_PORT, &GPIO_InitStructure);
    //    GPIO_PinAFConfig(MOT1_IN2_GPIO_PORT, MOT1_IN2_PIN_SOURCE, MOT1_IN2_AF);

    GPIO_InitStructure.GPIO_Pin = MOT2_IN1_PIN;
 8009dcc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009dd0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_Init(MOT2_IN1_GPIO_PORT, &GPIO_InitStructure);
 8009dd2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	482c      	ldr	r0, [pc, #176]	; (8009e8c <HW_MOT_Init+0x144>)
 8009dda:	f7fa ffaf 	bl	8004d3c <GPIO_Init>
    GPIO_PinAFConfig(MOT2_IN1_GPIO_PORT, MOT2_IN1_PIN_SOURCE, MOT2_IN1_AF);
 8009dde:	2201      	movs	r2, #1
 8009de0:	210b      	movs	r1, #11
 8009de2:	482a      	ldr	r0, [pc, #168]	; (8009e8c <HW_MOT_Init+0x144>)
 8009de4:	f7fb f86c 	bl	8004ec0 <GPIO_PinAFConfig>
    //    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
    //    GPIO_InitStructure.GPIO_Pin = MOT_FAULT_PIN;
    //    GPIO_Init(MOT_FAULT_GPIO_PORT, &GPIO_InitStructure);

    /* Enable Timers Clocks from RCC */
    MOT_TIM_CLK_ENABLE();
 8009de8:	2101      	movs	r1, #1
 8009dea:	2001      	movs	r0, #1
 8009dec:	f7fb fb12 	bl	8005414 <RCC_APB2PeriphClockCmd>

    /* Setup ASV Timers */
    TIM_BaseStruct.TIM_CounterMode          = TIM_CounterMode_Up;
 8009df0:	2300      	movs	r3, #0
 8009df2:	62bb      	str	r3, [r7, #40]	; 0x28
    TIM_BaseStruct.TIM_ClockDivision        = TIM_CKD_DIV1;
 8009df4:	2300      	movs	r3, #0
 8009df6:	633b      	str	r3, [r7, #48]	; 0x30
    TIM_BaseStruct.TIM_Prescaler            = MOT_TIMER_PRESCALER;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	627b      	str	r3, [r7, #36]	; 0x24
    TIM_BaseStruct.TIM_Period               = MOT_TIMER_PERIOD;
 8009dfc:	f640 739f 	movw	r3, #3999	; 0xf9f
 8009e00:	62fb      	str	r3, [r7, #44]	; 0x2c
    TIM_BaseStruct.TIM_RepetitionCounter    = 0;
 8009e02:	2300      	movs	r3, #0
 8009e04:	637b      	str	r3, [r7, #52]	; 0x34
    TIM_TimeBaseInit(MOT_TIM, &TIM_BaseStruct);
 8009e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	4820      	ldr	r0, [pc, #128]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e0e:	f7fb fc0d 	bl	800562c <TIM_TimeBaseInit>

    /* Only valid but required for TIM1/TIM8 */
    TIM_CtrlPWMOutputs(MOT_TIM, ENABLE);
 8009e12:	2101      	movs	r1, #1
 8009e14:	481e      	ldr	r0, [pc, #120]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e16:	f7fb ff47 	bl	8005ca8 <TIM_CtrlPWMOutputs>

    /* Enable Motor Timer */
    TIM_Cmd(MOT_TIM, ENABLE);
 8009e1a:	2101      	movs	r1, #1
 8009e1c:	481c      	ldr	r0, [pc, #112]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e1e:	f7fb fc7d 	bl	800571c <TIM_Cmd>

    /* Configure Output Compare modules */
    TIM_OCStructInit(&TIM_OCStruct);
 8009e22:	1d3b      	adds	r3, r7, #4
 8009e24:	4618      	mov	r0, r3
 8009e26:	f7fb fe75 	bl	8005b14 <TIM_OCStructInit>
    TIM_OCStruct.TIM_OCMode         = TIM_OCMode_PWM1;
 8009e2a:	2360      	movs	r3, #96	; 0x60
 8009e2c:	607b      	str	r3, [r7, #4]
    TIM_OCStruct.TIM_OutputState    = TIM_OutputState_Enable;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	60bb      	str	r3, [r7, #8]
    TIM_OCStruct.TIM_OutputNState   = TIM_OutputState_Enable;   /* Only valid for TIM1/TIM8 */
 8009e32:	2301      	movs	r3, #1
 8009e34:	60fb      	str	r3, [r7, #12]
    TIM_OCStruct.TIM_Pulse          = 0;                        /* Default duty @ 0% */
 8009e36:	2300      	movs	r3, #0
 8009e38:	613b      	str	r3, [r7, #16]

    TIM_OC1Init(MOT_TIM, &TIM_OCStruct);
 8009e3a:	1d3b      	adds	r3, r7, #4
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	4814      	ldr	r0, [pc, #80]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e40:	f7fb fc88 	bl	8005754 <TIM_OC1Init>
    TIM_OC2Init(MOT_TIM, &TIM_OCStruct);
 8009e44:	1d3b      	adds	r3, r7, #4
 8009e46:	4619      	mov	r1, r3
 8009e48:	4811      	ldr	r0, [pc, #68]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e4a:	f7fb fcfd 	bl	8005848 <TIM_OC2Init>
    TIM_OC3Init(MOT_TIM, &TIM_OCStruct);
 8009e4e:	1d3b      	adds	r3, r7, #4
 8009e50:	4619      	mov	r1, r3
 8009e52:	480f      	ldr	r0, [pc, #60]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e54:	f7fb fd7a 	bl	800594c <TIM_OC3Init>
    TIM_OC4Init(MOT_TIM, &TIM_OCStruct);
 8009e58:	1d3b      	adds	r3, r7, #4
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	480c      	ldr	r0, [pc, #48]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e5e:	f7fb fdf5 	bl	8005a4c <TIM_OC4Init>

    TIM_OC1PreloadConfig(MOT_TIM, TIM_OCPreload_Enable);
 8009e62:	2108      	movs	r1, #8
 8009e64:	480a      	ldr	r0, [pc, #40]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e66:	f7fb feaf 	bl	8005bc8 <TIM_OC1PreloadConfig>
    TIM_OC2PreloadConfig(MOT_TIM, TIM_OCPreload_Enable);
 8009e6a:	2108      	movs	r1, #8
 8009e6c:	4808      	ldr	r0, [pc, #32]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e6e:	f7fb fec7 	bl	8005c00 <TIM_OC2PreloadConfig>
    TIM_OC3PreloadConfig(MOT_TIM, TIM_OCPreload_Enable);
 8009e72:	2108      	movs	r1, #8
 8009e74:	4806      	ldr	r0, [pc, #24]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e76:	f7fb fedf 	bl	8005c38 <TIM_OC3PreloadConfig>
    TIM_OC4PreloadConfig(MOT_TIM, TIM_OCPreload_Enable);
 8009e7a:	2108      	movs	r1, #8
 8009e7c:	4804      	ldr	r0, [pc, #16]	; (8009e90 <HW_MOT_Init+0x148>)
 8009e7e:	f7fb fef7 	bl	8005c70 <TIM_OC4PreloadConfig>
    //    MOT_SLEEP_WRITE(MOT_SLEEP_ON);
    //    MOT_RESET_WRITE(MOT_RESET_ON);

    /* Setup default bridge current */
    //    HW_MOT_SetBridgeCurrent(HW_MOT_CURRENT_100);
}
 8009e82:	bf00      	nop
 8009e84:	3740      	adds	r7, #64	; 0x40
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	40021000 	.word	0x40021000
 8009e90:	40010000 	.word	0x40010000

08009e94 <HW_MOT_SetMotorSpeed>:
  * @param  speed: Signed input value, the sign indicates backward or forward rotation
  * @param  fastDecay: If this param is enabled, fast decay mode is applied.
  * @retval None
  */
void HW_MOT_SetMotorSpeed(HW_MOT_ChannelTypeDef channel, int16_t speed, FunctionalState fastDecay)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	71fb      	strb	r3, [r7, #7]
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	80bb      	strh	r3, [r7, #4]
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	71bb      	strb	r3, [r7, #6]
    uint16_t xIN1_PWM;
    uint16_t xIN2_PWM;

    /* Clamp speed value to 100% */
    if(speed > MOT_TIMER_PERIOD) {
 8009ea6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009eaa:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8009eae:	db03      	blt.n	8009eb8 <HW_MOT_SetMotorSpeed+0x24>
        speed = MOT_TIMER_PERIOD;
 8009eb0:	f640 739f 	movw	r3, #3999	; 0xf9f
 8009eb4:	80bb      	strh	r3, [r7, #4]
 8009eb6:	e007      	b.n	8009ec8 <HW_MOT_SetMotorSpeed+0x34>
    } else if(speed < -MOT_TIMER_PERIOD) {
 8009eb8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009ebc:	f513 6f7a 	cmn.w	r3, #4000	; 0xfa0
 8009ec0:	dc02      	bgt.n	8009ec8 <HW_MOT_SetMotorSpeed+0x34>
        speed = -MOT_TIMER_PERIOD;
 8009ec2:	f24f 0361 	movw	r3, #61537	; 0xf061
 8009ec6:	80bb      	strh	r3, [r7, #4]
    }

    /* Forward rotation */
    if(speed > 0) {
 8009ec8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	dd04      	ble.n	8009eda <HW_MOT_SetMotorSpeed+0x46>
 //       if(fastDecay == ENABLE) {
            xIN1_PWM = (uint16_t) speed;
 8009ed0:	88bb      	ldrh	r3, [r7, #4]
 8009ed2:	81fb      	strh	r3, [r7, #14]
            xIN2_PWM = 0x0000;           /* Meaning constant 0 */
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	81bb      	strh	r3, [r7, #12]
 8009ed8:	e005      	b.n	8009ee6 <HW_MOT_SetMotorSpeed+0x52>
    } else {
//       if(fastDecay == ENABLE) {
//            xIN1_PWM = 0x0000;           /* Meaning constant 0 */
//            xIN2_PWM = (uint16_t) -speed;
//        } else {
            xIN1_PWM = (uint16_t) -speed;
 8009eda:	88bb      	ldrh	r3, [r7, #4]
 8009edc:	425b      	negs	r3, r3
 8009ede:	81fb      	strh	r3, [r7, #14]
            xIN2_PWM = MOT_TIMER_PERIOD; /* Meaning constant 1 */
 8009ee0:	f640 739f 	movw	r3, #3999	; 0xf9f
 8009ee4:	81bb      	strh	r3, [r7, #12]
//        }

    }

    /* Setup new PWM Compare value for the selected channel */
    switch(channel) {
 8009ee6:	79fb      	ldrb	r3, [r7, #7]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <HW_MOT_SetMotorSpeed+0x5e>
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	d00e      	beq.n	8009f0e <HW_MOT_SetMotorSpeed+0x7a>
            GPIO_WriteBit(MOT2_IN2_GPIO_PORT, MOT2_IN2_PIN, xIN2_PWM);
            break;

        default:
            /* Incorrect channel: do noting */
            break;
 8009ef0:	e01b      	b.n	8009f2a <HW_MOT_SetMotorSpeed+0x96>
    }

    /* Setup new PWM Compare value for the selected channel */
    switch(channel) {
        case HW_MOT_CHANNEL1:
            MOT1_IN1_SET_PULSE(xIN1_PWM);
 8009ef2:	89fb      	ldrh	r3, [r7, #14]
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	480f      	ldr	r0, [pc, #60]	; (8009f34 <HW_MOT_SetMotorSpeed+0xa0>)
 8009ef8:	f7fb fe4a 	bl	8005b90 <TIM_SetCompare3>
            //MOT1_IN2_SET_PULSE(xIN2_PWM);
            GPIO_WriteBit(MOT1_IN2_GPIO_PORT, MOT1_IN2_PIN, xIN2_PWM);
 8009efc:	89bb      	ldrh	r3, [r7, #12]
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	461a      	mov	r2, r3
 8009f02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009f06:	480c      	ldr	r0, [pc, #48]	; (8009f38 <HW_MOT_SetMotorSpeed+0xa4>)
 8009f08:	f7fa ffc0 	bl	8004e8c <GPIO_WriteBit>
            break;
 8009f0c:	e00d      	b.n	8009f2a <HW_MOT_SetMotorSpeed+0x96>

        case HW_MOT_CHANNEL2:
            MOT2_IN1_SET_PULSE(xIN1_PWM);
 8009f0e:	89fb      	ldrh	r3, [r7, #14]
 8009f10:	4619      	mov	r1, r3
 8009f12:	4808      	ldr	r0, [pc, #32]	; (8009f34 <HW_MOT_SetMotorSpeed+0xa0>)
 8009f14:	f7fb fe2e 	bl	8005b74 <TIM_SetCompare2>
            //MOT2_IN2_SET_PULSE(xIN2_PWM);
            GPIO_WriteBit(MOT2_IN2_GPIO_PORT, MOT2_IN2_PIN, xIN2_PWM);
 8009f18:	89bb      	ldrh	r3, [r7, #12]
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009f22:	4805      	ldr	r0, [pc, #20]	; (8009f38 <HW_MOT_SetMotorSpeed+0xa4>)
 8009f24:	f7fa ffb2 	bl	8004e8c <GPIO_WriteBit>
            break;
 8009f28:	bf00      	nop
        default:
            /* Incorrect channel: do noting */
            break;
    }

}
 8009f2a:	bf00      	nop
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	40010000 	.word	0x40010000
 8009f38:	40021000 	.word	0x40021000

08009f3c <HW_MOT_SetMotorSpeedFastDecay>:

/* Shorthand for fast-decay PWM */
void HW_MOT_SetMotorSpeedFastDecay(HW_MOT_ChannelTypeDef channel, int32_t speed)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b082      	sub	sp, #8
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	4603      	mov	r3, r0
 8009f44:	6039      	str	r1, [r7, #0]
 8009f46:	71fb      	strb	r3, [r7, #7]
    HW_MOT_SetMotorSpeed(channel, (int16_t) speed, ENABLE);
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	b219      	sxth	r1, r3
 8009f4c:	79fb      	ldrb	r3, [r7, #7]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	4618      	mov	r0, r3
 8009f52:	f7ff ff9f 	bl	8009e94 <HW_MOT_SetMotorSpeed>
}
 8009f56:	bf00      	nop
 8009f58:	3708      	adds	r7, #8
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop

08009f60 <HW_PWR_Init>:
  * @brief  Configure all VPn power GPIOs (push-pull, no pull-up)
  * @param  None
  * @retval None
  */
void HW_PWR_Init(void)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStructure;

    VP1_EN_GPIO_CLK_ENABLE();
 8009f66:	2101      	movs	r1, #1
 8009f68:	2002      	movs	r0, #2
 8009f6a:	f7fb fa13 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    VP2_EN_GPIO_CLK_ENABLE();
 8009f6e:	2101      	movs	r1, #1
 8009f70:	2002      	movs	r0, #2
 8009f72:	f7fb fa0f 	bl	8005394 <RCC_AHB1PeriphClockCmd>
    VP3_EN_GPIO_CLK_ENABLE();
 8009f76:	2101      	movs	r1, #1
 8009f78:	2010      	movs	r0, #16
 8009f7a:	f7fb fa0b 	bl	8005394 <RCC_AHB1PeriphClockCmd>

    /* Common configuration for all VPn */
    GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_OUT;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8009f82:	2300      	movs	r3, #0
 8009f84:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 8009f86:	2300      	movs	r3, #0
 8009f88:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStructure.GPIO_Speed = GPIO_Low_Speed;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	717b      	strb	r3, [r7, #5]

    GPIO_InitStructure.GPIO_Pin = VP1_EN_PIN;
 8009f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f92:	603b      	str	r3, [r7, #0]
    GPIO_Init(VP1_EN_GPIO_PORT, &GPIO_InitStructure);
 8009f94:	463b      	mov	r3, r7
 8009f96:	4619      	mov	r1, r3
 8009f98:	480f      	ldr	r0, [pc, #60]	; (8009fd8 <HW_PWR_Init+0x78>)
 8009f9a:	f7fa fecf 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = VP2_EN_PIN;
 8009f9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009fa2:	603b      	str	r3, [r7, #0]
    GPIO_Init(VP2_EN_GPIO_PORT, &GPIO_InitStructure);
 8009fa4:	463b      	mov	r3, r7
 8009fa6:	4619      	mov	r1, r3
 8009fa8:	480b      	ldr	r0, [pc, #44]	; (8009fd8 <HW_PWR_Init+0x78>)
 8009faa:	f7fa fec7 	bl	8004d3c <GPIO_Init>

    GPIO_InitStructure.GPIO_Pin = VP3_EN_PIN;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	603b      	str	r3, [r7, #0]
    GPIO_Init(VP3_EN_GPIO_PORT, &GPIO_InitStructure);
 8009fb2:	463b      	mov	r3, r7
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	4809      	ldr	r0, [pc, #36]	; (8009fdc <HW_PWR_Init+0x7c>)
 8009fb8:	f7fa fec0 	bl	8004d3c <GPIO_Init>

    /* Default state: Modules OFF */
    HW_PWR_Disable(HW_PWR_VP1);
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	f000 f829 	bl	800a014 <HW_PWR_Disable>
    HW_PWR_Disable(HW_PWR_VP2);
 8009fc2:	2001      	movs	r0, #1
 8009fc4:	f000 f826 	bl	800a014 <HW_PWR_Disable>
    HW_PWR_Disable(HW_PWR_VP3);
 8009fc8:	2002      	movs	r0, #2
 8009fca:	f000 f823 	bl	800a014 <HW_PWR_Disable>

}
 8009fce:	bf00      	nop
 8009fd0:	3708      	adds	r7, #8
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	40020400 	.word	0x40020400
 8009fdc:	40021000 	.word	0x40021000

08009fe0 <HW_PWR_Enable>:
  * @brief  Enable a VPx power-supply
  * @param  power VPx channel to enable
  * @retval None
  */
void HW_PWR_Enable(HW_PWR_TypeDef power)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	71fb      	strb	r3, [r7, #7]
    GPIO_WriteBit((GPIO_TypeDef*) HW_PWR_PORT[power], HW_PWR_PIN[power], PWRx_ON);
 8009fea:	79fb      	ldrb	r3, [r7, #7]
 8009fec:	4a07      	ldr	r2, [pc, #28]	; (800a00c <HW_PWR_Enable+0x2c>)
 8009fee:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009ff2:	79fb      	ldrb	r3, [r7, #7]
 8009ff4:	4a06      	ldr	r2, [pc, #24]	; (800a010 <HW_PWR_Enable+0x30>)
 8009ff6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	f7fa ff45 	bl	8004e8c <GPIO_WriteBit>
}
 800a002:	bf00      	nop
 800a004:	3708      	adds	r7, #8
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	20010014 	.word	0x20010014
 800a010:	0800d358 	.word	0x0800d358

0800a014 <HW_PWR_Disable>:
  * @brief  Disable a VPx power-supply
  * @param  power VPx channel to disable
  * @retval None
  */
void HW_PWR_Disable(HW_PWR_TypeDef power)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	4603      	mov	r3, r0
 800a01c:	71fb      	strb	r3, [r7, #7]
    GPIO_WriteBit((GPIO_TypeDef*) HW_PWR_PORT[power], HW_PWR_PIN[power], PWRx_OFF);
 800a01e:	79fb      	ldrb	r3, [r7, #7]
 800a020:	4a07      	ldr	r2, [pc, #28]	; (800a040 <HW_PWR_Disable+0x2c>)
 800a022:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a026:	79fb      	ldrb	r3, [r7, #7]
 800a028:	4a06      	ldr	r2, [pc, #24]	; (800a044 <HW_PWR_Disable+0x30>)
 800a02a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a02e:	2201      	movs	r2, #1
 800a030:	4619      	mov	r1, r3
 800a032:	f7fa ff2b 	bl	8004e8c <GPIO_WriteBit>
}
 800a036:	bf00      	nop
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	20010014 	.word	0x20010014
 800a044:	0800d358 	.word	0x0800d358

0800a048 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 800a048:	b480      	push	{r7}
 800a04a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a04c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800a050:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     // invalidate I-Cache
 800a054:	4b09      	ldr	r3, [pc, #36]	; (800a07c <SCB_EnableICache+0x34>)
 800a056:	2200      	movs	r2, #0
 800a058:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  // enable I-Cache
 800a05c:	4a07      	ldr	r2, [pc, #28]	; (800a07c <SCB_EnableICache+0x34>)
 800a05e:	4b07      	ldr	r3, [pc, #28]	; (800a07c <SCB_EnableICache+0x34>)
 800a060:	695b      	ldr	r3, [r3, #20]
 800a062:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a066:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a068:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800a06c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 800a070:	bf00      	nop
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	e000ed00 	.word	0xe000ed00

0800a080 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800a080:	b480      	push	{r7}
 800a082:	b089      	sub	sp, #36	; 0x24
 800a084:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    SCB->CSSELR = (0UL << 1) | 0UL;         // Level 1 data cache
 800a086:	4b25      	ldr	r3, [pc, #148]	; (800a11c <SCB_EnableDCache+0x9c>)
 800a088:	2200      	movs	r2, #0
 800a08a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    ccsidr  = SCB->CCSIDR;
 800a08e:	4b23      	ldr	r3, [pc, #140]	; (800a11c <SCB_EnableDCache+0x9c>)
 800a090:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a094:	617b      	str	r3, [r7, #20]
    sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	0b5b      	lsrs	r3, r3, #13
 800a09a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a09e:	61fb      	str	r3, [r7, #28]
    sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	f003 0307 	and.w	r3, r3, #7
 800a0a6:	3304      	adds	r3, #4
 800a0a8:	613b      	str	r3, [r7, #16]
    ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	08db      	lsrs	r3, r3, #3
 800a0ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0b2:	60fb      	str	r3, [r7, #12]
    wshift  = (uint32_t)((uint32_t)__CLZ(ways) & 0x1FUL);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	fab3 f383 	clz	r3, r3
 800a0ba:	f003 031f 	and.w	r3, r3, #31
 800a0be:	60bb      	str	r3, [r7, #8]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a0c0:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                   // invalidate D-Cache
         uint32_t tmpways = ways;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	61bb      	str	r3, [r7, #24]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
 800a0c8:	69ba      	ldr	r2, [r7, #24]
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	409a      	lsls	r2, r3
 800a0ce:	69f9      	ldr	r1, [r7, #28]
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	607b      	str	r3, [r7, #4]
              SCB->DCISW = sw;
 800a0da:	4a10      	ldr	r2, [pc, #64]	; (800a11c <SCB_EnableDCache+0x9c>)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
 800a0e2:	69bb      	ldr	r3, [r7, #24]
 800a0e4:	1e5a      	subs	r2, r3, #1
 800a0e6:	61ba      	str	r2, [r7, #24]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1ed      	bne.n	800a0c8 <SCB_EnableDCache+0x48>
        } while(sets--);
 800a0ec:	69fb      	ldr	r3, [r7, #28]
 800a0ee:	1e5a      	subs	r2, r3, #1
 800a0f0:	61fa      	str	r2, [r7, #28]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1e6      	bne.n	800a0c4 <SCB_EnableDCache+0x44>
 800a0f6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;   // enable D-Cache
 800a0fa:	4a08      	ldr	r2, [pc, #32]	; (800a11c <SCB_EnableDCache+0x9c>)
 800a0fc:	4b07      	ldr	r3, [pc, #28]	; (800a11c <SCB_EnableDCache+0x9c>)
 800a0fe:	695b      	ldr	r3, [r3, #20]
 800a100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a104:	6153      	str	r3, [r2, #20]
 800a106:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800a10a:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 800a10e:	bf00      	nop
 800a110:	3724      	adds	r7, #36	; 0x24
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	e000ed00 	.word	0xe000ed00

0800a120 <HW_SystemClock_Config>:
  *            Flash Latency(WS)              = 7
  * @param  None
  * @retval None
  */
void HW_SystemClock_Config(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b082      	sub	sp, #8
 800a124:	af02      	add	r7, sp, #8
  RCC_HSEConfig(RCC_HSE_ON);
 800a126:	2001      	movs	r0, #1
 800a128:	f7fa ff7e 	bl	8005028 <RCC_HSEConfig>

  if ( RCC_WaitForHSEStartUp() != SUCCESS )
 800a12c:	f7fa ff90 	bl	8005050 <RCC_WaitForHSEStartUp>
 800a130:	4603      	mov	r3, r0
 800a132:	2b01      	cmp	r3, #1
 800a134:	d000      	beq.n	800a138 <HW_SystemClock_Config+0x18>
  {
    while(1);
 800a136:	e7fe      	b.n	800a136 <HW_SystemClock_Config+0x16>
  }

  RCC_PLLConfig(RCC_PLLSource_HSE, 8, 384, 2, 8);
 800a138:	2308      	movs	r3, #8
 800a13a:	9300      	str	r3, [sp, #0]
 800a13c:	2302      	movs	r3, #2
 800a13e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800a142:	2108      	movs	r1, #8
 800a144:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800a148:	f7fa ffaa 	bl	80050a0 <RCC_PLLConfig>
  RCC_PLLCmd(ENABLE);
 800a14c:	2001      	movs	r0, #1
 800a14e:	f7fa ffe9 	bl	8005124 <RCC_PLLCmd>

  while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET);
 800a152:	bf00      	nop
 800a154:	2039      	movs	r0, #57	; 0x39
 800a156:	f7fb f97d 	bl	8005454 <RCC_GetFlagStatus>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d0f9      	beq.n	800a154 <HW_SystemClock_Config+0x34>

  /* Activate the OverDrive to reach the 196 MHz Frequency */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 800a160:	2101      	movs	r1, #1
 800a162:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800a166:	f7fb f935 	bl	80053d4 <RCC_APB1PeriphClockCmd>

  PWR_OverDriveCmd( ENABLE );
 800a16a:	2001      	movs	r0, #1
 800a16c:	f7fa fef2 	bl	8004f54 <PWR_OverDriveCmd>

  while( PWR_GetFlagStatus( PWR_FLAG_ODRDY ) == RESET );
 800a170:	bf00      	nop
 800a172:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800a176:	f7fa ff29 	bl	8004fcc <PWR_GetFlagStatus>
 800a17a:	4603      	mov	r3, r0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d0f8      	beq.n	800a172 <HW_SystemClock_Config+0x52>

  while (RCC_GetFlagStatus(RCC_FLAG_HSERDY) == RESET);
 800a180:	bf00      	nop
 800a182:	2031      	movs	r0, #49	; 0x31
 800a184:	f7fb f966 	bl	8005454 <RCC_GetFlagStatus>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d0f9      	beq.n	800a182 <HW_SystemClock_Config+0x62>

  PWR_OverDriveSWCmd(ENABLE);
 800a18e:	2001      	movs	r0, #1
 800a190:	f7fa fefe 	bl	8004f90 <PWR_OverDriveSWCmd>

  while( PWR_GetFlagStatus( PWR_FLAG_ODSWRDY ) == RESET );
 800a194:	bf00      	nop
 800a196:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800a19a:	f7fa ff17 	bl	8004fcc <PWR_GetFlagStatus>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d0f8      	beq.n	800a196 <HW_SystemClock_Config+0x76>

  FLASH_SetLatency(FLASH_Latency_7);
 800a1a4:	2007      	movs	r0, #7
 800a1a6:	f7fa fdb5 	bl	8004d14 <FLASH_SetLatency>
  RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800a1aa:	2002      	movs	r0, #2
 800a1ac:	f7fa ffd8 	bl	8005160 <RCC_SYSCLKConfig>

  RCC_HCLKConfig(RCC_SYSCLK_Div1);
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	f7fa fff1 	bl	8005198 <RCC_HCLKConfig>
  RCC_PCLK1Config(RCC_HCLK_Div4);
 800a1b6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800a1ba:	f7fb f809 	bl	80051d0 <RCC_PCLK1Config>
  RCC_PCLK2Config(RCC_HCLK_Div4);
 800a1be:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800a1c2:	f7fb f821 	bl	8005208 <RCC_PCLK2Config>

  SystemCoreClockUpdate();
 800a1c6:	f000 f875 	bl	800a2b4 <SystemCoreClockUpdate>
}
 800a1ca:	bf00      	nop
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}

0800a1d0 <HW_CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable.
  * @param  None
  * @retval None
  */
void HW_CPU_CACHE_Enable(void)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	af00      	add	r7, sp, #0
  /* Enable branch prediction */
  SCB->CCR |= (1 <<18);
 800a1d4:	4a06      	ldr	r2, [pc, #24]	; (800a1f0 <HW_CPU_CACHE_Enable+0x20>)
 800a1d6:	4b06      	ldr	r3, [pc, #24]	; (800a1f0 <HW_CPU_CACHE_Enable+0x20>)
 800a1d8:	695b      	ldr	r3, [r3, #20]
 800a1da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a1de:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a1e0:	f3bf 8f4f 	dsb	sy
  __DSB();

  /* Enable I-Cache */
  SCB_EnableICache();
 800a1e4:	f7ff ff30 	bl	800a048 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 800a1e8:	f7ff ff4a 	bl	800a080 <SCB_EnableDCache>
}
 800a1ec:	bf00      	nop
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	e000ed00 	.word	0xe000ed00

0800a1f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800a1f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a22c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a1f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a1fa:	e003      	b.n	800a204 <LoopCopyDataInit>

0800a1fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a1fc:	4b0c      	ldr	r3, [pc, #48]	; (800a230 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800a1fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a200:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a202:	3104      	adds	r1, #4

0800a204 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a204:	480b      	ldr	r0, [pc, #44]	; (800a234 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800a206:	4b0c      	ldr	r3, [pc, #48]	; (800a238 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800a208:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a20a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a20c:	d3f6      	bcc.n	800a1fc <CopyDataInit>
  ldr  r2, =_sbss
 800a20e:	4a0b      	ldr	r2, [pc, #44]	; (800a23c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800a210:	e002      	b.n	800a218 <LoopFillZerobss>

0800a212 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a212:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a214:	f842 3b04 	str.w	r3, [r2], #4

0800a218 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a218:	4b09      	ldr	r3, [pc, #36]	; (800a240 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800a21a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a21c:	d3f9      	bcc.n	800a212 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a21e:	f000 f813 	bl	800a248 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a222:	f000 f90d 	bl	800a440 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a226:	f000 f8c1 	bl	800a3ac <main>
  bx  lr    
 800a22a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800a22c:	2004ff00 	.word	0x2004ff00
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800a230:	0800d608 	.word	0x0800d608
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a234:	20010000 	.word	0x20010000
  ldr  r3, =_edata
 800a238:	2001052c 	.word	0x2001052c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800a23c:	20010530 	.word	0x20010530
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a240:	200148a0 	.word	0x200148a0

0800a244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a244:	e7fe      	b.n	800a244 <ADC_IRQHandler>
	...

0800a248 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a248:	b480      	push	{r7}
 800a24a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a24c:	4a15      	ldr	r2, [pc, #84]	; (800a2a4 <SystemInit+0x5c>)
 800a24e:	4b15      	ldr	r3, [pc, #84]	; (800a2a4 <SystemInit+0x5c>)
 800a250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a254:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a258:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a25c:	4a12      	ldr	r2, [pc, #72]	; (800a2a8 <SystemInit+0x60>)
 800a25e:	4b12      	ldr	r3, [pc, #72]	; (800a2a8 <SystemInit+0x60>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f043 0301 	orr.w	r3, r3, #1
 800a266:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a268:	4b0f      	ldr	r3, [pc, #60]	; (800a2a8 <SystemInit+0x60>)
 800a26a:	2200      	movs	r2, #0
 800a26c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a26e:	490e      	ldr	r1, [pc, #56]	; (800a2a8 <SystemInit+0x60>)
 800a270:	4b0d      	ldr	r3, [pc, #52]	; (800a2a8 <SystemInit+0x60>)
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	4b0d      	ldr	r3, [pc, #52]	; (800a2ac <SystemInit+0x64>)
 800a276:	4013      	ands	r3, r2
 800a278:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a27a:	4b0b      	ldr	r3, [pc, #44]	; (800a2a8 <SystemInit+0x60>)
 800a27c:	4a0c      	ldr	r2, [pc, #48]	; (800a2b0 <SystemInit+0x68>)
 800a27e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a280:	4a09      	ldr	r2, [pc, #36]	; (800a2a8 <SystemInit+0x60>)
 800a282:	4b09      	ldr	r3, [pc, #36]	; (800a2a8 <SystemInit+0x60>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a28a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a28c:	4b06      	ldr	r3, [pc, #24]	; (800a2a8 <SystemInit+0x60>)
 800a28e:	2200      	movs	r2, #0
 800a290:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a292:	4b04      	ldr	r3, [pc, #16]	; (800a2a4 <SystemInit+0x5c>)
 800a294:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a298:	609a      	str	r2, [r3, #8]
#endif
}
 800a29a:	bf00      	nop
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr
 800a2a4:	e000ed00 	.word	0xe000ed00
 800a2a8:	40023800 	.word	0x40023800
 800a2ac:	fef6ffff 	.word	0xfef6ffff
 800a2b0:	24003010 	.word	0x24003010

0800a2b4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b087      	sub	sp, #28
 800a2b8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	613b      	str	r3, [r7, #16]
 800a2be:	2300      	movs	r3, #0
 800a2c0:	617b      	str	r3, [r7, #20]
 800a2c2:	2302      	movs	r3, #2
 800a2c4:	60fb      	str	r3, [r7, #12]
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	60bb      	str	r3, [r7, #8]
 800a2ca:	2302      	movs	r3, #2
 800a2cc:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800a2ce:	4b32      	ldr	r3, [pc, #200]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a2d0:	689b      	ldr	r3, [r3, #8]
 800a2d2:	f003 030c 	and.w	r3, r3, #12
 800a2d6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	2b04      	cmp	r3, #4
 800a2dc:	d007      	beq.n	800a2ee <SystemCoreClockUpdate+0x3a>
 800a2de:	2b08      	cmp	r3, #8
 800a2e0:	d009      	beq.n	800a2f6 <SystemCoreClockUpdate+0x42>
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d13f      	bne.n	800a366 <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800a2e6:	4b2d      	ldr	r3, [pc, #180]	; (800a39c <SystemCoreClockUpdate+0xe8>)
 800a2e8:	4a2d      	ldr	r2, [pc, #180]	; (800a3a0 <SystemCoreClockUpdate+0xec>)
 800a2ea:	601a      	str	r2, [r3, #0]
      break;
 800a2ec:	e03f      	b.n	800a36e <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800a2ee:	4b2b      	ldr	r3, [pc, #172]	; (800a39c <SystemCoreClockUpdate+0xe8>)
 800a2f0:	4a2c      	ldr	r2, [pc, #176]	; (800a3a4 <SystemCoreClockUpdate+0xf0>)
 800a2f2:	601a      	str	r2, [r3, #0]
      break;
 800a2f4:	e03b      	b.n	800a36e <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800a2f6:	4b28      	ldr	r3, [pc, #160]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a2fe:	0d9b      	lsrs	r3, r3, #22
 800a300:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a302:	4b25      	ldr	r3, [pc, #148]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a30a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d00d      	beq.n	800a32e <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800a312:	4a24      	ldr	r2, [pc, #144]	; (800a3a4 <SystemCoreClockUpdate+0xf0>)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	fbb2 f2f3 	udiv	r2, r2, r3
 800a31a:	4b1f      	ldr	r3, [pc, #124]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a31c:	6859      	ldr	r1, [r3, #4]
 800a31e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a322:	400b      	ands	r3, r1
 800a324:	099b      	lsrs	r3, r3, #6
 800a326:	fb03 f302 	mul.w	r3, r3, r2
 800a32a:	617b      	str	r3, [r7, #20]
 800a32c:	e00c      	b.n	800a348 <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800a32e:	4a1c      	ldr	r2, [pc, #112]	; (800a3a0 <SystemCoreClockUpdate+0xec>)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	fbb2 f2f3 	udiv	r2, r2, r3
 800a336:	4b18      	ldr	r3, [pc, #96]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a338:	6859      	ldr	r1, [r3, #4]
 800a33a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a33e:	400b      	ands	r3, r1
 800a340:	099b      	lsrs	r3, r3, #6
 800a342:	fb03 f302 	mul.w	r3, r3, r2
 800a346:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800a348:	4b13      	ldr	r3, [pc, #76]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a350:	0c1b      	lsrs	r3, r3, #16
 800a352:	3301      	adds	r3, #1
 800a354:	005b      	lsls	r3, r3, #1
 800a356:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800a358:	697a      	ldr	r2, [r7, #20]
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a360:	4a0e      	ldr	r2, [pc, #56]	; (800a39c <SystemCoreClockUpdate+0xe8>)
 800a362:	6013      	str	r3, [r2, #0]
      break;
 800a364:	e003      	b.n	800a36e <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 800a366:	4b0d      	ldr	r3, [pc, #52]	; (800a39c <SystemCoreClockUpdate+0xe8>)
 800a368:	4a0d      	ldr	r2, [pc, #52]	; (800a3a0 <SystemCoreClockUpdate+0xec>)
 800a36a:	601a      	str	r2, [r3, #0]
      break;
 800a36c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800a36e:	4b0a      	ldr	r3, [pc, #40]	; (800a398 <SystemCoreClockUpdate+0xe4>)
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a376:	091b      	lsrs	r3, r3, #4
 800a378:	4a0b      	ldr	r2, [pc, #44]	; (800a3a8 <SystemCoreClockUpdate+0xf4>)
 800a37a:	5cd3      	ldrb	r3, [r2, r3]
 800a37c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 800a37e:	4b07      	ldr	r3, [pc, #28]	; (800a39c <SystemCoreClockUpdate+0xe8>)
 800a380:	681a      	ldr	r2, [r3, #0]
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	fa22 f303 	lsr.w	r3, r2, r3
 800a388:	4a04      	ldr	r2, [pc, #16]	; (800a39c <SystemCoreClockUpdate+0xe8>)
 800a38a:	6013      	str	r3, [r2, #0]
}
 800a38c:	bf00      	nop
 800a38e:	371c      	adds	r7, #28
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr
 800a398:	40023800 	.word	0x40023800
 800a39c:	20010020 	.word	0x20010020
 800a3a0:	00f42400 	.word	0x00f42400
 800a3a4:	007a1200 	.word	0x007a1200
 800a3a8:	0800d360 	.word	0x0800d360

0800a3ac <main>:
**
********************************************************************************
*/

int main( void )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	af00      	add	r7, sp, #0
    /* Configure the hardware */
    HW_InitAll();
 800a3b0:	f7fe fd9c 	bl	8008eec <HW_InitAll>

    /* Apply the Power-Up sequence*/
    HW_PowerUp();
 800a3b4:	f7fe fdc2 	bl	8008f3c <HW_PowerUp>

    /* Start software tasks */
    OS_CreateDebugTask();
 800a3b8:	f7f7 fc72 	bl	8001ca0 <OS_CreateDebugTask>
    OS_CreateLedTask();
 800a3bc:	f7f7 fcb2 	bl	8001d24 <OS_CreateLedTask>
    OS_CreateMotionTask();
 800a3c0:	f7f7 fd5e 	bl	8001e80 <OS_CreateMotionTask>
    OS_CreateStrategyTask();
 800a3c4:	f7f6 fea6 	bl	8001114 <OS_CreateStrategyTask>
    OS_CreateAvoidanceTask();
 800a3c8:	f7f7 fa20 	bl	800180c <OS_CreateAvoidanceTask>
    OS_CreateASVTask();
 800a3cc:	f7f7 f92a 	bl	8001624 <OS_CreateASVTask>
    //OS_CreateDSVTask();


    /* Start FreeRTOS Scheduler */
    vTaskStartScheduler();
 800a3d0:	f7fd fc2a 	bl	8007c28 <vTaskStartScheduler>

    /* Infinite loop */
    for( ;; );
 800a3d4:	e7fe      	b.n	800a3d4 <main+0x28>
 800a3d6:	bf00      	nop

0800a3d8 <xl_320_init>:

// -----------------------------------------------------------------------------
// First layer: handles UART data
// -----------------------------------------------------------------------------

void xl_320_init(XL_320_Com_Mode mode){
 800a3d8:	b480      	push	{r7}
 800a3da:	b083      	sub	sp, #12
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	4603      	mov	r3, r0
 800a3e0:	71fb      	strb	r3, [r7, #7]
	xl_320_cfg.mode = mode;
 800a3e2:	4a0b      	ldr	r2, [pc, #44]	; (800a410 <xl_320_init+0x38>)
 800a3e4:	79fb      	ldrb	r3, [r7, #7]
 800a3e6:	7013      	strb	r3, [r2, #0]
	{
		case XL_320_TX_ONLY:
		case XL_320_TXRX_ONE_PIN:
		case XL_320_TXRX_TWO_PINS:
		default:
			xl_320_cfg.hw_send_byte = NULL;
 800a3e8:	4b09      	ldr	r3, [pc, #36]	; (800a410 <xl_320_init+0x38>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	609a      	str	r2, [r3, #8]
			xl_320_cfg.hw_receive_byte = NULL;
 800a3ee:	4b08      	ldr	r3, [pc, #32]	; (800a410 <xl_320_init+0x38>)
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	60da      	str	r2, [r3, #12]
			xl_320_cfg.hw_flush = NULL;
 800a3f4:	4b06      	ldr	r3, [pc, #24]	; (800a410 <xl_320_init+0x38>)
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	611a      	str	r2, [r3, #16]
			xl_320_cfg.hw_switch = NULL;
 800a3fa:	4b05      	ldr	r3, [pc, #20]	; (800a410 <xl_320_init+0x38>)
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	605a      	str	r2, [r3, #4]
		break;
 800a400:	bf00      	nop
	}
}
 800a402:	bf00      	nop
 800a404:	370c      	adds	r7, #12
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop
 800a410:	20014888 	.word	0x20014888

0800a414 <xl_320_set_hw_send>:
void xl_320_set_hw_send(void (*hw_send)(uint8_t))
{
 800a414:	b480      	push	{r7}
 800a416:	b083      	sub	sp, #12
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
	xl_320_cfg.hw_send_byte = hw_send;
 800a41c:	4a04      	ldr	r2, [pc, #16]	; (800a430 <xl_320_set_hw_send+0x1c>)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6093      	str	r3, [r2, #8]
}
 800a422:	bf00      	nop
 800a424:	370c      	adds	r7, #12
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr
 800a42e:	bf00      	nop
 800a430:	20014888 	.word	0x20014888

0800a434 <__errno>:
 800a434:	4b01      	ldr	r3, [pc, #4]	; (800a43c <__errno+0x8>)
 800a436:	6818      	ldr	r0, [r3, #0]
 800a438:	4770      	bx	lr
 800a43a:	bf00      	nop
 800a43c:	20010114 	.word	0x20010114

0800a440 <__libc_init_array>:
 800a440:	b570      	push	{r4, r5, r6, lr}
 800a442:	4b0e      	ldr	r3, [pc, #56]	; (800a47c <__libc_init_array+0x3c>)
 800a444:	4c0e      	ldr	r4, [pc, #56]	; (800a480 <__libc_init_array+0x40>)
 800a446:	1ae4      	subs	r4, r4, r3
 800a448:	10a4      	asrs	r4, r4, #2
 800a44a:	2500      	movs	r5, #0
 800a44c:	461e      	mov	r6, r3
 800a44e:	42a5      	cmp	r5, r4
 800a450:	d004      	beq.n	800a45c <__libc_init_array+0x1c>
 800a452:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a456:	4798      	blx	r3
 800a458:	3501      	adds	r5, #1
 800a45a:	e7f8      	b.n	800a44e <__libc_init_array+0xe>
 800a45c:	f002 fe60 	bl	800d120 <_init>
 800a460:	4c08      	ldr	r4, [pc, #32]	; (800a484 <__libc_init_array+0x44>)
 800a462:	4b09      	ldr	r3, [pc, #36]	; (800a488 <__libc_init_array+0x48>)
 800a464:	1ae4      	subs	r4, r4, r3
 800a466:	10a4      	asrs	r4, r4, #2
 800a468:	2500      	movs	r5, #0
 800a46a:	461e      	mov	r6, r3
 800a46c:	42a5      	cmp	r5, r4
 800a46e:	d004      	beq.n	800a47a <__libc_init_array+0x3a>
 800a470:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a474:	4798      	blx	r3
 800a476:	3501      	adds	r5, #1
 800a478:	e7f8      	b.n	800a46c <__libc_init_array+0x2c>
 800a47a:	bd70      	pop	{r4, r5, r6, pc}
 800a47c:	0800d600 	.word	0x0800d600
 800a480:	0800d600 	.word	0x0800d600
 800a484:	0800d604 	.word	0x0800d604
 800a488:	0800d600 	.word	0x0800d600

0800a48c <memcpy>:
 800a48c:	b510      	push	{r4, lr}
 800a48e:	1e43      	subs	r3, r0, #1
 800a490:	440a      	add	r2, r1
 800a492:	4291      	cmp	r1, r2
 800a494:	d004      	beq.n	800a4a0 <memcpy+0x14>
 800a496:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a49a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a49e:	e7f8      	b.n	800a492 <memcpy+0x6>
 800a4a0:	bd10      	pop	{r4, pc}

0800a4a2 <memset>:
 800a4a2:	4402      	add	r2, r0
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d002      	beq.n	800a4b0 <memset+0xe>
 800a4aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ae:	e7fa      	b.n	800a4a6 <memset+0x4>
 800a4b0:	4770      	bx	lr
	...

0800a4b4 <_puts_r>:
 800a4b4:	b530      	push	{r4, r5, lr}
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	b089      	sub	sp, #36	; 0x24
 800a4ba:	4608      	mov	r0, r1
 800a4bc:	460c      	mov	r4, r1
 800a4be:	f7f5 fea7 	bl	8000210 <strlen>
 800a4c2:	4b1e      	ldr	r3, [pc, #120]	; (800a53c <_puts_r+0x88>)
 800a4c4:	9306      	str	r3, [sp, #24]
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	9005      	str	r0, [sp, #20]
 800a4ca:	9307      	str	r3, [sp, #28]
 800a4cc:	4418      	add	r0, r3
 800a4ce:	ab04      	add	r3, sp, #16
 800a4d0:	9301      	str	r3, [sp, #4]
 800a4d2:	2302      	movs	r3, #2
 800a4d4:	9404      	str	r4, [sp, #16]
 800a4d6:	9003      	str	r0, [sp, #12]
 800a4d8:	9302      	str	r3, [sp, #8]
 800a4da:	b125      	cbz	r5, 800a4e6 <_puts_r+0x32>
 800a4dc:	69ab      	ldr	r3, [r5, #24]
 800a4de:	b913      	cbnz	r3, 800a4e6 <_puts_r+0x32>
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	f000 f9a3 	bl	800a82c <__sinit>
 800a4e6:	69ab      	ldr	r3, [r5, #24]
 800a4e8:	68ac      	ldr	r4, [r5, #8]
 800a4ea:	b913      	cbnz	r3, 800a4f2 <_puts_r+0x3e>
 800a4ec:	4628      	mov	r0, r5
 800a4ee:	f000 f99d 	bl	800a82c <__sinit>
 800a4f2:	4b13      	ldr	r3, [pc, #76]	; (800a540 <_puts_r+0x8c>)
 800a4f4:	429c      	cmp	r4, r3
 800a4f6:	d101      	bne.n	800a4fc <_puts_r+0x48>
 800a4f8:	686c      	ldr	r4, [r5, #4]
 800a4fa:	e008      	b.n	800a50e <_puts_r+0x5a>
 800a4fc:	4b11      	ldr	r3, [pc, #68]	; (800a544 <_puts_r+0x90>)
 800a4fe:	429c      	cmp	r4, r3
 800a500:	d101      	bne.n	800a506 <_puts_r+0x52>
 800a502:	68ac      	ldr	r4, [r5, #8]
 800a504:	e003      	b.n	800a50e <_puts_r+0x5a>
 800a506:	4b10      	ldr	r3, [pc, #64]	; (800a548 <_puts_r+0x94>)
 800a508:	429c      	cmp	r4, r3
 800a50a:	bf08      	it	eq
 800a50c:	68ec      	ldreq	r4, [r5, #12]
 800a50e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a512:	049a      	lsls	r2, r3, #18
 800a514:	d406      	bmi.n	800a524 <_puts_r+0x70>
 800a516:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a518:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a51c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a520:	81a3      	strh	r3, [r4, #12]
 800a522:	6662      	str	r2, [r4, #100]	; 0x64
 800a524:	aa01      	add	r2, sp, #4
 800a526:	4621      	mov	r1, r4
 800a528:	4628      	mov	r0, r5
 800a52a:	f000 fb05 	bl	800ab38 <__sfvwrite_r>
 800a52e:	2800      	cmp	r0, #0
 800a530:	bf14      	ite	ne
 800a532:	f04f 30ff 	movne.w	r0, #4294967295
 800a536:	200a      	moveq	r0, #10
 800a538:	b009      	add	sp, #36	; 0x24
 800a53a:	bd30      	pop	{r4, r5, pc}
 800a53c:	0800d378 	.word	0x0800d378
 800a540:	0800d37c 	.word	0x0800d37c
 800a544:	0800d39c 	.word	0x0800d39c
 800a548:	0800d3bc 	.word	0x0800d3bc

0800a54c <puts>:
 800a54c:	4b02      	ldr	r3, [pc, #8]	; (800a558 <puts+0xc>)
 800a54e:	4601      	mov	r1, r0
 800a550:	6818      	ldr	r0, [r3, #0]
 800a552:	f7ff bfaf 	b.w	800a4b4 <_puts_r>
 800a556:	bf00      	nop
 800a558:	20010114 	.word	0x20010114

0800a55c <__swsetup_r>:
 800a55c:	4b32      	ldr	r3, [pc, #200]	; (800a628 <__swsetup_r+0xcc>)
 800a55e:	b570      	push	{r4, r5, r6, lr}
 800a560:	681d      	ldr	r5, [r3, #0]
 800a562:	4606      	mov	r6, r0
 800a564:	460c      	mov	r4, r1
 800a566:	b125      	cbz	r5, 800a572 <__swsetup_r+0x16>
 800a568:	69ab      	ldr	r3, [r5, #24]
 800a56a:	b913      	cbnz	r3, 800a572 <__swsetup_r+0x16>
 800a56c:	4628      	mov	r0, r5
 800a56e:	f000 f95d 	bl	800a82c <__sinit>
 800a572:	4b2e      	ldr	r3, [pc, #184]	; (800a62c <__swsetup_r+0xd0>)
 800a574:	429c      	cmp	r4, r3
 800a576:	d101      	bne.n	800a57c <__swsetup_r+0x20>
 800a578:	686c      	ldr	r4, [r5, #4]
 800a57a:	e008      	b.n	800a58e <__swsetup_r+0x32>
 800a57c:	4b2c      	ldr	r3, [pc, #176]	; (800a630 <__swsetup_r+0xd4>)
 800a57e:	429c      	cmp	r4, r3
 800a580:	d101      	bne.n	800a586 <__swsetup_r+0x2a>
 800a582:	68ac      	ldr	r4, [r5, #8]
 800a584:	e003      	b.n	800a58e <__swsetup_r+0x32>
 800a586:	4b2b      	ldr	r3, [pc, #172]	; (800a634 <__swsetup_r+0xd8>)
 800a588:	429c      	cmp	r4, r3
 800a58a:	bf08      	it	eq
 800a58c:	68ec      	ldreq	r4, [r5, #12]
 800a58e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a592:	b29a      	uxth	r2, r3
 800a594:	0715      	lsls	r5, r2, #28
 800a596:	d41d      	bmi.n	800a5d4 <__swsetup_r+0x78>
 800a598:	06d0      	lsls	r0, r2, #27
 800a59a:	d402      	bmi.n	800a5a2 <__swsetup_r+0x46>
 800a59c:	2209      	movs	r2, #9
 800a59e:	6032      	str	r2, [r6, #0]
 800a5a0:	e03a      	b.n	800a618 <__swsetup_r+0xbc>
 800a5a2:	0751      	lsls	r1, r2, #29
 800a5a4:	d512      	bpl.n	800a5cc <__swsetup_r+0x70>
 800a5a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5a8:	b141      	cbz	r1, 800a5bc <__swsetup_r+0x60>
 800a5aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5ae:	4299      	cmp	r1, r3
 800a5b0:	d002      	beq.n	800a5b8 <__swsetup_r+0x5c>
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	f000 fa02 	bl	800a9bc <_free_r>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	6363      	str	r3, [r4, #52]	; 0x34
 800a5bc:	89a3      	ldrh	r3, [r4, #12]
 800a5be:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5c2:	81a3      	strh	r3, [r4, #12]
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	6063      	str	r3, [r4, #4]
 800a5c8:	6923      	ldr	r3, [r4, #16]
 800a5ca:	6023      	str	r3, [r4, #0]
 800a5cc:	89a3      	ldrh	r3, [r4, #12]
 800a5ce:	f043 0308 	orr.w	r3, r3, #8
 800a5d2:	81a3      	strh	r3, [r4, #12]
 800a5d4:	6923      	ldr	r3, [r4, #16]
 800a5d6:	b94b      	cbnz	r3, 800a5ec <__swsetup_r+0x90>
 800a5d8:	89a3      	ldrh	r3, [r4, #12]
 800a5da:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a5de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5e2:	d003      	beq.n	800a5ec <__swsetup_r+0x90>
 800a5e4:	4621      	mov	r1, r4
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	f000 fc3a 	bl	800ae60 <__smakebuf_r>
 800a5ec:	89a2      	ldrh	r2, [r4, #12]
 800a5ee:	f012 0301 	ands.w	r3, r2, #1
 800a5f2:	d005      	beq.n	800a600 <__swsetup_r+0xa4>
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	60a3      	str	r3, [r4, #8]
 800a5f8:	6963      	ldr	r3, [r4, #20]
 800a5fa:	425b      	negs	r3, r3
 800a5fc:	61a3      	str	r3, [r4, #24]
 800a5fe:	e003      	b.n	800a608 <__swsetup_r+0xac>
 800a600:	0792      	lsls	r2, r2, #30
 800a602:	bf58      	it	pl
 800a604:	6963      	ldrpl	r3, [r4, #20]
 800a606:	60a3      	str	r3, [r4, #8]
 800a608:	6923      	ldr	r3, [r4, #16]
 800a60a:	b95b      	cbnz	r3, 800a624 <__swsetup_r+0xc8>
 800a60c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a610:	f003 0080 	and.w	r0, r3, #128	; 0x80
 800a614:	b280      	uxth	r0, r0
 800a616:	b130      	cbz	r0, 800a626 <__swsetup_r+0xca>
 800a618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a61c:	81a3      	strh	r3, [r4, #12]
 800a61e:	f04f 30ff 	mov.w	r0, #4294967295
 800a622:	bd70      	pop	{r4, r5, r6, pc}
 800a624:	2000      	movs	r0, #0
 800a626:	bd70      	pop	{r4, r5, r6, pc}
 800a628:	20010114 	.word	0x20010114
 800a62c:	0800d37c 	.word	0x0800d37c
 800a630:	0800d39c 	.word	0x0800d39c
 800a634:	0800d3bc 	.word	0x0800d3bc

0800a638 <__sflush_r>:
 800a638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a63c:	b293      	uxth	r3, r2
 800a63e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a642:	4605      	mov	r5, r0
 800a644:	0718      	lsls	r0, r3, #28
 800a646:	460c      	mov	r4, r1
 800a648:	d460      	bmi.n	800a70c <__sflush_r+0xd4>
 800a64a:	684b      	ldr	r3, [r1, #4]
 800a64c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a650:	2b00      	cmp	r3, #0
 800a652:	818a      	strh	r2, [r1, #12]
 800a654:	dc02      	bgt.n	800a65c <__sflush_r+0x24>
 800a656:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a658:	2b00      	cmp	r3, #0
 800a65a:	dd17      	ble.n	800a68c <__sflush_r+0x54>
 800a65c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a65e:	b1ae      	cbz	r6, 800a68c <__sflush_r+0x54>
 800a660:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800a664:	2300      	movs	r3, #0
 800a666:	b292      	uxth	r2, r2
 800a668:	682f      	ldr	r7, [r5, #0]
 800a66a:	602b      	str	r3, [r5, #0]
 800a66c:	b10a      	cbz	r2, 800a672 <__sflush_r+0x3a>
 800a66e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a670:	e015      	b.n	800a69e <__sflush_r+0x66>
 800a672:	6a21      	ldr	r1, [r4, #32]
 800a674:	2301      	movs	r3, #1
 800a676:	4628      	mov	r0, r5
 800a678:	47b0      	blx	r6
 800a67a:	1c41      	adds	r1, r0, #1
 800a67c:	d10f      	bne.n	800a69e <__sflush_r+0x66>
 800a67e:	682b      	ldr	r3, [r5, #0]
 800a680:	b16b      	cbz	r3, 800a69e <__sflush_r+0x66>
 800a682:	2b1d      	cmp	r3, #29
 800a684:	d001      	beq.n	800a68a <__sflush_r+0x52>
 800a686:	2b16      	cmp	r3, #22
 800a688:	d103      	bne.n	800a692 <__sflush_r+0x5a>
 800a68a:	602f      	str	r7, [r5, #0]
 800a68c:	2000      	movs	r0, #0
 800a68e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a692:	89a3      	ldrh	r3, [r4, #12]
 800a694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a698:	81a3      	strh	r3, [r4, #12]
 800a69a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a69e:	89a3      	ldrh	r3, [r4, #12]
 800a6a0:	075a      	lsls	r2, r3, #29
 800a6a2:	d505      	bpl.n	800a6b0 <__sflush_r+0x78>
 800a6a4:	6863      	ldr	r3, [r4, #4]
 800a6a6:	1ac0      	subs	r0, r0, r3
 800a6a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a6aa:	b10b      	cbz	r3, 800a6b0 <__sflush_r+0x78>
 800a6ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a6ae:	1ac0      	subs	r0, r0, r3
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6b6:	6a21      	ldr	r1, [r4, #32]
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	47b0      	blx	r6
 800a6bc:	1c43      	adds	r3, r0, #1
 800a6be:	89a3      	ldrh	r3, [r4, #12]
 800a6c0:	d106      	bne.n	800a6d0 <__sflush_r+0x98>
 800a6c2:	6829      	ldr	r1, [r5, #0]
 800a6c4:	291d      	cmp	r1, #29
 800a6c6:	d83e      	bhi.n	800a746 <__sflush_r+0x10e>
 800a6c8:	4a22      	ldr	r2, [pc, #136]	; (800a754 <__sflush_r+0x11c>)
 800a6ca:	40ca      	lsrs	r2, r1
 800a6cc:	07d6      	lsls	r6, r2, #31
 800a6ce:	d53a      	bpl.n	800a746 <__sflush_r+0x10e>
 800a6d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a6d4:	b21b      	sxth	r3, r3
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	6062      	str	r2, [r4, #4]
 800a6da:	04d9      	lsls	r1, r3, #19
 800a6dc:	6922      	ldr	r2, [r4, #16]
 800a6de:	81a3      	strh	r3, [r4, #12]
 800a6e0:	6022      	str	r2, [r4, #0]
 800a6e2:	d504      	bpl.n	800a6ee <__sflush_r+0xb6>
 800a6e4:	1c42      	adds	r2, r0, #1
 800a6e6:	d101      	bne.n	800a6ec <__sflush_r+0xb4>
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	b903      	cbnz	r3, 800a6ee <__sflush_r+0xb6>
 800a6ec:	6560      	str	r0, [r4, #84]	; 0x54
 800a6ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6f0:	602f      	str	r7, [r5, #0]
 800a6f2:	2900      	cmp	r1, #0
 800a6f4:	d0ca      	beq.n	800a68c <__sflush_r+0x54>
 800a6f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6fa:	4299      	cmp	r1, r3
 800a6fc:	d002      	beq.n	800a704 <__sflush_r+0xcc>
 800a6fe:	4628      	mov	r0, r5
 800a700:	f000 f95c 	bl	800a9bc <_free_r>
 800a704:	2000      	movs	r0, #0
 800a706:	6360      	str	r0, [r4, #52]	; 0x34
 800a708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a70c:	690f      	ldr	r7, [r1, #16]
 800a70e:	2f00      	cmp	r7, #0
 800a710:	d0bc      	beq.n	800a68c <__sflush_r+0x54>
 800a712:	079b      	lsls	r3, r3, #30
 800a714:	680e      	ldr	r6, [r1, #0]
 800a716:	bf08      	it	eq
 800a718:	694b      	ldreq	r3, [r1, #20]
 800a71a:	600f      	str	r7, [r1, #0]
 800a71c:	bf18      	it	ne
 800a71e:	2300      	movne	r3, #0
 800a720:	ebc7 0806 	rsb	r8, r7, r6
 800a724:	608b      	str	r3, [r1, #8]
 800a726:	e002      	b.n	800a72e <__sflush_r+0xf6>
 800a728:	4407      	add	r7, r0
 800a72a:	ebc0 0808 	rsb	r8, r0, r8
 800a72e:	f1b8 0f00 	cmp.w	r8, #0
 800a732:	ddab      	ble.n	800a68c <__sflush_r+0x54>
 800a734:	4643      	mov	r3, r8
 800a736:	463a      	mov	r2, r7
 800a738:	6a21      	ldr	r1, [r4, #32]
 800a73a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a73c:	4628      	mov	r0, r5
 800a73e:	47b0      	blx	r6
 800a740:	2800      	cmp	r0, #0
 800a742:	dcf1      	bgt.n	800a728 <__sflush_r+0xf0>
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	f04f 30ff 	mov.w	r0, #4294967295
 800a750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a754:	20400001 	.word	0x20400001

0800a758 <_fflush_r>:
 800a758:	b538      	push	{r3, r4, r5, lr}
 800a75a:	690b      	ldr	r3, [r1, #16]
 800a75c:	4605      	mov	r5, r0
 800a75e:	460c      	mov	r4, r1
 800a760:	b1db      	cbz	r3, 800a79a <_fflush_r+0x42>
 800a762:	b118      	cbz	r0, 800a76c <_fflush_r+0x14>
 800a764:	6983      	ldr	r3, [r0, #24]
 800a766:	b90b      	cbnz	r3, 800a76c <_fflush_r+0x14>
 800a768:	f000 f860 	bl	800a82c <__sinit>
 800a76c:	4b0c      	ldr	r3, [pc, #48]	; (800a7a0 <_fflush_r+0x48>)
 800a76e:	429c      	cmp	r4, r3
 800a770:	d101      	bne.n	800a776 <_fflush_r+0x1e>
 800a772:	686c      	ldr	r4, [r5, #4]
 800a774:	e008      	b.n	800a788 <_fflush_r+0x30>
 800a776:	4b0b      	ldr	r3, [pc, #44]	; (800a7a4 <_fflush_r+0x4c>)
 800a778:	429c      	cmp	r4, r3
 800a77a:	d101      	bne.n	800a780 <_fflush_r+0x28>
 800a77c:	68ac      	ldr	r4, [r5, #8]
 800a77e:	e003      	b.n	800a788 <_fflush_r+0x30>
 800a780:	4b09      	ldr	r3, [pc, #36]	; (800a7a8 <_fflush_r+0x50>)
 800a782:	429c      	cmp	r4, r3
 800a784:	bf08      	it	eq
 800a786:	68ec      	ldreq	r4, [r5, #12]
 800a788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a78c:	b12b      	cbz	r3, 800a79a <_fflush_r+0x42>
 800a78e:	4621      	mov	r1, r4
 800a790:	4628      	mov	r0, r5
 800a792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a796:	f7ff bf4f 	b.w	800a638 <__sflush_r>
 800a79a:	2000      	movs	r0, #0
 800a79c:	bd38      	pop	{r3, r4, r5, pc}
 800a79e:	bf00      	nop
 800a7a0:	0800d37c 	.word	0x0800d37c
 800a7a4:	0800d39c 	.word	0x0800d39c
 800a7a8:	0800d3bc 	.word	0x0800d3bc

0800a7ac <_cleanup_r>:
 800a7ac:	4901      	ldr	r1, [pc, #4]	; (800a7b4 <_cleanup_r+0x8>)
 800a7ae:	f000 bb0d 	b.w	800adcc <_fwalk_reent>
 800a7b2:	bf00      	nop
 800a7b4:	0800b791 	.word	0x0800b791

0800a7b8 <std.isra.0>:
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	b510      	push	{r4, lr}
 800a7bc:	4604      	mov	r4, r0
 800a7be:	6003      	str	r3, [r0, #0]
 800a7c0:	6043      	str	r3, [r0, #4]
 800a7c2:	6083      	str	r3, [r0, #8]
 800a7c4:	8181      	strh	r1, [r0, #12]
 800a7c6:	6643      	str	r3, [r0, #100]	; 0x64
 800a7c8:	81c2      	strh	r2, [r0, #14]
 800a7ca:	6103      	str	r3, [r0, #16]
 800a7cc:	6143      	str	r3, [r0, #20]
 800a7ce:	6183      	str	r3, [r0, #24]
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	2208      	movs	r2, #8
 800a7d4:	305c      	adds	r0, #92	; 0x5c
 800a7d6:	f7ff fe64 	bl	800a4a2 <memset>
 800a7da:	4b05      	ldr	r3, [pc, #20]	; (800a7f0 <std.isra.0+0x38>)
 800a7dc:	6263      	str	r3, [r4, #36]	; 0x24
 800a7de:	4b05      	ldr	r3, [pc, #20]	; (800a7f4 <std.isra.0+0x3c>)
 800a7e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a7e2:	4b05      	ldr	r3, [pc, #20]	; (800a7f8 <std.isra.0+0x40>)
 800a7e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a7e6:	4b05      	ldr	r3, [pc, #20]	; (800a7fc <std.isra.0+0x44>)
 800a7e8:	6224      	str	r4, [r4, #32]
 800a7ea:	6323      	str	r3, [r4, #48]	; 0x30
 800a7ec:	bd10      	pop	{r4, pc}
 800a7ee:	bf00      	nop
 800a7f0:	0800b6c5 	.word	0x0800b6c5
 800a7f4:	0800b6e7 	.word	0x0800b6e7
 800a7f8:	0800b71f 	.word	0x0800b71f
 800a7fc:	0800b743 	.word	0x0800b743

0800a800 <__sfmoreglue>:
 800a800:	b570      	push	{r4, r5, r6, lr}
 800a802:	2368      	movs	r3, #104	; 0x68
 800a804:	1e4d      	subs	r5, r1, #1
 800a806:	435d      	muls	r5, r3
 800a808:	460e      	mov	r6, r1
 800a80a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a80e:	f000 fb63 	bl	800aed8 <_malloc_r>
 800a812:	4604      	mov	r4, r0
 800a814:	b140      	cbz	r0, 800a828 <__sfmoreglue+0x28>
 800a816:	2100      	movs	r1, #0
 800a818:	e880 0042 	stmia.w	r0, {r1, r6}
 800a81c:	300c      	adds	r0, #12
 800a81e:	60a0      	str	r0, [r4, #8]
 800a820:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a824:	f7ff fe3d 	bl	800a4a2 <memset>
 800a828:	4620      	mov	r0, r4
 800a82a:	bd70      	pop	{r4, r5, r6, pc}

0800a82c <__sinit>:
 800a82c:	6983      	ldr	r3, [r0, #24]
 800a82e:	b510      	push	{r4, lr}
 800a830:	4604      	mov	r4, r0
 800a832:	bb4b      	cbnz	r3, 800a888 <__sinit+0x5c>
 800a834:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 800a838:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 800a83c:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 800a840:	4b12      	ldr	r3, [pc, #72]	; (800a88c <__sinit+0x60>)
 800a842:	4a13      	ldr	r2, [pc, #76]	; (800a890 <__sinit+0x64>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	6282      	str	r2, [r0, #40]	; 0x28
 800a848:	4298      	cmp	r0, r3
 800a84a:	bf04      	itt	eq
 800a84c:	2301      	moveq	r3, #1
 800a84e:	6183      	streq	r3, [r0, #24]
 800a850:	f000 f820 	bl	800a894 <__sfp>
 800a854:	6060      	str	r0, [r4, #4]
 800a856:	4620      	mov	r0, r4
 800a858:	f000 f81c 	bl	800a894 <__sfp>
 800a85c:	60a0      	str	r0, [r4, #8]
 800a85e:	4620      	mov	r0, r4
 800a860:	f000 f818 	bl	800a894 <__sfp>
 800a864:	2200      	movs	r2, #0
 800a866:	60e0      	str	r0, [r4, #12]
 800a868:	2104      	movs	r1, #4
 800a86a:	6860      	ldr	r0, [r4, #4]
 800a86c:	f7ff ffa4 	bl	800a7b8 <std.isra.0>
 800a870:	2201      	movs	r2, #1
 800a872:	2109      	movs	r1, #9
 800a874:	68a0      	ldr	r0, [r4, #8]
 800a876:	f7ff ff9f 	bl	800a7b8 <std.isra.0>
 800a87a:	2202      	movs	r2, #2
 800a87c:	2112      	movs	r1, #18
 800a87e:	68e0      	ldr	r0, [r4, #12]
 800a880:	f7ff ff9a 	bl	800a7b8 <std.isra.0>
 800a884:	2301      	movs	r3, #1
 800a886:	61a3      	str	r3, [r4, #24]
 800a888:	bd10      	pop	{r4, pc}
 800a88a:	bf00      	nop
 800a88c:	0800d374 	.word	0x0800d374
 800a890:	0800a7ad 	.word	0x0800a7ad

0800a894 <__sfp>:
 800a894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a896:	4b1c      	ldr	r3, [pc, #112]	; (800a908 <__sfp+0x74>)
 800a898:	681e      	ldr	r6, [r3, #0]
 800a89a:	69b3      	ldr	r3, [r6, #24]
 800a89c:	4607      	mov	r7, r0
 800a89e:	b913      	cbnz	r3, 800a8a6 <__sfp+0x12>
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f7ff ffc3 	bl	800a82c <__sinit>
 800a8a6:	36d8      	adds	r6, #216	; 0xd8
 800a8a8:	68b4      	ldr	r4, [r6, #8]
 800a8aa:	6873      	ldr	r3, [r6, #4]
 800a8ac:	3b01      	subs	r3, #1
 800a8ae:	d404      	bmi.n	800a8ba <__sfp+0x26>
 800a8b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a8b4:	b17d      	cbz	r5, 800a8d6 <__sfp+0x42>
 800a8b6:	3468      	adds	r4, #104	; 0x68
 800a8b8:	e7f8      	b.n	800a8ac <__sfp+0x18>
 800a8ba:	6833      	ldr	r3, [r6, #0]
 800a8bc:	b10b      	cbz	r3, 800a8c2 <__sfp+0x2e>
 800a8be:	6836      	ldr	r6, [r6, #0]
 800a8c0:	e7f2      	b.n	800a8a8 <__sfp+0x14>
 800a8c2:	2104      	movs	r1, #4
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	f7ff ff9b 	bl	800a800 <__sfmoreglue>
 800a8ca:	6030      	str	r0, [r6, #0]
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	d1f6      	bne.n	800a8be <__sfp+0x2a>
 800a8d0:	230c      	movs	r3, #12
 800a8d2:	603b      	str	r3, [r7, #0]
 800a8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a8da:	81e3      	strh	r3, [r4, #14]
 800a8dc:	2301      	movs	r3, #1
 800a8de:	81a3      	strh	r3, [r4, #12]
 800a8e0:	6665      	str	r5, [r4, #100]	; 0x64
 800a8e2:	6025      	str	r5, [r4, #0]
 800a8e4:	60a5      	str	r5, [r4, #8]
 800a8e6:	6065      	str	r5, [r4, #4]
 800a8e8:	6125      	str	r5, [r4, #16]
 800a8ea:	6165      	str	r5, [r4, #20]
 800a8ec:	61a5      	str	r5, [r4, #24]
 800a8ee:	2208      	movs	r2, #8
 800a8f0:	4629      	mov	r1, r5
 800a8f2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a8f6:	f7ff fdd4 	bl	800a4a2 <memset>
 800a8fa:	6365      	str	r5, [r4, #52]	; 0x34
 800a8fc:	63a5      	str	r5, [r4, #56]	; 0x38
 800a8fe:	64a5      	str	r5, [r4, #72]	; 0x48
 800a900:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a902:	4620      	mov	r0, r4
 800a904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a906:	bf00      	nop
 800a908:	0800d374 	.word	0x0800d374

0800a90c <__sfp_lock_acquire>:
 800a90c:	4770      	bx	lr

0800a90e <__sfp_lock_release>:
 800a90e:	4770      	bx	lr

0800a910 <_malloc_trim_r>:
 800a910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a914:	4f25      	ldr	r7, [pc, #148]	; (800a9ac <_malloc_trim_r+0x9c>)
 800a916:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800a9b8 <_malloc_trim_r+0xa8>
 800a91a:	4689      	mov	r9, r1
 800a91c:	4606      	mov	r6, r0
 800a91e:	f000 fd16 	bl	800b34e <__malloc_lock>
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	685d      	ldr	r5, [r3, #4]
 800a926:	f1a8 0411 	sub.w	r4, r8, #17
 800a92a:	f025 0503 	bic.w	r5, r5, #3
 800a92e:	442c      	add	r4, r5
 800a930:	ebc9 0404 	rsb	r4, r9, r4
 800a934:	fbb4 f4f8 	udiv	r4, r4, r8
 800a938:	3c01      	subs	r4, #1
 800a93a:	fb08 f404 	mul.w	r4, r8, r4
 800a93e:	4544      	cmp	r4, r8
 800a940:	da05      	bge.n	800a94e <_malloc_trim_r+0x3e>
 800a942:	4630      	mov	r0, r6
 800a944:	f000 fd04 	bl	800b350 <__malloc_unlock>
 800a948:	2000      	movs	r0, #0
 800a94a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a94e:	2100      	movs	r1, #0
 800a950:	4630      	mov	r0, r6
 800a952:	f000 fea7 	bl	800b6a4 <_sbrk_r>
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	442b      	add	r3, r5
 800a95a:	4298      	cmp	r0, r3
 800a95c:	d1f1      	bne.n	800a942 <_malloc_trim_r+0x32>
 800a95e:	4261      	negs	r1, r4
 800a960:	4630      	mov	r0, r6
 800a962:	f000 fe9f 	bl	800b6a4 <_sbrk_r>
 800a966:	3001      	adds	r0, #1
 800a968:	d110      	bne.n	800a98c <_malloc_trim_r+0x7c>
 800a96a:	2100      	movs	r1, #0
 800a96c:	4630      	mov	r0, r6
 800a96e:	f000 fe99 	bl	800b6a4 <_sbrk_r>
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	1a83      	subs	r3, r0, r2
 800a976:	2b0f      	cmp	r3, #15
 800a978:	dde3      	ble.n	800a942 <_malloc_trim_r+0x32>
 800a97a:	490d      	ldr	r1, [pc, #52]	; (800a9b0 <_malloc_trim_r+0xa0>)
 800a97c:	6809      	ldr	r1, [r1, #0]
 800a97e:	1a40      	subs	r0, r0, r1
 800a980:	490c      	ldr	r1, [pc, #48]	; (800a9b4 <_malloc_trim_r+0xa4>)
 800a982:	f043 0301 	orr.w	r3, r3, #1
 800a986:	6008      	str	r0, [r1, #0]
 800a988:	6053      	str	r3, [r2, #4]
 800a98a:	e7da      	b.n	800a942 <_malloc_trim_r+0x32>
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	4a09      	ldr	r2, [pc, #36]	; (800a9b4 <_malloc_trim_r+0xa4>)
 800a990:	1b2d      	subs	r5, r5, r4
 800a992:	f045 0501 	orr.w	r5, r5, #1
 800a996:	605d      	str	r5, [r3, #4]
 800a998:	6813      	ldr	r3, [r2, #0]
 800a99a:	4630      	mov	r0, r6
 800a99c:	1b1c      	subs	r4, r3, r4
 800a99e:	6014      	str	r4, [r2, #0]
 800a9a0:	f000 fcd6 	bl	800b350 <__malloc_unlock>
 800a9a4:	2001      	movs	r0, #1
 800a9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9aa:	bf00      	nop
 800a9ac:	20010118 	.word	0x20010118
 800a9b0:	20010524 	.word	0x20010524
 800a9b4:	200145e8 	.word	0x200145e8
 800a9b8:	00000080 	.word	0x00000080

0800a9bc <_free_r>:
 800a9bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c0:	4604      	mov	r4, r0
 800a9c2:	4688      	mov	r8, r1
 800a9c4:	2900      	cmp	r1, #0
 800a9c6:	f000 80ad 	beq.w	800ab24 <_free_r+0x168>
 800a9ca:	f000 fcc0 	bl	800b34e <__malloc_lock>
 800a9ce:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a9d2:	4d55      	ldr	r5, [pc, #340]	; (800ab28 <_free_r+0x16c>)
 800a9d4:	f022 0001 	bic.w	r0, r2, #1
 800a9d8:	f1a8 0308 	sub.w	r3, r8, #8
 800a9dc:	181f      	adds	r7, r3, r0
 800a9de:	68a9      	ldr	r1, [r5, #8]
 800a9e0:	687e      	ldr	r6, [r7, #4]
 800a9e2:	428f      	cmp	r7, r1
 800a9e4:	f026 0603 	bic.w	r6, r6, #3
 800a9e8:	f002 0201 	and.w	r2, r2, #1
 800a9ec:	d11b      	bne.n	800aa26 <_free_r+0x6a>
 800a9ee:	4430      	add	r0, r6
 800a9f0:	b93a      	cbnz	r2, 800aa02 <_free_r+0x46>
 800a9f2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800a9f6:	1a9b      	subs	r3, r3, r2
 800a9f8:	4410      	add	r0, r2
 800a9fa:	6899      	ldr	r1, [r3, #8]
 800a9fc:	68da      	ldr	r2, [r3, #12]
 800a9fe:	60ca      	str	r2, [r1, #12]
 800aa00:	6091      	str	r1, [r2, #8]
 800aa02:	f040 0201 	orr.w	r2, r0, #1
 800aa06:	605a      	str	r2, [r3, #4]
 800aa08:	60ab      	str	r3, [r5, #8]
 800aa0a:	4b48      	ldr	r3, [pc, #288]	; (800ab2c <_free_r+0x170>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	4298      	cmp	r0, r3
 800aa10:	d304      	bcc.n	800aa1c <_free_r+0x60>
 800aa12:	4b47      	ldr	r3, [pc, #284]	; (800ab30 <_free_r+0x174>)
 800aa14:	4620      	mov	r0, r4
 800aa16:	6819      	ldr	r1, [r3, #0]
 800aa18:	f7ff ff7a 	bl	800a910 <_malloc_trim_r>
 800aa1c:	4620      	mov	r0, r4
 800aa1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa22:	f000 bc95 	b.w	800b350 <__malloc_unlock>
 800aa26:	607e      	str	r6, [r7, #4]
 800aa28:	b97a      	cbnz	r2, 800aa4a <_free_r+0x8e>
 800aa2a:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800aa2e:	1a5b      	subs	r3, r3, r1
 800aa30:	4408      	add	r0, r1
 800aa32:	6899      	ldr	r1, [r3, #8]
 800aa34:	f105 0e08 	add.w	lr, r5, #8
 800aa38:	4571      	cmp	r1, lr
 800aa3a:	d008      	beq.n	800aa4e <_free_r+0x92>
 800aa3c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800aa40:	f8c1 e00c 	str.w	lr, [r1, #12]
 800aa44:	f8ce 1008 	str.w	r1, [lr, #8]
 800aa48:	e002      	b.n	800aa50 <_free_r+0x94>
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	e000      	b.n	800aa50 <_free_r+0x94>
 800aa4e:	2201      	movs	r2, #1
 800aa50:	19b9      	adds	r1, r7, r6
 800aa52:	6849      	ldr	r1, [r1, #4]
 800aa54:	07c9      	lsls	r1, r1, #31
 800aa56:	d40e      	bmi.n	800aa76 <_free_r+0xba>
 800aa58:	4430      	add	r0, r6
 800aa5a:	68b9      	ldr	r1, [r7, #8]
 800aa5c:	b942      	cbnz	r2, 800aa70 <_free_r+0xb4>
 800aa5e:	4e35      	ldr	r6, [pc, #212]	; (800ab34 <_free_r+0x178>)
 800aa60:	42b1      	cmp	r1, r6
 800aa62:	d105      	bne.n	800aa70 <_free_r+0xb4>
 800aa64:	616b      	str	r3, [r5, #20]
 800aa66:	612b      	str	r3, [r5, #16]
 800aa68:	2201      	movs	r2, #1
 800aa6a:	60d9      	str	r1, [r3, #12]
 800aa6c:	6099      	str	r1, [r3, #8]
 800aa6e:	e002      	b.n	800aa76 <_free_r+0xba>
 800aa70:	68fe      	ldr	r6, [r7, #12]
 800aa72:	60ce      	str	r6, [r1, #12]
 800aa74:	60b1      	str	r1, [r6, #8]
 800aa76:	f040 0101 	orr.w	r1, r0, #1
 800aa7a:	6059      	str	r1, [r3, #4]
 800aa7c:	5018      	str	r0, [r3, r0]
 800aa7e:	2a00      	cmp	r2, #0
 800aa80:	d1cc      	bne.n	800aa1c <_free_r+0x60>
 800aa82:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800aa86:	d212      	bcs.n	800aaae <_free_r+0xf2>
 800aa88:	08c0      	lsrs	r0, r0, #3
 800aa8a:	1081      	asrs	r1, r0, #2
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	fa02 f101 	lsl.w	r1, r2, r1
 800aa92:	686a      	ldr	r2, [r5, #4]
 800aa94:	3001      	adds	r0, #1
 800aa96:	430a      	orrs	r2, r1
 800aa98:	606a      	str	r2, [r5, #4]
 800aa9a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800aa9e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800aaa2:	6099      	str	r1, [r3, #8]
 800aaa4:	3a08      	subs	r2, #8
 800aaa6:	60da      	str	r2, [r3, #12]
 800aaa8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800aaac:	e038      	b.n	800ab20 <_free_r+0x164>
 800aaae:	0a42      	lsrs	r2, r0, #9
 800aab0:	2a04      	cmp	r2, #4
 800aab2:	d802      	bhi.n	800aaba <_free_r+0xfe>
 800aab4:	0982      	lsrs	r2, r0, #6
 800aab6:	3238      	adds	r2, #56	; 0x38
 800aab8:	e015      	b.n	800aae6 <_free_r+0x12a>
 800aaba:	2a14      	cmp	r2, #20
 800aabc:	d801      	bhi.n	800aac2 <_free_r+0x106>
 800aabe:	325b      	adds	r2, #91	; 0x5b
 800aac0:	e011      	b.n	800aae6 <_free_r+0x12a>
 800aac2:	2a54      	cmp	r2, #84	; 0x54
 800aac4:	d802      	bhi.n	800aacc <_free_r+0x110>
 800aac6:	0b02      	lsrs	r2, r0, #12
 800aac8:	326e      	adds	r2, #110	; 0x6e
 800aaca:	e00c      	b.n	800aae6 <_free_r+0x12a>
 800aacc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800aad0:	d802      	bhi.n	800aad8 <_free_r+0x11c>
 800aad2:	0bc2      	lsrs	r2, r0, #15
 800aad4:	3277      	adds	r2, #119	; 0x77
 800aad6:	e006      	b.n	800aae6 <_free_r+0x12a>
 800aad8:	f240 5154 	movw	r1, #1364	; 0x554
 800aadc:	428a      	cmp	r2, r1
 800aade:	bf9a      	itte	ls
 800aae0:	0c82      	lsrls	r2, r0, #18
 800aae2:	327c      	addls	r2, #124	; 0x7c
 800aae4:	227e      	movhi	r2, #126	; 0x7e
 800aae6:	1c51      	adds	r1, r2, #1
 800aae8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800aaec:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800aaf0:	4f0d      	ldr	r7, [pc, #52]	; (800ab28 <_free_r+0x16c>)
 800aaf2:	428e      	cmp	r6, r1
 800aaf4:	d10b      	bne.n	800ab0e <_free_r+0x152>
 800aaf6:	2101      	movs	r1, #1
 800aaf8:	1092      	asrs	r2, r2, #2
 800aafa:	fa01 f202 	lsl.w	r2, r1, r2
 800aafe:	6879      	ldr	r1, [r7, #4]
 800ab00:	4311      	orrs	r1, r2
 800ab02:	6079      	str	r1, [r7, #4]
 800ab04:	4631      	mov	r1, r6
 800ab06:	e008      	b.n	800ab1a <_free_r+0x15e>
 800ab08:	6889      	ldr	r1, [r1, #8]
 800ab0a:	428e      	cmp	r6, r1
 800ab0c:	d004      	beq.n	800ab18 <_free_r+0x15c>
 800ab0e:	684a      	ldr	r2, [r1, #4]
 800ab10:	f022 0203 	bic.w	r2, r2, #3
 800ab14:	4290      	cmp	r0, r2
 800ab16:	d3f7      	bcc.n	800ab08 <_free_r+0x14c>
 800ab18:	68ce      	ldr	r6, [r1, #12]
 800ab1a:	60de      	str	r6, [r3, #12]
 800ab1c:	6099      	str	r1, [r3, #8]
 800ab1e:	60b3      	str	r3, [r6, #8]
 800ab20:	60cb      	str	r3, [r1, #12]
 800ab22:	e77b      	b.n	800aa1c <_free_r+0x60>
 800ab24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab28:	20010118 	.word	0x20010118
 800ab2c:	20010520 	.word	0x20010520
 800ab30:	200145e4 	.word	0x200145e4
 800ab34:	20010120 	.word	0x20010120

0800ab38 <__sfvwrite_r>:
 800ab38:	6893      	ldr	r3, [r2, #8]
 800ab3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab3e:	4606      	mov	r6, r0
 800ab40:	460c      	mov	r4, r1
 800ab42:	4690      	mov	r8, r2
 800ab44:	b90b      	cbnz	r3, 800ab4a <__sfvwrite_r+0x12>
 800ab46:	2000      	movs	r0, #0
 800ab48:	e13b      	b.n	800adc2 <__sfvwrite_r+0x28a>
 800ab4a:	898b      	ldrh	r3, [r1, #12]
 800ab4c:	0718      	lsls	r0, r3, #28
 800ab4e:	d50f      	bpl.n	800ab70 <__sfvwrite_r+0x38>
 800ab50:	690b      	ldr	r3, [r1, #16]
 800ab52:	b16b      	cbz	r3, 800ab70 <__sfvwrite_r+0x38>
 800ab54:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 800ab58:	f8d8 b000 	ldr.w	fp, [r8]
 800ab5c:	f009 0502 	and.w	r5, r9, #2
 800ab60:	b2ad      	uxth	r5, r5
 800ab62:	b355      	cbz	r5, 800abba <__sfvwrite_r+0x82>
 800ab64:	f04f 0900 	mov.w	r9, #0
 800ab68:	464f      	mov	r7, r9
 800ab6a:	f8df a25c 	ldr.w	sl, [pc, #604]	; 800adc8 <__sfvwrite_r+0x290>
 800ab6e:	e01b      	b.n	800aba8 <__sfvwrite_r+0x70>
 800ab70:	4621      	mov	r1, r4
 800ab72:	4630      	mov	r0, r6
 800ab74:	f7ff fcf2 	bl	800a55c <__swsetup_r>
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	d0eb      	beq.n	800ab54 <__sfvwrite_r+0x1c>
 800ab7c:	e11f      	b.n	800adbe <__sfvwrite_r+0x286>
 800ab7e:	4557      	cmp	r7, sl
 800ab80:	463b      	mov	r3, r7
 800ab82:	464a      	mov	r2, r9
 800ab84:	bf28      	it	cs
 800ab86:	4653      	movcs	r3, sl
 800ab88:	6a21      	ldr	r1, [r4, #32]
 800ab8a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	47a8      	blx	r5
 800ab90:	2800      	cmp	r0, #0
 800ab92:	f340 8110 	ble.w	800adb6 <__sfvwrite_r+0x27e>
 800ab96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab9a:	4481      	add	r9, r0
 800ab9c:	1a3f      	subs	r7, r7, r0
 800ab9e:	1a18      	subs	r0, r3, r0
 800aba0:	f8c8 0008 	str.w	r0, [r8, #8]
 800aba4:	2800      	cmp	r0, #0
 800aba6:	d0ce      	beq.n	800ab46 <__sfvwrite_r+0xe>
 800aba8:	2f00      	cmp	r7, #0
 800abaa:	d1e8      	bne.n	800ab7e <__sfvwrite_r+0x46>
 800abac:	f8db 9000 	ldr.w	r9, [fp]
 800abb0:	f8db 7004 	ldr.w	r7, [fp, #4]
 800abb4:	f10b 0b08 	add.w	fp, fp, #8
 800abb8:	e7f6      	b.n	800aba8 <__sfvwrite_r+0x70>
 800abba:	f019 0901 	ands.w	r9, r9, #1
 800abbe:	d003      	beq.n	800abc8 <__sfvwrite_r+0x90>
 800abc0:	9500      	str	r5, [sp, #0]
 800abc2:	46a9      	mov	r9, r5
 800abc4:	46aa      	mov	sl, r5
 800abc6:	e0bd      	b.n	800ad44 <__sfvwrite_r+0x20c>
 800abc8:	464f      	mov	r7, r9
 800abca:	b937      	cbnz	r7, 800abda <__sfvwrite_r+0xa2>
 800abcc:	f8db 9000 	ldr.w	r9, [fp]
 800abd0:	f8db 7004 	ldr.w	r7, [fp, #4]
 800abd4:	f10b 0b08 	add.w	fp, fp, #8
 800abd8:	e7f7      	b.n	800abca <__sfvwrite_r+0x92>
 800abda:	89a2      	ldrh	r2, [r4, #12]
 800abdc:	68a5      	ldr	r5, [r4, #8]
 800abde:	0591      	lsls	r1, r2, #22
 800abe0:	d552      	bpl.n	800ac88 <__sfvwrite_r+0x150>
 800abe2:	42af      	cmp	r7, r5
 800abe4:	d342      	bcc.n	800ac6c <__sfvwrite_r+0x134>
 800abe6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abea:	d03d      	beq.n	800ac68 <__sfvwrite_r+0x130>
 800abec:	6921      	ldr	r1, [r4, #16]
 800abee:	6823      	ldr	r3, [r4, #0]
 800abf0:	1a5b      	subs	r3, r3, r1
 800abf2:	9300      	str	r3, [sp, #0]
 800abf4:	6963      	ldr	r3, [r4, #20]
 800abf6:	2002      	movs	r0, #2
 800abf8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800abfc:	fb93 faf0 	sdiv	sl, r3, r0
 800ac00:	9b00      	ldr	r3, [sp, #0]
 800ac02:	3301      	adds	r3, #1
 800ac04:	443b      	add	r3, r7
 800ac06:	459a      	cmp	sl, r3
 800ac08:	bf38      	it	cc
 800ac0a:	469a      	movcc	sl, r3
 800ac0c:	0553      	lsls	r3, r2, #21
 800ac0e:	d510      	bpl.n	800ac32 <__sfvwrite_r+0xfa>
 800ac10:	4651      	mov	r1, sl
 800ac12:	4630      	mov	r0, r6
 800ac14:	f000 f960 	bl	800aed8 <_malloc_r>
 800ac18:	4605      	mov	r5, r0
 800ac1a:	b1c0      	cbz	r0, 800ac4e <__sfvwrite_r+0x116>
 800ac1c:	9a00      	ldr	r2, [sp, #0]
 800ac1e:	6921      	ldr	r1, [r4, #16]
 800ac20:	f7ff fc34 	bl	800a48c <memcpy>
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac2e:	81a3      	strh	r3, [r4, #12]
 800ac30:	e010      	b.n	800ac54 <__sfvwrite_r+0x11c>
 800ac32:	4652      	mov	r2, sl
 800ac34:	4630      	mov	r0, r6
 800ac36:	f000 fb8d 	bl	800b354 <_realloc_r>
 800ac3a:	4605      	mov	r5, r0
 800ac3c:	b950      	cbnz	r0, 800ac54 <__sfvwrite_r+0x11c>
 800ac3e:	6921      	ldr	r1, [r4, #16]
 800ac40:	4630      	mov	r0, r6
 800ac42:	f7ff febb 	bl	800a9bc <_free_r>
 800ac46:	89a3      	ldrh	r3, [r4, #12]
 800ac48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac4c:	81a3      	strh	r3, [r4, #12]
 800ac4e:	230c      	movs	r3, #12
 800ac50:	6033      	str	r3, [r6, #0]
 800ac52:	e0b0      	b.n	800adb6 <__sfvwrite_r+0x27e>
 800ac54:	9b00      	ldr	r3, [sp, #0]
 800ac56:	6125      	str	r5, [r4, #16]
 800ac58:	441d      	add	r5, r3
 800ac5a:	ebc3 030a 	rsb	r3, r3, sl
 800ac5e:	6025      	str	r5, [r4, #0]
 800ac60:	f8c4 a014 	str.w	sl, [r4, #20]
 800ac64:	463d      	mov	r5, r7
 800ac66:	60a3      	str	r3, [r4, #8]
 800ac68:	42af      	cmp	r7, r5
 800ac6a:	d200      	bcs.n	800ac6e <__sfvwrite_r+0x136>
 800ac6c:	463d      	mov	r5, r7
 800ac6e:	462a      	mov	r2, r5
 800ac70:	4649      	mov	r1, r9
 800ac72:	6820      	ldr	r0, [r4, #0]
 800ac74:	f000 fb50 	bl	800b318 <memmove>
 800ac78:	68a3      	ldr	r3, [r4, #8]
 800ac7a:	1b5b      	subs	r3, r3, r5
 800ac7c:	60a3      	str	r3, [r4, #8]
 800ac7e:	6823      	ldr	r3, [r4, #0]
 800ac80:	441d      	add	r5, r3
 800ac82:	6025      	str	r5, [r4, #0]
 800ac84:	463d      	mov	r5, r7
 800ac86:	e029      	b.n	800acdc <__sfvwrite_r+0x1a4>
 800ac88:	6820      	ldr	r0, [r4, #0]
 800ac8a:	6923      	ldr	r3, [r4, #16]
 800ac8c:	4298      	cmp	r0, r3
 800ac8e:	d802      	bhi.n	800ac96 <__sfvwrite_r+0x15e>
 800ac90:	6962      	ldr	r2, [r4, #20]
 800ac92:	4297      	cmp	r7, r2
 800ac94:	d213      	bcs.n	800acbe <__sfvwrite_r+0x186>
 800ac96:	42bd      	cmp	r5, r7
 800ac98:	bf28      	it	cs
 800ac9a:	463d      	movcs	r5, r7
 800ac9c:	462a      	mov	r2, r5
 800ac9e:	4649      	mov	r1, r9
 800aca0:	f000 fb3a 	bl	800b318 <memmove>
 800aca4:	68a3      	ldr	r3, [r4, #8]
 800aca6:	6822      	ldr	r2, [r4, #0]
 800aca8:	1b5b      	subs	r3, r3, r5
 800acaa:	442a      	add	r2, r5
 800acac:	60a3      	str	r3, [r4, #8]
 800acae:	6022      	str	r2, [r4, #0]
 800acb0:	b9a3      	cbnz	r3, 800acdc <__sfvwrite_r+0x1a4>
 800acb2:	4621      	mov	r1, r4
 800acb4:	4630      	mov	r0, r6
 800acb6:	f7ff fd4f 	bl	800a758 <_fflush_r>
 800acba:	b178      	cbz	r0, 800acdc <__sfvwrite_r+0x1a4>
 800acbc:	e07b      	b.n	800adb6 <__sfvwrite_r+0x27e>
 800acbe:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800acc2:	42bb      	cmp	r3, r7
 800acc4:	bf28      	it	cs
 800acc6:	463b      	movcs	r3, r7
 800acc8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800acca:	fb93 f3f2 	sdiv	r3, r3, r2
 800acce:	6a21      	ldr	r1, [r4, #32]
 800acd0:	4353      	muls	r3, r2
 800acd2:	4630      	mov	r0, r6
 800acd4:	464a      	mov	r2, r9
 800acd6:	47a8      	blx	r5
 800acd8:	1e05      	subs	r5, r0, #0
 800acda:	dd6c      	ble.n	800adb6 <__sfvwrite_r+0x27e>
 800acdc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ace0:	44a9      	add	r9, r5
 800ace2:	1b7f      	subs	r7, r7, r5
 800ace4:	1b5d      	subs	r5, r3, r5
 800ace6:	f8c8 5008 	str.w	r5, [r8, #8]
 800acea:	2d00      	cmp	r5, #0
 800acec:	f47f af6d 	bne.w	800abca <__sfvwrite_r+0x92>
 800acf0:	e729      	b.n	800ab46 <__sfvwrite_r+0xe>
 800acf2:	9b00      	ldr	r3, [sp, #0]
 800acf4:	b383      	cbz	r3, 800ad58 <__sfvwrite_r+0x220>
 800acf6:	6820      	ldr	r0, [r4, #0]
 800acf8:	6921      	ldr	r1, [r4, #16]
 800acfa:	6962      	ldr	r2, [r4, #20]
 800acfc:	4555      	cmp	r5, sl
 800acfe:	462b      	mov	r3, r5
 800ad00:	bf28      	it	cs
 800ad02:	4653      	movcs	r3, sl
 800ad04:	4288      	cmp	r0, r1
 800ad06:	d936      	bls.n	800ad76 <__sfvwrite_r+0x23e>
 800ad08:	68a7      	ldr	r7, [r4, #8]
 800ad0a:	4417      	add	r7, r2
 800ad0c:	42bb      	cmp	r3, r7
 800ad0e:	dd32      	ble.n	800ad76 <__sfvwrite_r+0x23e>
 800ad10:	4649      	mov	r1, r9
 800ad12:	463a      	mov	r2, r7
 800ad14:	f000 fb00 	bl	800b318 <memmove>
 800ad18:	6823      	ldr	r3, [r4, #0]
 800ad1a:	443b      	add	r3, r7
 800ad1c:	6023      	str	r3, [r4, #0]
 800ad1e:	4621      	mov	r1, r4
 800ad20:	4630      	mov	r0, r6
 800ad22:	f7ff fd19 	bl	800a758 <_fflush_r>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	d145      	bne.n	800adb6 <__sfvwrite_r+0x27e>
 800ad2a:	1bed      	subs	r5, r5, r7
 800ad2c:	d03c      	beq.n	800ada8 <__sfvwrite_r+0x270>
 800ad2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad32:	44b9      	add	r9, r7
 800ad34:	ebc7 0a0a 	rsb	sl, r7, sl
 800ad38:	1bdf      	subs	r7, r3, r7
 800ad3a:	f8c8 7008 	str.w	r7, [r8, #8]
 800ad3e:	2f00      	cmp	r7, #0
 800ad40:	f43f af01 	beq.w	800ab46 <__sfvwrite_r+0xe>
 800ad44:	f1ba 0f00 	cmp.w	sl, #0
 800ad48:	d1d3      	bne.n	800acf2 <__sfvwrite_r+0x1ba>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	e89b 0600 	ldmia.w	fp, {r9, sl}
 800ad50:	9300      	str	r3, [sp, #0]
 800ad52:	f10b 0b08 	add.w	fp, fp, #8
 800ad56:	e7f5      	b.n	800ad44 <__sfvwrite_r+0x20c>
 800ad58:	4652      	mov	r2, sl
 800ad5a:	210a      	movs	r1, #10
 800ad5c:	4648      	mov	r0, r9
 800ad5e:	f7f5 fa5f 	bl	8000220 <memchr>
 800ad62:	b118      	cbz	r0, 800ad6c <__sfvwrite_r+0x234>
 800ad64:	3001      	adds	r0, #1
 800ad66:	ebc9 0500 	rsb	r5, r9, r0
 800ad6a:	e001      	b.n	800ad70 <__sfvwrite_r+0x238>
 800ad6c:	f10a 0501 	add.w	r5, sl, #1
 800ad70:	2301      	movs	r3, #1
 800ad72:	9300      	str	r3, [sp, #0]
 800ad74:	e7bf      	b.n	800acf6 <__sfvwrite_r+0x1be>
 800ad76:	4293      	cmp	r3, r2
 800ad78:	db08      	blt.n	800ad8c <__sfvwrite_r+0x254>
 800ad7a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800ad7c:	6a21      	ldr	r1, [r4, #32]
 800ad7e:	4613      	mov	r3, r2
 800ad80:	4630      	mov	r0, r6
 800ad82:	464a      	mov	r2, r9
 800ad84:	47b8      	blx	r7
 800ad86:	1e07      	subs	r7, r0, #0
 800ad88:	dccf      	bgt.n	800ad2a <__sfvwrite_r+0x1f2>
 800ad8a:	e014      	b.n	800adb6 <__sfvwrite_r+0x27e>
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	4649      	mov	r1, r9
 800ad90:	9301      	str	r3, [sp, #4]
 800ad92:	f000 fac1 	bl	800b318 <memmove>
 800ad96:	9b01      	ldr	r3, [sp, #4]
 800ad98:	68a2      	ldr	r2, [r4, #8]
 800ad9a:	1ad2      	subs	r2, r2, r3
 800ad9c:	60a2      	str	r2, [r4, #8]
 800ad9e:	6822      	ldr	r2, [r4, #0]
 800ada0:	441a      	add	r2, r3
 800ada2:	6022      	str	r2, [r4, #0]
 800ada4:	461f      	mov	r7, r3
 800ada6:	e7c0      	b.n	800ad2a <__sfvwrite_r+0x1f2>
 800ada8:	4621      	mov	r1, r4
 800adaa:	4630      	mov	r0, r6
 800adac:	f7ff fcd4 	bl	800a758 <_fflush_r>
 800adb0:	b908      	cbnz	r0, 800adb6 <__sfvwrite_r+0x27e>
 800adb2:	9500      	str	r5, [sp, #0]
 800adb4:	e7bb      	b.n	800ad2e <__sfvwrite_r+0x1f6>
 800adb6:	89a3      	ldrh	r3, [r4, #12]
 800adb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adbc:	81a3      	strh	r3, [r4, #12]
 800adbe:	f04f 30ff 	mov.w	r0, #4294967295
 800adc2:	b003      	add	sp, #12
 800adc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc8:	7ffffc00 	.word	0x7ffffc00

0800adcc <_fwalk_reent>:
 800adcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800add0:	4680      	mov	r8, r0
 800add2:	4689      	mov	r9, r1
 800add4:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800add8:	2600      	movs	r6, #0
 800adda:	b194      	cbz	r4, 800ae02 <_fwalk_reent+0x36>
 800addc:	68a5      	ldr	r5, [r4, #8]
 800adde:	6867      	ldr	r7, [r4, #4]
 800ade0:	3f01      	subs	r7, #1
 800ade2:	d40c      	bmi.n	800adfe <_fwalk_reent+0x32>
 800ade4:	89ab      	ldrh	r3, [r5, #12]
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d907      	bls.n	800adfa <_fwalk_reent+0x2e>
 800adea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800adee:	3301      	adds	r3, #1
 800adf0:	d003      	beq.n	800adfa <_fwalk_reent+0x2e>
 800adf2:	4629      	mov	r1, r5
 800adf4:	4640      	mov	r0, r8
 800adf6:	47c8      	blx	r9
 800adf8:	4306      	orrs	r6, r0
 800adfa:	3568      	adds	r5, #104	; 0x68
 800adfc:	e7f0      	b.n	800ade0 <_fwalk_reent+0x14>
 800adfe:	6824      	ldr	r4, [r4, #0]
 800ae00:	e7eb      	b.n	800adda <_fwalk_reent+0xe>
 800ae02:	4630      	mov	r0, r6
 800ae04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800ae08 <__swhatbuf_r>:
 800ae08:	b570      	push	{r4, r5, r6, lr}
 800ae0a:	460e      	mov	r6, r1
 800ae0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae10:	2900      	cmp	r1, #0
 800ae12:	b090      	sub	sp, #64	; 0x40
 800ae14:	4614      	mov	r4, r2
 800ae16:	461d      	mov	r5, r3
 800ae18:	da0a      	bge.n	800ae30 <__swhatbuf_r+0x28>
 800ae1a:	89b3      	ldrh	r3, [r6, #12]
 800ae1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae20:	2200      	movs	r2, #0
 800ae22:	b298      	uxth	r0, r3
 800ae24:	602a      	str	r2, [r5, #0]
 800ae26:	b1b0      	cbz	r0, 800ae56 <__swhatbuf_r+0x4e>
 800ae28:	2340      	movs	r3, #64	; 0x40
 800ae2a:	6023      	str	r3, [r4, #0]
 800ae2c:	4610      	mov	r0, r2
 800ae2e:	e015      	b.n	800ae5c <__swhatbuf_r+0x54>
 800ae30:	aa01      	add	r2, sp, #4
 800ae32:	f000 fcff 	bl	800b834 <_fstat_r>
 800ae36:	2800      	cmp	r0, #0
 800ae38:	dbef      	blt.n	800ae1a <__swhatbuf_r+0x12>
 800ae3a:	9a02      	ldr	r2, [sp, #8]
 800ae3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ae40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ae44:	425a      	negs	r2, r3
 800ae46:	415a      	adcs	r2, r3
 800ae48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae4c:	602a      	str	r2, [r5, #0]
 800ae4e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ae52:	6023      	str	r3, [r4, #0]
 800ae54:	e002      	b.n	800ae5c <__swhatbuf_r+0x54>
 800ae56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae5a:	6023      	str	r3, [r4, #0]
 800ae5c:	b010      	add	sp, #64	; 0x40
 800ae5e:	bd70      	pop	{r4, r5, r6, pc}

0800ae60 <__smakebuf_r>:
 800ae60:	898b      	ldrh	r3, [r1, #12]
 800ae62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae64:	079e      	lsls	r6, r3, #30
 800ae66:	4605      	mov	r5, r0
 800ae68:	460c      	mov	r4, r1
 800ae6a:	d410      	bmi.n	800ae8e <__smakebuf_r+0x2e>
 800ae6c:	ab01      	add	r3, sp, #4
 800ae6e:	466a      	mov	r2, sp
 800ae70:	f7ff ffca 	bl	800ae08 <__swhatbuf_r>
 800ae74:	9900      	ldr	r1, [sp, #0]
 800ae76:	4606      	mov	r6, r0
 800ae78:	4628      	mov	r0, r5
 800ae7a:	f000 f82d 	bl	800aed8 <_malloc_r>
 800ae7e:	b968      	cbnz	r0, 800ae9c <__smakebuf_r+0x3c>
 800ae80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae84:	059a      	lsls	r2, r3, #22
 800ae86:	d422      	bmi.n	800aece <__smakebuf_r+0x6e>
 800ae88:	f043 0302 	orr.w	r3, r3, #2
 800ae8c:	81a3      	strh	r3, [r4, #12]
 800ae8e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae92:	6023      	str	r3, [r4, #0]
 800ae94:	6123      	str	r3, [r4, #16]
 800ae96:	2301      	movs	r3, #1
 800ae98:	6163      	str	r3, [r4, #20]
 800ae9a:	e018      	b.n	800aece <__smakebuf_r+0x6e>
 800ae9c:	4b0d      	ldr	r3, [pc, #52]	; (800aed4 <__smakebuf_r+0x74>)
 800ae9e:	62ab      	str	r3, [r5, #40]	; 0x28
 800aea0:	89a3      	ldrh	r3, [r4, #12]
 800aea2:	6020      	str	r0, [r4, #0]
 800aea4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aea8:	81a3      	strh	r3, [r4, #12]
 800aeaa:	9b00      	ldr	r3, [sp, #0]
 800aeac:	6163      	str	r3, [r4, #20]
 800aeae:	9b01      	ldr	r3, [sp, #4]
 800aeb0:	6120      	str	r0, [r4, #16]
 800aeb2:	b14b      	cbz	r3, 800aec8 <__smakebuf_r+0x68>
 800aeb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aeb8:	4628      	mov	r0, r5
 800aeba:	f000 fccd 	bl	800b858 <_isatty_r>
 800aebe:	b118      	cbz	r0, 800aec8 <__smakebuf_r+0x68>
 800aec0:	89a3      	ldrh	r3, [r4, #12]
 800aec2:	f043 0301 	orr.w	r3, r3, #1
 800aec6:	81a3      	strh	r3, [r4, #12]
 800aec8:	89a0      	ldrh	r0, [r4, #12]
 800aeca:	4330      	orrs	r0, r6
 800aecc:	81a0      	strh	r0, [r4, #12]
 800aece:	b002      	add	sp, #8
 800aed0:	bd70      	pop	{r4, r5, r6, pc}
 800aed2:	bf00      	nop
 800aed4:	0800a7ad 	.word	0x0800a7ad

0800aed8 <_malloc_r>:
 800aed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aedc:	f101 040b 	add.w	r4, r1, #11
 800aee0:	2c16      	cmp	r4, #22
 800aee2:	b085      	sub	sp, #20
 800aee4:	4681      	mov	r9, r0
 800aee6:	d903      	bls.n	800aef0 <_malloc_r+0x18>
 800aee8:	f034 0407 	bics.w	r4, r4, #7
 800aeec:	d501      	bpl.n	800aef2 <_malloc_r+0x1a>
 800aeee:	e002      	b.n	800aef6 <_malloc_r+0x1e>
 800aef0:	2410      	movs	r4, #16
 800aef2:	428c      	cmp	r4, r1
 800aef4:	d203      	bcs.n	800aefe <_malloc_r+0x26>
 800aef6:	230c      	movs	r3, #12
 800aef8:	f8c9 3000 	str.w	r3, [r9]
 800aefc:	e1ea      	b.n	800b2d4 <_malloc_r+0x3fc>
 800aefe:	4648      	mov	r0, r9
 800af00:	f000 fa25 	bl	800b34e <__malloc_lock>
 800af04:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800af08:	4d9e      	ldr	r5, [pc, #632]	; (800b184 <_malloc_r+0x2ac>)
 800af0a:	d217      	bcs.n	800af3c <_malloc_r+0x64>
 800af0c:	f104 0208 	add.w	r2, r4, #8
 800af10:	442a      	add	r2, r5
 800af12:	f1a2 0108 	sub.w	r1, r2, #8
 800af16:	6856      	ldr	r6, [r2, #4]
 800af18:	428e      	cmp	r6, r1
 800af1a:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800af1e:	d102      	bne.n	800af26 <_malloc_r+0x4e>
 800af20:	68d6      	ldr	r6, [r2, #12]
 800af22:	42b2      	cmp	r2, r6
 800af24:	d008      	beq.n	800af38 <_malloc_r+0x60>
 800af26:	6873      	ldr	r3, [r6, #4]
 800af28:	68f2      	ldr	r2, [r6, #12]
 800af2a:	68b1      	ldr	r1, [r6, #8]
 800af2c:	f023 0303 	bic.w	r3, r3, #3
 800af30:	60ca      	str	r2, [r1, #12]
 800af32:	4433      	add	r3, r6
 800af34:	6091      	str	r1, [r2, #8]
 800af36:	e02f      	b.n	800af98 <_malloc_r+0xc0>
 800af38:	3302      	adds	r3, #2
 800af3a:	e03d      	b.n	800afb8 <_malloc_r+0xe0>
 800af3c:	0a63      	lsrs	r3, r4, #9
 800af3e:	d01a      	beq.n	800af76 <_malloc_r+0x9e>
 800af40:	2b04      	cmp	r3, #4
 800af42:	d802      	bhi.n	800af4a <_malloc_r+0x72>
 800af44:	09a3      	lsrs	r3, r4, #6
 800af46:	3338      	adds	r3, #56	; 0x38
 800af48:	e018      	b.n	800af7c <_malloc_r+0xa4>
 800af4a:	2b14      	cmp	r3, #20
 800af4c:	d801      	bhi.n	800af52 <_malloc_r+0x7a>
 800af4e:	335b      	adds	r3, #91	; 0x5b
 800af50:	e014      	b.n	800af7c <_malloc_r+0xa4>
 800af52:	2b54      	cmp	r3, #84	; 0x54
 800af54:	d802      	bhi.n	800af5c <_malloc_r+0x84>
 800af56:	0b23      	lsrs	r3, r4, #12
 800af58:	336e      	adds	r3, #110	; 0x6e
 800af5a:	e00f      	b.n	800af7c <_malloc_r+0xa4>
 800af5c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800af60:	d802      	bhi.n	800af68 <_malloc_r+0x90>
 800af62:	0be3      	lsrs	r3, r4, #15
 800af64:	3377      	adds	r3, #119	; 0x77
 800af66:	e009      	b.n	800af7c <_malloc_r+0xa4>
 800af68:	f240 5254 	movw	r2, #1364	; 0x554
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d804      	bhi.n	800af7a <_malloc_r+0xa2>
 800af70:	0ca3      	lsrs	r3, r4, #18
 800af72:	337c      	adds	r3, #124	; 0x7c
 800af74:	e002      	b.n	800af7c <_malloc_r+0xa4>
 800af76:	233f      	movs	r3, #63	; 0x3f
 800af78:	e000      	b.n	800af7c <_malloc_r+0xa4>
 800af7a:	237e      	movs	r3, #126	; 0x7e
 800af7c:	1c5a      	adds	r2, r3, #1
 800af7e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800af82:	f1a2 0008 	sub.w	r0, r2, #8
 800af86:	6856      	ldr	r6, [r2, #4]
 800af88:	e00c      	b.n	800afa4 <_malloc_r+0xcc>
 800af8a:	2900      	cmp	r1, #0
 800af8c:	68f1      	ldr	r1, [r6, #12]
 800af8e:	db08      	blt.n	800afa2 <_malloc_r+0xca>
 800af90:	68b3      	ldr	r3, [r6, #8]
 800af92:	60d9      	str	r1, [r3, #12]
 800af94:	608b      	str	r3, [r1, #8]
 800af96:	18b3      	adds	r3, r6, r2
 800af98:	685a      	ldr	r2, [r3, #4]
 800af9a:	f042 0201 	orr.w	r2, r2, #1
 800af9e:	605a      	str	r2, [r3, #4]
 800afa0:	e1a3      	b.n	800b2ea <_malloc_r+0x412>
 800afa2:	460e      	mov	r6, r1
 800afa4:	4286      	cmp	r6, r0
 800afa6:	d006      	beq.n	800afb6 <_malloc_r+0xde>
 800afa8:	6872      	ldr	r2, [r6, #4]
 800afaa:	f022 0203 	bic.w	r2, r2, #3
 800afae:	1b11      	subs	r1, r2, r4
 800afb0:	290f      	cmp	r1, #15
 800afb2:	ddea      	ble.n	800af8a <_malloc_r+0xb2>
 800afb4:	3b01      	subs	r3, #1
 800afb6:	3301      	adds	r3, #1
 800afb8:	4a72      	ldr	r2, [pc, #456]	; (800b184 <_malloc_r+0x2ac>)
 800afba:	692e      	ldr	r6, [r5, #16]
 800afbc:	f102 0708 	add.w	r7, r2, #8
 800afc0:	42be      	cmp	r6, r7
 800afc2:	4639      	mov	r1, r7
 800afc4:	d079      	beq.n	800b0ba <_malloc_r+0x1e2>
 800afc6:	6870      	ldr	r0, [r6, #4]
 800afc8:	f020 0003 	bic.w	r0, r0, #3
 800afcc:	ebc4 0e00 	rsb	lr, r4, r0
 800afd0:	f1be 0f0f 	cmp.w	lr, #15
 800afd4:	dd0d      	ble.n	800aff2 <_malloc_r+0x11a>
 800afd6:	1933      	adds	r3, r6, r4
 800afd8:	f044 0401 	orr.w	r4, r4, #1
 800afdc:	6074      	str	r4, [r6, #4]
 800afde:	6153      	str	r3, [r2, #20]
 800afe0:	6113      	str	r3, [r2, #16]
 800afe2:	f04e 0201 	orr.w	r2, lr, #1
 800afe6:	60df      	str	r7, [r3, #12]
 800afe8:	609f      	str	r7, [r3, #8]
 800afea:	605a      	str	r2, [r3, #4]
 800afec:	f843 e00e 	str.w	lr, [r3, lr]
 800aff0:	e17b      	b.n	800b2ea <_malloc_r+0x412>
 800aff2:	f1be 0f00 	cmp.w	lr, #0
 800aff6:	6157      	str	r7, [r2, #20]
 800aff8:	6117      	str	r7, [r2, #16]
 800affa:	db05      	blt.n	800b008 <_malloc_r+0x130>
 800affc:	4430      	add	r0, r6
 800affe:	6843      	ldr	r3, [r0, #4]
 800b000:	f043 0301 	orr.w	r3, r3, #1
 800b004:	6043      	str	r3, [r0, #4]
 800b006:	e170      	b.n	800b2ea <_malloc_r+0x412>
 800b008:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b00c:	d215      	bcs.n	800b03a <_malloc_r+0x162>
 800b00e:	08c0      	lsrs	r0, r0, #3
 800b010:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 800b014:	2701      	movs	r7, #1
 800b016:	fa07 fe0e 	lsl.w	lr, r7, lr
 800b01a:	6857      	ldr	r7, [r2, #4]
 800b01c:	3001      	adds	r0, #1
 800b01e:	ea4e 0707 	orr.w	r7, lr, r7
 800b022:	6057      	str	r7, [r2, #4]
 800b024:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 800b028:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 800b02c:	f8c6 e008 	str.w	lr, [r6, #8]
 800b030:	3f08      	subs	r7, #8
 800b032:	60f7      	str	r7, [r6, #12]
 800b034:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 800b038:	e03d      	b.n	800b0b6 <_malloc_r+0x1de>
 800b03a:	0a42      	lsrs	r2, r0, #9
 800b03c:	2a04      	cmp	r2, #4
 800b03e:	d802      	bhi.n	800b046 <_malloc_r+0x16e>
 800b040:	0982      	lsrs	r2, r0, #6
 800b042:	3238      	adds	r2, #56	; 0x38
 800b044:	e015      	b.n	800b072 <_malloc_r+0x19a>
 800b046:	2a14      	cmp	r2, #20
 800b048:	d801      	bhi.n	800b04e <_malloc_r+0x176>
 800b04a:	325b      	adds	r2, #91	; 0x5b
 800b04c:	e011      	b.n	800b072 <_malloc_r+0x19a>
 800b04e:	2a54      	cmp	r2, #84	; 0x54
 800b050:	d802      	bhi.n	800b058 <_malloc_r+0x180>
 800b052:	0b02      	lsrs	r2, r0, #12
 800b054:	326e      	adds	r2, #110	; 0x6e
 800b056:	e00c      	b.n	800b072 <_malloc_r+0x19a>
 800b058:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b05c:	d802      	bhi.n	800b064 <_malloc_r+0x18c>
 800b05e:	0bc2      	lsrs	r2, r0, #15
 800b060:	3277      	adds	r2, #119	; 0x77
 800b062:	e006      	b.n	800b072 <_malloc_r+0x19a>
 800b064:	f240 5754 	movw	r7, #1364	; 0x554
 800b068:	42ba      	cmp	r2, r7
 800b06a:	bf9a      	itte	ls
 800b06c:	0c82      	lsrls	r2, r0, #18
 800b06e:	327c      	addls	r2, #124	; 0x7c
 800b070:	227e      	movhi	r2, #126	; 0x7e
 800b072:	1c57      	adds	r7, r2, #1
 800b074:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800b078:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800b07c:	f8df c104 	ldr.w	ip, [pc, #260]	; 800b184 <_malloc_r+0x2ac>
 800b080:	45be      	cmp	lr, r7
 800b082:	d10d      	bne.n	800b0a0 <_malloc_r+0x1c8>
 800b084:	2001      	movs	r0, #1
 800b086:	1092      	asrs	r2, r2, #2
 800b088:	fa00 f202 	lsl.w	r2, r0, r2
 800b08c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800b090:	4310      	orrs	r0, r2
 800b092:	f8cc 0004 	str.w	r0, [ip, #4]
 800b096:	4672      	mov	r2, lr
 800b098:	e009      	b.n	800b0ae <_malloc_r+0x1d6>
 800b09a:	68bf      	ldr	r7, [r7, #8]
 800b09c:	45be      	cmp	lr, r7
 800b09e:	d004      	beq.n	800b0aa <_malloc_r+0x1d2>
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	f022 0203 	bic.w	r2, r2, #3
 800b0a6:	4290      	cmp	r0, r2
 800b0a8:	d3f7      	bcc.n	800b09a <_malloc_r+0x1c2>
 800b0aa:	68fa      	ldr	r2, [r7, #12]
 800b0ac:	46be      	mov	lr, r7
 800b0ae:	60f2      	str	r2, [r6, #12]
 800b0b0:	f8c6 e008 	str.w	lr, [r6, #8]
 800b0b4:	6096      	str	r6, [r2, #8]
 800b0b6:	f8ce 600c 	str.w	r6, [lr, #12]
 800b0ba:	2001      	movs	r0, #1
 800b0bc:	109a      	asrs	r2, r3, #2
 800b0be:	fa00 f202 	lsl.w	r2, r0, r2
 800b0c2:	6868      	ldr	r0, [r5, #4]
 800b0c4:	4282      	cmp	r2, r0
 800b0c6:	d85f      	bhi.n	800b188 <_malloc_r+0x2b0>
 800b0c8:	4202      	tst	r2, r0
 800b0ca:	d106      	bne.n	800b0da <_malloc_r+0x202>
 800b0cc:	f023 0303 	bic.w	r3, r3, #3
 800b0d0:	0052      	lsls	r2, r2, #1
 800b0d2:	4202      	tst	r2, r0
 800b0d4:	f103 0304 	add.w	r3, r3, #4
 800b0d8:	d0fa      	beq.n	800b0d0 <_malloc_r+0x1f8>
 800b0da:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 800b0de:	46c2      	mov	sl, r8
 800b0e0:	469c      	mov	ip, r3
 800b0e2:	f8da 600c 	ldr.w	r6, [sl, #12]
 800b0e6:	4556      	cmp	r6, sl
 800b0e8:	d02c      	beq.n	800b144 <_malloc_r+0x26c>
 800b0ea:	6870      	ldr	r0, [r6, #4]
 800b0ec:	68f7      	ldr	r7, [r6, #12]
 800b0ee:	f020 0003 	bic.w	r0, r0, #3
 800b0f2:	ebc4 0e00 	rsb	lr, r4, r0
 800b0f6:	f1be 0f0f 	cmp.w	lr, #15
 800b0fa:	dd11      	ble.n	800b120 <_malloc_r+0x248>
 800b0fc:	1933      	adds	r3, r6, r4
 800b0fe:	f044 0401 	orr.w	r4, r4, #1
 800b102:	6074      	str	r4, [r6, #4]
 800b104:	f856 2f08 	ldr.w	r2, [r6, #8]!
 800b108:	60d7      	str	r7, [r2, #12]
 800b10a:	60ba      	str	r2, [r7, #8]
 800b10c:	f04e 0201 	orr.w	r2, lr, #1
 800b110:	616b      	str	r3, [r5, #20]
 800b112:	612b      	str	r3, [r5, #16]
 800b114:	60d9      	str	r1, [r3, #12]
 800b116:	6099      	str	r1, [r3, #8]
 800b118:	605a      	str	r2, [r3, #4]
 800b11a:	f843 e00e 	str.w	lr, [r3, lr]
 800b11e:	e00b      	b.n	800b138 <_malloc_r+0x260>
 800b120:	f1be 0f00 	cmp.w	lr, #0
 800b124:	db0c      	blt.n	800b140 <_malloc_r+0x268>
 800b126:	1833      	adds	r3, r6, r0
 800b128:	685a      	ldr	r2, [r3, #4]
 800b12a:	f042 0201 	orr.w	r2, r2, #1
 800b12e:	605a      	str	r2, [r3, #4]
 800b130:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800b134:	60df      	str	r7, [r3, #12]
 800b136:	60bb      	str	r3, [r7, #8]
 800b138:	4648      	mov	r0, r9
 800b13a:	f000 f909 	bl	800b350 <__malloc_unlock>
 800b13e:	e0d8      	b.n	800b2f2 <_malloc_r+0x41a>
 800b140:	463e      	mov	r6, r7
 800b142:	e7d0      	b.n	800b0e6 <_malloc_r+0x20e>
 800b144:	f10c 0c01 	add.w	ip, ip, #1
 800b148:	f01c 0f03 	tst.w	ip, #3
 800b14c:	f10a 0a08 	add.w	sl, sl, #8
 800b150:	d1c7      	bne.n	800b0e2 <_malloc_r+0x20a>
 800b152:	0798      	lsls	r0, r3, #30
 800b154:	d104      	bne.n	800b160 <_malloc_r+0x288>
 800b156:	686b      	ldr	r3, [r5, #4]
 800b158:	ea23 0302 	bic.w	r3, r3, r2
 800b15c:	606b      	str	r3, [r5, #4]
 800b15e:	e005      	b.n	800b16c <_malloc_r+0x294>
 800b160:	f858 0908 	ldr.w	r0, [r8], #-8
 800b164:	4580      	cmp	r8, r0
 800b166:	f103 33ff 	add.w	r3, r3, #4294967295
 800b16a:	d0f2      	beq.n	800b152 <_malloc_r+0x27a>
 800b16c:	6868      	ldr	r0, [r5, #4]
 800b16e:	0052      	lsls	r2, r2, #1
 800b170:	4282      	cmp	r2, r0
 800b172:	d809      	bhi.n	800b188 <_malloc_r+0x2b0>
 800b174:	b142      	cbz	r2, 800b188 <_malloc_r+0x2b0>
 800b176:	4663      	mov	r3, ip
 800b178:	4202      	tst	r2, r0
 800b17a:	d1ae      	bne.n	800b0da <_malloc_r+0x202>
 800b17c:	3304      	adds	r3, #4
 800b17e:	0052      	lsls	r2, r2, #1
 800b180:	e7fa      	b.n	800b178 <_malloc_r+0x2a0>
 800b182:	bf00      	nop
 800b184:	20010118 	.word	0x20010118
 800b188:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800b18c:	f8db 6004 	ldr.w	r6, [fp, #4]
 800b190:	f026 0603 	bic.w	r6, r6, #3
 800b194:	42b4      	cmp	r4, r6
 800b196:	d803      	bhi.n	800b1a0 <_malloc_r+0x2c8>
 800b198:	1b33      	subs	r3, r6, r4
 800b19a:	2b0f      	cmp	r3, #15
 800b19c:	f300 809c 	bgt.w	800b2d8 <_malloc_r+0x400>
 800b1a0:	4a56      	ldr	r2, [pc, #344]	; (800b2fc <_malloc_r+0x424>)
 800b1a2:	4957      	ldr	r1, [pc, #348]	; (800b300 <_malloc_r+0x428>)
 800b1a4:	6812      	ldr	r2, [r2, #0]
 800b1a6:	6808      	ldr	r0, [r1, #0]
 800b1a8:	9101      	str	r1, [sp, #4]
 800b1aa:	f102 0810 	add.w	r8, r2, #16
 800b1ae:	4a55      	ldr	r2, [pc, #340]	; (800b304 <_malloc_r+0x42c>)
 800b1b0:	9203      	str	r2, [sp, #12]
 800b1b2:	3001      	adds	r0, #1
 800b1b4:	bf18      	it	ne
 800b1b6:	f102 31ff 	addne.w	r1, r2, #4294967295
 800b1ba:	44a0      	add	r8, r4
 800b1bc:	bf1e      	ittt	ne
 800b1be:	4488      	addne	r8, r1
 800b1c0:	4251      	negne	r1, r2
 800b1c2:	ea01 0808 	andne.w	r8, r1, r8
 800b1c6:	eb0b 0306 	add.w	r3, fp, r6
 800b1ca:	4641      	mov	r1, r8
 800b1cc:	4648      	mov	r0, r9
 800b1ce:	9302      	str	r3, [sp, #8]
 800b1d0:	f000 fa68 	bl	800b6a4 <_sbrk_r>
 800b1d4:	1c42      	adds	r2, r0, #1
 800b1d6:	4607      	mov	r7, r0
 800b1d8:	d06f      	beq.n	800b2ba <_malloc_r+0x3e2>
 800b1da:	9b02      	ldr	r3, [sp, #8]
 800b1dc:	9a03      	ldr	r2, [sp, #12]
 800b1de:	4283      	cmp	r3, r0
 800b1e0:	d901      	bls.n	800b1e6 <_malloc_r+0x30e>
 800b1e2:	45ab      	cmp	fp, r5
 800b1e4:	d169      	bne.n	800b2ba <_malloc_r+0x3e2>
 800b1e6:	f8df a128 	ldr.w	sl, [pc, #296]	; 800b310 <_malloc_r+0x438>
 800b1ea:	f8df c128 	ldr.w	ip, [pc, #296]	; 800b314 <_malloc_r+0x43c>
 800b1ee:	f8da 0000 	ldr.w	r0, [sl]
 800b1f2:	42bb      	cmp	r3, r7
 800b1f4:	4440      	add	r0, r8
 800b1f6:	f8ca 0000 	str.w	r0, [sl]
 800b1fa:	d108      	bne.n	800b20e <_malloc_r+0x336>
 800b1fc:	ea13 0f0c 	tst.w	r3, ip
 800b200:	d105      	bne.n	800b20e <_malloc_r+0x336>
 800b202:	68ab      	ldr	r3, [r5, #8]
 800b204:	4446      	add	r6, r8
 800b206:	f046 0601 	orr.w	r6, r6, #1
 800b20a:	605e      	str	r6, [r3, #4]
 800b20c:	e049      	b.n	800b2a2 <_malloc_r+0x3ca>
 800b20e:	9901      	ldr	r1, [sp, #4]
 800b210:	f8d1 e000 	ldr.w	lr, [r1]
 800b214:	f1be 3fff 	cmp.w	lr, #4294967295
 800b218:	bf15      	itete	ne
 800b21a:	1afb      	subne	r3, r7, r3
 800b21c:	4b38      	ldreq	r3, [pc, #224]	; (800b300 <_malloc_r+0x428>)
 800b21e:	181b      	addne	r3, r3, r0
 800b220:	601f      	streq	r7, [r3, #0]
 800b222:	bf18      	it	ne
 800b224:	f8ca 3000 	strne.w	r3, [sl]
 800b228:	f017 0307 	ands.w	r3, r7, #7
 800b22c:	bf1c      	itt	ne
 800b22e:	f1c3 0308 	rsbne	r3, r3, #8
 800b232:	18ff      	addne	r7, r7, r3
 800b234:	44b8      	add	r8, r7
 800b236:	441a      	add	r2, r3
 800b238:	ea08 080c 	and.w	r8, r8, ip
 800b23c:	ebc8 0802 	rsb	r8, r8, r2
 800b240:	4641      	mov	r1, r8
 800b242:	4648      	mov	r0, r9
 800b244:	f000 fa2e 	bl	800b6a4 <_sbrk_r>
 800b248:	1c43      	adds	r3, r0, #1
 800b24a:	bf04      	itt	eq
 800b24c:	4638      	moveq	r0, r7
 800b24e:	f04f 0800 	moveq.w	r8, #0
 800b252:	f8da 3000 	ldr.w	r3, [sl]
 800b256:	60af      	str	r7, [r5, #8]
 800b258:	1bc2      	subs	r2, r0, r7
 800b25a:	4442      	add	r2, r8
 800b25c:	4443      	add	r3, r8
 800b25e:	f042 0201 	orr.w	r2, r2, #1
 800b262:	45ab      	cmp	fp, r5
 800b264:	f8ca 3000 	str.w	r3, [sl]
 800b268:	607a      	str	r2, [r7, #4]
 800b26a:	d01a      	beq.n	800b2a2 <_malloc_r+0x3ca>
 800b26c:	2e0f      	cmp	r6, #15
 800b26e:	d802      	bhi.n	800b276 <_malloc_r+0x39e>
 800b270:	2301      	movs	r3, #1
 800b272:	607b      	str	r3, [r7, #4]
 800b274:	e021      	b.n	800b2ba <_malloc_r+0x3e2>
 800b276:	f8db 3004 	ldr.w	r3, [fp, #4]
 800b27a:	3e0c      	subs	r6, #12
 800b27c:	f026 0607 	bic.w	r6, r6, #7
 800b280:	f003 0301 	and.w	r3, r3, #1
 800b284:	4333      	orrs	r3, r6
 800b286:	f8cb 3004 	str.w	r3, [fp, #4]
 800b28a:	eb0b 0306 	add.w	r3, fp, r6
 800b28e:	2205      	movs	r2, #5
 800b290:	2e0f      	cmp	r6, #15
 800b292:	605a      	str	r2, [r3, #4]
 800b294:	609a      	str	r2, [r3, #8]
 800b296:	d904      	bls.n	800b2a2 <_malloc_r+0x3ca>
 800b298:	f10b 0108 	add.w	r1, fp, #8
 800b29c:	4648      	mov	r0, r9
 800b29e:	f7ff fb8d 	bl	800a9bc <_free_r>
 800b2a2:	4a19      	ldr	r2, [pc, #100]	; (800b308 <_malloc_r+0x430>)
 800b2a4:	f8da 3000 	ldr.w	r3, [sl]
 800b2a8:	6811      	ldr	r1, [r2, #0]
 800b2aa:	428b      	cmp	r3, r1
 800b2ac:	bf88      	it	hi
 800b2ae:	6013      	strhi	r3, [r2, #0]
 800b2b0:	4a16      	ldr	r2, [pc, #88]	; (800b30c <_malloc_r+0x434>)
 800b2b2:	6811      	ldr	r1, [r2, #0]
 800b2b4:	428b      	cmp	r3, r1
 800b2b6:	bf88      	it	hi
 800b2b8:	6013      	strhi	r3, [r2, #0]
 800b2ba:	68ab      	ldr	r3, [r5, #8]
 800b2bc:	685a      	ldr	r2, [r3, #4]
 800b2be:	f022 0203 	bic.w	r2, r2, #3
 800b2c2:	4294      	cmp	r4, r2
 800b2c4:	eba2 0304 	sub.w	r3, r2, r4
 800b2c8:	d801      	bhi.n	800b2ce <_malloc_r+0x3f6>
 800b2ca:	2b0f      	cmp	r3, #15
 800b2cc:	dc04      	bgt.n	800b2d8 <_malloc_r+0x400>
 800b2ce:	4648      	mov	r0, r9
 800b2d0:	f000 f83e 	bl	800b350 <__malloc_unlock>
 800b2d4:	2600      	movs	r6, #0
 800b2d6:	e00c      	b.n	800b2f2 <_malloc_r+0x41a>
 800b2d8:	68ae      	ldr	r6, [r5, #8]
 800b2da:	f044 0201 	orr.w	r2, r4, #1
 800b2de:	4434      	add	r4, r6
 800b2e0:	f043 0301 	orr.w	r3, r3, #1
 800b2e4:	6072      	str	r2, [r6, #4]
 800b2e6:	60ac      	str	r4, [r5, #8]
 800b2e8:	6063      	str	r3, [r4, #4]
 800b2ea:	4648      	mov	r0, r9
 800b2ec:	f000 f830 	bl	800b350 <__malloc_unlock>
 800b2f0:	3608      	adds	r6, #8
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	b005      	add	sp, #20
 800b2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2fa:	bf00      	nop
 800b2fc:	200145e4 	.word	0x200145e4
 800b300:	20010524 	.word	0x20010524
 800b304:	00000080 	.word	0x00000080
 800b308:	200145e0 	.word	0x200145e0
 800b30c:	200145dc 	.word	0x200145dc
 800b310:	200145e8 	.word	0x200145e8
 800b314:	0000007f 	.word	0x0000007f

0800b318 <memmove>:
 800b318:	4288      	cmp	r0, r1
 800b31a:	b510      	push	{r4, lr}
 800b31c:	eb01 0302 	add.w	r3, r1, r2
 800b320:	d801      	bhi.n	800b326 <memmove+0xe>
 800b322:	1e42      	subs	r2, r0, #1
 800b324:	e00b      	b.n	800b33e <memmove+0x26>
 800b326:	4298      	cmp	r0, r3
 800b328:	d2fb      	bcs.n	800b322 <memmove+0xa>
 800b32a:	1881      	adds	r1, r0, r2
 800b32c:	1ad2      	subs	r2, r2, r3
 800b32e:	42d3      	cmn	r3, r2
 800b330:	d004      	beq.n	800b33c <memmove+0x24>
 800b332:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b336:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b33a:	e7f8      	b.n	800b32e <memmove+0x16>
 800b33c:	bd10      	pop	{r4, pc}
 800b33e:	4299      	cmp	r1, r3
 800b340:	d004      	beq.n	800b34c <memmove+0x34>
 800b342:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b346:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b34a:	e7f8      	b.n	800b33e <memmove+0x26>
 800b34c:	bd10      	pop	{r4, pc}

0800b34e <__malloc_lock>:
 800b34e:	4770      	bx	lr

0800b350 <__malloc_unlock>:
 800b350:	4770      	bx	lr
	...

0800b354 <_realloc_r>:
 800b354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b358:	4681      	mov	r9, r0
 800b35a:	460c      	mov	r4, r1
 800b35c:	b929      	cbnz	r1, 800b36a <_realloc_r+0x16>
 800b35e:	4611      	mov	r1, r2
 800b360:	b003      	add	sp, #12
 800b362:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b366:	f7ff bdb7 	b.w	800aed8 <_malloc_r>
 800b36a:	9201      	str	r2, [sp, #4]
 800b36c:	f7ff ffef 	bl	800b34e <__malloc_lock>
 800b370:	9a01      	ldr	r2, [sp, #4]
 800b372:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800b376:	f102 080b 	add.w	r8, r2, #11
 800b37a:	f1b8 0f16 	cmp.w	r8, #22
 800b37e:	f1a4 0b08 	sub.w	fp, r4, #8
 800b382:	f02e 0503 	bic.w	r5, lr, #3
 800b386:	d903      	bls.n	800b390 <_realloc_r+0x3c>
 800b388:	f038 0807 	bics.w	r8, r8, #7
 800b38c:	d502      	bpl.n	800b394 <_realloc_r+0x40>
 800b38e:	e003      	b.n	800b398 <_realloc_r+0x44>
 800b390:	f04f 0810 	mov.w	r8, #16
 800b394:	4590      	cmp	r8, r2
 800b396:	d204      	bcs.n	800b3a2 <_realloc_r+0x4e>
 800b398:	230c      	movs	r3, #12
 800b39a:	f8c9 3000 	str.w	r3, [r9]
 800b39e:	2000      	movs	r0, #0
 800b3a0:	e17d      	b.n	800b69e <_realloc_r+0x34a>
 800b3a2:	45a8      	cmp	r8, r5
 800b3a4:	f340 8150 	ble.w	800b648 <_realloc_r+0x2f4>
 800b3a8:	4ba6      	ldr	r3, [pc, #664]	; (800b644 <_realloc_r+0x2f0>)
 800b3aa:	6898      	ldr	r0, [r3, #8]
 800b3ac:	eb0b 0105 	add.w	r1, fp, r5
 800b3b0:	4281      	cmp	r1, r0
 800b3b2:	684f      	ldr	r7, [r1, #4]
 800b3b4:	d005      	beq.n	800b3c2 <_realloc_r+0x6e>
 800b3b6:	f027 0601 	bic.w	r6, r7, #1
 800b3ba:	440e      	add	r6, r1
 800b3bc:	6876      	ldr	r6, [r6, #4]
 800b3be:	07f6      	lsls	r6, r6, #31
 800b3c0:	d426      	bmi.n	800b410 <_realloc_r+0xbc>
 800b3c2:	f027 0a03 	bic.w	sl, r7, #3
 800b3c6:	4281      	cmp	r1, r0
 800b3c8:	eb05 070a 	add.w	r7, r5, sl
 800b3cc:	d118      	bne.n	800b400 <_realloc_r+0xac>
 800b3ce:	f108 0610 	add.w	r6, r8, #16
 800b3d2:	42b7      	cmp	r7, r6
 800b3d4:	db1f      	blt.n	800b416 <_realloc_r+0xc2>
 800b3d6:	eb0b 0008 	add.w	r0, fp, r8
 800b3da:	ebc8 0707 	rsb	r7, r8, r7
 800b3de:	f047 0701 	orr.w	r7, r7, #1
 800b3e2:	6098      	str	r0, [r3, #8]
 800b3e4:	6047      	str	r7, [r0, #4]
 800b3e6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b3ea:	f003 0301 	and.w	r3, r3, #1
 800b3ee:	ea43 0308 	orr.w	r3, r3, r8
 800b3f2:	4648      	mov	r0, r9
 800b3f4:	f844 3c04 	str.w	r3, [r4, #-4]
 800b3f8:	f7ff ffaa 	bl	800b350 <__malloc_unlock>
 800b3fc:	4620      	mov	r0, r4
 800b3fe:	e14e      	b.n	800b69e <_realloc_r+0x34a>
 800b400:	45b8      	cmp	r8, r7
 800b402:	dc08      	bgt.n	800b416 <_realloc_r+0xc2>
 800b404:	68cb      	ldr	r3, [r1, #12]
 800b406:	688a      	ldr	r2, [r1, #8]
 800b408:	463d      	mov	r5, r7
 800b40a:	60d3      	str	r3, [r2, #12]
 800b40c:	609a      	str	r2, [r3, #8]
 800b40e:	e11b      	b.n	800b648 <_realloc_r+0x2f4>
 800b410:	f04f 0a00 	mov.w	sl, #0
 800b414:	4651      	mov	r1, sl
 800b416:	f01e 0f01 	tst.w	lr, #1
 800b41a:	f040 80c3 	bne.w	800b5a4 <_realloc_r+0x250>
 800b41e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800b422:	ebc7 070b 	rsb	r7, r7, fp
 800b426:	687e      	ldr	r6, [r7, #4]
 800b428:	f026 0603 	bic.w	r6, r6, #3
 800b42c:	442e      	add	r6, r5
 800b42e:	2900      	cmp	r1, #0
 800b430:	f000 8083 	beq.w	800b53a <_realloc_r+0x1e6>
 800b434:	4281      	cmp	r1, r0
 800b436:	44b2      	add	sl, r6
 800b438:	d147      	bne.n	800b4ca <_realloc_r+0x176>
 800b43a:	f108 0110 	add.w	r1, r8, #16
 800b43e:	458a      	cmp	sl, r1
 800b440:	db7b      	blt.n	800b53a <_realloc_r+0x1e6>
 800b442:	463e      	mov	r6, r7
 800b444:	68fa      	ldr	r2, [r7, #12]
 800b446:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800b44a:	60ca      	str	r2, [r1, #12]
 800b44c:	6091      	str	r1, [r2, #8]
 800b44e:	1f2a      	subs	r2, r5, #4
 800b450:	2a24      	cmp	r2, #36	; 0x24
 800b452:	d825      	bhi.n	800b4a0 <_realloc_r+0x14c>
 800b454:	2a13      	cmp	r2, #19
 800b456:	d91b      	bls.n	800b490 <_realloc_r+0x13c>
 800b458:	6821      	ldr	r1, [r4, #0]
 800b45a:	60b9      	str	r1, [r7, #8]
 800b45c:	6861      	ldr	r1, [r4, #4]
 800b45e:	60f9      	str	r1, [r7, #12]
 800b460:	2a1b      	cmp	r2, #27
 800b462:	d803      	bhi.n	800b46c <_realloc_r+0x118>
 800b464:	f107 0210 	add.w	r2, r7, #16
 800b468:	3408      	adds	r4, #8
 800b46a:	e012      	b.n	800b492 <_realloc_r+0x13e>
 800b46c:	68a1      	ldr	r1, [r4, #8]
 800b46e:	6139      	str	r1, [r7, #16]
 800b470:	68e1      	ldr	r1, [r4, #12]
 800b472:	6179      	str	r1, [r7, #20]
 800b474:	2a24      	cmp	r2, #36	; 0x24
 800b476:	bf01      	itttt	eq
 800b478:	6922      	ldreq	r2, [r4, #16]
 800b47a:	61ba      	streq	r2, [r7, #24]
 800b47c:	6961      	ldreq	r1, [r4, #20]
 800b47e:	61f9      	streq	r1, [r7, #28]
 800b480:	bf19      	ittee	ne
 800b482:	f107 0218 	addne.w	r2, r7, #24
 800b486:	3410      	addne	r4, #16
 800b488:	f107 0220 	addeq.w	r2, r7, #32
 800b48c:	3418      	addeq	r4, #24
 800b48e:	e000      	b.n	800b492 <_realloc_r+0x13e>
 800b490:	4632      	mov	r2, r6
 800b492:	6821      	ldr	r1, [r4, #0]
 800b494:	6011      	str	r1, [r2, #0]
 800b496:	6861      	ldr	r1, [r4, #4]
 800b498:	6051      	str	r1, [r2, #4]
 800b49a:	68a1      	ldr	r1, [r4, #8]
 800b49c:	6091      	str	r1, [r2, #8]
 800b49e:	e005      	b.n	800b4ac <_realloc_r+0x158>
 800b4a0:	4621      	mov	r1, r4
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	9301      	str	r3, [sp, #4]
 800b4a6:	f7ff ff37 	bl	800b318 <memmove>
 800b4aa:	9b01      	ldr	r3, [sp, #4]
 800b4ac:	eb07 0208 	add.w	r2, r7, r8
 800b4b0:	ebc8 0a0a 	rsb	sl, r8, sl
 800b4b4:	609a      	str	r2, [r3, #8]
 800b4b6:	f04a 0301 	orr.w	r3, sl, #1
 800b4ba:	6053      	str	r3, [r2, #4]
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f003 0301 	and.w	r3, r3, #1
 800b4c2:	ea43 0308 	orr.w	r3, r3, r8
 800b4c6:	607b      	str	r3, [r7, #4]
 800b4c8:	e0b6      	b.n	800b638 <_realloc_r+0x2e4>
 800b4ca:	45d0      	cmp	r8, sl
 800b4cc:	dc35      	bgt.n	800b53a <_realloc_r+0x1e6>
 800b4ce:	68cb      	ldr	r3, [r1, #12]
 800b4d0:	688a      	ldr	r2, [r1, #8]
 800b4d2:	4638      	mov	r0, r7
 800b4d4:	60d3      	str	r3, [r2, #12]
 800b4d6:	609a      	str	r2, [r3, #8]
 800b4d8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	60d3      	str	r3, [r2, #12]
 800b4e0:	609a      	str	r2, [r3, #8]
 800b4e2:	1f2a      	subs	r2, r5, #4
 800b4e4:	2a24      	cmp	r2, #36	; 0x24
 800b4e6:	d823      	bhi.n	800b530 <_realloc_r+0x1dc>
 800b4e8:	2a13      	cmp	r2, #19
 800b4ea:	d91a      	bls.n	800b522 <_realloc_r+0x1ce>
 800b4ec:	6823      	ldr	r3, [r4, #0]
 800b4ee:	60bb      	str	r3, [r7, #8]
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	60fb      	str	r3, [r7, #12]
 800b4f4:	2a1b      	cmp	r2, #27
 800b4f6:	d803      	bhi.n	800b500 <_realloc_r+0x1ac>
 800b4f8:	f107 0010 	add.w	r0, r7, #16
 800b4fc:	3408      	adds	r4, #8
 800b4fe:	e010      	b.n	800b522 <_realloc_r+0x1ce>
 800b500:	68a3      	ldr	r3, [r4, #8]
 800b502:	613b      	str	r3, [r7, #16]
 800b504:	68e3      	ldr	r3, [r4, #12]
 800b506:	617b      	str	r3, [r7, #20]
 800b508:	2a24      	cmp	r2, #36	; 0x24
 800b50a:	bf01      	itttt	eq
 800b50c:	6923      	ldreq	r3, [r4, #16]
 800b50e:	61bb      	streq	r3, [r7, #24]
 800b510:	6963      	ldreq	r3, [r4, #20]
 800b512:	61fb      	streq	r3, [r7, #28]
 800b514:	bf19      	ittee	ne
 800b516:	f107 0018 	addne.w	r0, r7, #24
 800b51a:	3410      	addne	r4, #16
 800b51c:	f107 0020 	addeq.w	r0, r7, #32
 800b520:	3418      	addeq	r4, #24
 800b522:	6823      	ldr	r3, [r4, #0]
 800b524:	6003      	str	r3, [r0, #0]
 800b526:	6863      	ldr	r3, [r4, #4]
 800b528:	6043      	str	r3, [r0, #4]
 800b52a:	68a3      	ldr	r3, [r4, #8]
 800b52c:	6083      	str	r3, [r0, #8]
 800b52e:	e002      	b.n	800b536 <_realloc_r+0x1e2>
 800b530:	4621      	mov	r1, r4
 800b532:	f7ff fef1 	bl	800b318 <memmove>
 800b536:	4655      	mov	r5, sl
 800b538:	e02e      	b.n	800b598 <_realloc_r+0x244>
 800b53a:	45b0      	cmp	r8, r6
 800b53c:	dc32      	bgt.n	800b5a4 <_realloc_r+0x250>
 800b53e:	4638      	mov	r0, r7
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b546:	60d3      	str	r3, [r2, #12]
 800b548:	609a      	str	r2, [r3, #8]
 800b54a:	1f2a      	subs	r2, r5, #4
 800b54c:	2a24      	cmp	r2, #36	; 0x24
 800b54e:	d825      	bhi.n	800b59c <_realloc_r+0x248>
 800b550:	2a13      	cmp	r2, #19
 800b552:	d91a      	bls.n	800b58a <_realloc_r+0x236>
 800b554:	6823      	ldr	r3, [r4, #0]
 800b556:	60bb      	str	r3, [r7, #8]
 800b558:	6863      	ldr	r3, [r4, #4]
 800b55a:	60fb      	str	r3, [r7, #12]
 800b55c:	2a1b      	cmp	r2, #27
 800b55e:	d803      	bhi.n	800b568 <_realloc_r+0x214>
 800b560:	f107 0010 	add.w	r0, r7, #16
 800b564:	3408      	adds	r4, #8
 800b566:	e010      	b.n	800b58a <_realloc_r+0x236>
 800b568:	68a3      	ldr	r3, [r4, #8]
 800b56a:	613b      	str	r3, [r7, #16]
 800b56c:	68e3      	ldr	r3, [r4, #12]
 800b56e:	617b      	str	r3, [r7, #20]
 800b570:	2a24      	cmp	r2, #36	; 0x24
 800b572:	bf01      	itttt	eq
 800b574:	6923      	ldreq	r3, [r4, #16]
 800b576:	61bb      	streq	r3, [r7, #24]
 800b578:	6963      	ldreq	r3, [r4, #20]
 800b57a:	61fb      	streq	r3, [r7, #28]
 800b57c:	bf19      	ittee	ne
 800b57e:	f107 0018 	addne.w	r0, r7, #24
 800b582:	3410      	addne	r4, #16
 800b584:	f107 0020 	addeq.w	r0, r7, #32
 800b588:	3418      	addeq	r4, #24
 800b58a:	6823      	ldr	r3, [r4, #0]
 800b58c:	6003      	str	r3, [r0, #0]
 800b58e:	6863      	ldr	r3, [r4, #4]
 800b590:	6043      	str	r3, [r0, #4]
 800b592:	68a3      	ldr	r3, [r4, #8]
 800b594:	6083      	str	r3, [r0, #8]
 800b596:	4635      	mov	r5, r6
 800b598:	46bb      	mov	fp, r7
 800b59a:	e055      	b.n	800b648 <_realloc_r+0x2f4>
 800b59c:	4621      	mov	r1, r4
 800b59e:	f7ff febb 	bl	800b318 <memmove>
 800b5a2:	e7f8      	b.n	800b596 <_realloc_r+0x242>
 800b5a4:	4611      	mov	r1, r2
 800b5a6:	4648      	mov	r0, r9
 800b5a8:	f7ff fc96 	bl	800aed8 <_malloc_r>
 800b5ac:	4606      	mov	r6, r0
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	d042      	beq.n	800b638 <_realloc_r+0x2e4>
 800b5b2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b5b6:	f023 0301 	bic.w	r3, r3, #1
 800b5ba:	f1a0 0208 	sub.w	r2, r0, #8
 800b5be:	445b      	add	r3, fp
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d105      	bne.n	800b5d0 <_realloc_r+0x27c>
 800b5c4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800b5c8:	f023 0303 	bic.w	r3, r3, #3
 800b5cc:	441d      	add	r5, r3
 800b5ce:	e03b      	b.n	800b648 <_realloc_r+0x2f4>
 800b5d0:	1f2a      	subs	r2, r5, #4
 800b5d2:	2a24      	cmp	r2, #36	; 0x24
 800b5d4:	d829      	bhi.n	800b62a <_realloc_r+0x2d6>
 800b5d6:	2a13      	cmp	r2, #19
 800b5d8:	d91e      	bls.n	800b618 <_realloc_r+0x2c4>
 800b5da:	6823      	ldr	r3, [r4, #0]
 800b5dc:	6003      	str	r3, [r0, #0]
 800b5de:	6863      	ldr	r3, [r4, #4]
 800b5e0:	6043      	str	r3, [r0, #4]
 800b5e2:	2a1b      	cmp	r2, #27
 800b5e4:	d804      	bhi.n	800b5f0 <_realloc_r+0x29c>
 800b5e6:	f100 0308 	add.w	r3, r0, #8
 800b5ea:	f104 0208 	add.w	r2, r4, #8
 800b5ee:	e015      	b.n	800b61c <_realloc_r+0x2c8>
 800b5f0:	68a3      	ldr	r3, [r4, #8]
 800b5f2:	6083      	str	r3, [r0, #8]
 800b5f4:	68e3      	ldr	r3, [r4, #12]
 800b5f6:	60c3      	str	r3, [r0, #12]
 800b5f8:	2a24      	cmp	r2, #36	; 0x24
 800b5fa:	bf01      	itttt	eq
 800b5fc:	6923      	ldreq	r3, [r4, #16]
 800b5fe:	6103      	streq	r3, [r0, #16]
 800b600:	6961      	ldreq	r1, [r4, #20]
 800b602:	6141      	streq	r1, [r0, #20]
 800b604:	bf19      	ittee	ne
 800b606:	f100 0310 	addne.w	r3, r0, #16
 800b60a:	f104 0210 	addne.w	r2, r4, #16
 800b60e:	f100 0318 	addeq.w	r3, r0, #24
 800b612:	f104 0218 	addeq.w	r2, r4, #24
 800b616:	e001      	b.n	800b61c <_realloc_r+0x2c8>
 800b618:	4603      	mov	r3, r0
 800b61a:	4622      	mov	r2, r4
 800b61c:	6811      	ldr	r1, [r2, #0]
 800b61e:	6019      	str	r1, [r3, #0]
 800b620:	6851      	ldr	r1, [r2, #4]
 800b622:	6059      	str	r1, [r3, #4]
 800b624:	6892      	ldr	r2, [r2, #8]
 800b626:	609a      	str	r2, [r3, #8]
 800b628:	e002      	b.n	800b630 <_realloc_r+0x2dc>
 800b62a:	4621      	mov	r1, r4
 800b62c:	f7ff fe74 	bl	800b318 <memmove>
 800b630:	4621      	mov	r1, r4
 800b632:	4648      	mov	r0, r9
 800b634:	f7ff f9c2 	bl	800a9bc <_free_r>
 800b638:	4648      	mov	r0, r9
 800b63a:	f7ff fe89 	bl	800b350 <__malloc_unlock>
 800b63e:	4630      	mov	r0, r6
 800b640:	e02d      	b.n	800b69e <_realloc_r+0x34a>
 800b642:	bf00      	nop
 800b644:	20010118 	.word	0x20010118
 800b648:	ebc8 0205 	rsb	r2, r8, r5
 800b64c:	2a0f      	cmp	r2, #15
 800b64e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800b652:	d914      	bls.n	800b67e <_realloc_r+0x32a>
 800b654:	f003 0301 	and.w	r3, r3, #1
 800b658:	eb0b 0108 	add.w	r1, fp, r8
 800b65c:	ea43 0308 	orr.w	r3, r3, r8
 800b660:	f8cb 3004 	str.w	r3, [fp, #4]
 800b664:	f042 0301 	orr.w	r3, r2, #1
 800b668:	440a      	add	r2, r1
 800b66a:	604b      	str	r3, [r1, #4]
 800b66c:	6853      	ldr	r3, [r2, #4]
 800b66e:	f043 0301 	orr.w	r3, r3, #1
 800b672:	6053      	str	r3, [r2, #4]
 800b674:	3108      	adds	r1, #8
 800b676:	4648      	mov	r0, r9
 800b678:	f7ff f9a0 	bl	800a9bc <_free_r>
 800b67c:	e00a      	b.n	800b694 <_realloc_r+0x340>
 800b67e:	f003 0301 	and.w	r3, r3, #1
 800b682:	432b      	orrs	r3, r5
 800b684:	eb0b 0205 	add.w	r2, fp, r5
 800b688:	f8cb 3004 	str.w	r3, [fp, #4]
 800b68c:	6853      	ldr	r3, [r2, #4]
 800b68e:	f043 0301 	orr.w	r3, r3, #1
 800b692:	6053      	str	r3, [r2, #4]
 800b694:	4648      	mov	r0, r9
 800b696:	f7ff fe5b 	bl	800b350 <__malloc_unlock>
 800b69a:	f10b 0008 	add.w	r0, fp, #8
 800b69e:	b003      	add	sp, #12
 800b6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b6a4 <_sbrk_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	4c06      	ldr	r4, [pc, #24]	; (800b6c0 <_sbrk_r+0x1c>)
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	4605      	mov	r5, r0
 800b6ac:	4608      	mov	r0, r1
 800b6ae:	6023      	str	r3, [r4, #0]
 800b6b0:	f7f5 ff56 	bl	8001560 <_sbrk>
 800b6b4:	1c43      	adds	r3, r0, #1
 800b6b6:	d102      	bne.n	800b6be <_sbrk_r+0x1a>
 800b6b8:	6823      	ldr	r3, [r4, #0]
 800b6ba:	b103      	cbz	r3, 800b6be <_sbrk_r+0x1a>
 800b6bc:	602b      	str	r3, [r5, #0]
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	2001489c 	.word	0x2001489c

0800b6c4 <__sread>:
 800b6c4:	b510      	push	{r4, lr}
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6cc:	f000 f8e6 	bl	800b89c <_read_r>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	bfab      	itete	ge
 800b6d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b6d6:	89a3      	ldrhlt	r3, [r4, #12]
 800b6d8:	181b      	addge	r3, r3, r0
 800b6da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b6de:	bfac      	ite	ge
 800b6e0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b6e2:	81a3      	strhlt	r3, [r4, #12]
 800b6e4:	bd10      	pop	{r4, pc}

0800b6e6 <__swrite>:
 800b6e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ea:	461f      	mov	r7, r3
 800b6ec:	898b      	ldrh	r3, [r1, #12]
 800b6ee:	05db      	lsls	r3, r3, #23
 800b6f0:	4605      	mov	r5, r0
 800b6f2:	460c      	mov	r4, r1
 800b6f4:	4616      	mov	r6, r2
 800b6f6:	d505      	bpl.n	800b704 <__swrite+0x1e>
 800b6f8:	2302      	movs	r3, #2
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b700:	f000 f8ba 	bl	800b878 <_lseek_r>
 800b704:	89a3      	ldrh	r3, [r4, #12]
 800b706:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b70a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b70e:	81a3      	strh	r3, [r4, #12]
 800b710:	4632      	mov	r2, r6
 800b712:	463b      	mov	r3, r7
 800b714:	4628      	mov	r0, r5
 800b716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b71a:	f000 b817 	b.w	800b74c <_write_r>

0800b71e <__sseek>:
 800b71e:	b510      	push	{r4, lr}
 800b720:	460c      	mov	r4, r1
 800b722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b726:	f000 f8a7 	bl	800b878 <_lseek_r>
 800b72a:	1c43      	adds	r3, r0, #1
 800b72c:	89a3      	ldrh	r3, [r4, #12]
 800b72e:	bf15      	itete	ne
 800b730:	6560      	strne	r0, [r4, #84]	; 0x54
 800b732:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b736:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b73a:	81a3      	strheq	r3, [r4, #12]
 800b73c:	bf18      	it	ne
 800b73e:	81a3      	strhne	r3, [r4, #12]
 800b740:	bd10      	pop	{r4, pc}

0800b742 <__sclose>:
 800b742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b746:	f000 b813 	b.w	800b770 <_close_r>
	...

0800b74c <_write_r>:
 800b74c:	b538      	push	{r3, r4, r5, lr}
 800b74e:	4c07      	ldr	r4, [pc, #28]	; (800b76c <_write_r+0x20>)
 800b750:	4605      	mov	r5, r0
 800b752:	4608      	mov	r0, r1
 800b754:	4611      	mov	r1, r2
 800b756:	2200      	movs	r2, #0
 800b758:	6022      	str	r2, [r4, #0]
 800b75a:	461a      	mov	r2, r3
 800b75c:	f7f5 fee4 	bl	8001528 <_write>
 800b760:	1c43      	adds	r3, r0, #1
 800b762:	d102      	bne.n	800b76a <_write_r+0x1e>
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	b103      	cbz	r3, 800b76a <_write_r+0x1e>
 800b768:	602b      	str	r3, [r5, #0]
 800b76a:	bd38      	pop	{r3, r4, r5, pc}
 800b76c:	2001489c 	.word	0x2001489c

0800b770 <_close_r>:
 800b770:	b538      	push	{r3, r4, r5, lr}
 800b772:	4c06      	ldr	r4, [pc, #24]	; (800b78c <_close_r+0x1c>)
 800b774:	2300      	movs	r3, #0
 800b776:	4605      	mov	r5, r0
 800b778:	4608      	mov	r0, r1
 800b77a:	6023      	str	r3, [r4, #0]
 800b77c:	f7f5 ff1c 	bl	80015b8 <_close>
 800b780:	1c43      	adds	r3, r0, #1
 800b782:	d102      	bne.n	800b78a <_close_r+0x1a>
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	b103      	cbz	r3, 800b78a <_close_r+0x1a>
 800b788:	602b      	str	r3, [r5, #0]
 800b78a:	bd38      	pop	{r3, r4, r5, pc}
 800b78c:	2001489c 	.word	0x2001489c

0800b790 <_fclose_r>:
 800b790:	b570      	push	{r4, r5, r6, lr}
 800b792:	4605      	mov	r5, r0
 800b794:	460c      	mov	r4, r1
 800b796:	b909      	cbnz	r1, 800b79c <_fclose_r+0xc>
 800b798:	2000      	movs	r0, #0
 800b79a:	bd70      	pop	{r4, r5, r6, pc}
 800b79c:	b118      	cbz	r0, 800b7a6 <_fclose_r+0x16>
 800b79e:	6983      	ldr	r3, [r0, #24]
 800b7a0:	b90b      	cbnz	r3, 800b7a6 <_fclose_r+0x16>
 800b7a2:	f7ff f843 	bl	800a82c <__sinit>
 800b7a6:	4b20      	ldr	r3, [pc, #128]	; (800b828 <_fclose_r+0x98>)
 800b7a8:	429c      	cmp	r4, r3
 800b7aa:	d101      	bne.n	800b7b0 <_fclose_r+0x20>
 800b7ac:	686c      	ldr	r4, [r5, #4]
 800b7ae:	e008      	b.n	800b7c2 <_fclose_r+0x32>
 800b7b0:	4b1e      	ldr	r3, [pc, #120]	; (800b82c <_fclose_r+0x9c>)
 800b7b2:	429c      	cmp	r4, r3
 800b7b4:	d101      	bne.n	800b7ba <_fclose_r+0x2a>
 800b7b6:	68ac      	ldr	r4, [r5, #8]
 800b7b8:	e003      	b.n	800b7c2 <_fclose_r+0x32>
 800b7ba:	4b1d      	ldr	r3, [pc, #116]	; (800b830 <_fclose_r+0xa0>)
 800b7bc:	429c      	cmp	r4, r3
 800b7be:	bf08      	it	eq
 800b7c0:	68ec      	ldreq	r4, [r5, #12]
 800b7c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d0e6      	beq.n	800b798 <_fclose_r+0x8>
 800b7ca:	4621      	mov	r1, r4
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	f7fe ff33 	bl	800a638 <__sflush_r>
 800b7d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b7d4:	4606      	mov	r6, r0
 800b7d6:	b133      	cbz	r3, 800b7e6 <_fclose_r+0x56>
 800b7d8:	6a21      	ldr	r1, [r4, #32]
 800b7da:	4628      	mov	r0, r5
 800b7dc:	4798      	blx	r3
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	bfb8      	it	lt
 800b7e2:	f04f 36ff 	movlt.w	r6, #4294967295
 800b7e6:	89a3      	ldrh	r3, [r4, #12]
 800b7e8:	061b      	lsls	r3, r3, #24
 800b7ea:	d503      	bpl.n	800b7f4 <_fclose_r+0x64>
 800b7ec:	6921      	ldr	r1, [r4, #16]
 800b7ee:	4628      	mov	r0, r5
 800b7f0:	f7ff f8e4 	bl	800a9bc <_free_r>
 800b7f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7f6:	b141      	cbz	r1, 800b80a <_fclose_r+0x7a>
 800b7f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7fc:	4299      	cmp	r1, r3
 800b7fe:	d002      	beq.n	800b806 <_fclose_r+0x76>
 800b800:	4628      	mov	r0, r5
 800b802:	f7ff f8db 	bl	800a9bc <_free_r>
 800b806:	2300      	movs	r3, #0
 800b808:	6363      	str	r3, [r4, #52]	; 0x34
 800b80a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b80c:	b121      	cbz	r1, 800b818 <_fclose_r+0x88>
 800b80e:	4628      	mov	r0, r5
 800b810:	f7ff f8d4 	bl	800a9bc <_free_r>
 800b814:	2300      	movs	r3, #0
 800b816:	64a3      	str	r3, [r4, #72]	; 0x48
 800b818:	f7ff f878 	bl	800a90c <__sfp_lock_acquire>
 800b81c:	2300      	movs	r3, #0
 800b81e:	81a3      	strh	r3, [r4, #12]
 800b820:	f7ff f875 	bl	800a90e <__sfp_lock_release>
 800b824:	4630      	mov	r0, r6
 800b826:	bd70      	pop	{r4, r5, r6, pc}
 800b828:	0800d37c 	.word	0x0800d37c
 800b82c:	0800d39c 	.word	0x0800d39c
 800b830:	0800d3bc 	.word	0x0800d3bc

0800b834 <_fstat_r>:
 800b834:	b538      	push	{r3, r4, r5, lr}
 800b836:	4c07      	ldr	r4, [pc, #28]	; (800b854 <_fstat_r+0x20>)
 800b838:	2300      	movs	r3, #0
 800b83a:	4605      	mov	r5, r0
 800b83c:	4608      	mov	r0, r1
 800b83e:	4611      	mov	r1, r2
 800b840:	6023      	str	r3, [r4, #0]
 800b842:	f7f5 fec5 	bl	80015d0 <_fstat>
 800b846:	1c43      	adds	r3, r0, #1
 800b848:	d102      	bne.n	800b850 <_fstat_r+0x1c>
 800b84a:	6823      	ldr	r3, [r4, #0]
 800b84c:	b103      	cbz	r3, 800b850 <_fstat_r+0x1c>
 800b84e:	602b      	str	r3, [r5, #0]
 800b850:	bd38      	pop	{r3, r4, r5, pc}
 800b852:	bf00      	nop
 800b854:	2001489c 	.word	0x2001489c

0800b858 <_isatty_r>:
 800b858:	b538      	push	{r3, r4, r5, lr}
 800b85a:	4c06      	ldr	r4, [pc, #24]	; (800b874 <_isatty_r+0x1c>)
 800b85c:	2300      	movs	r3, #0
 800b85e:	4605      	mov	r5, r0
 800b860:	4608      	mov	r0, r1
 800b862:	6023      	str	r3, [r4, #0]
 800b864:	f7f5 fec4 	bl	80015f0 <_isatty>
 800b868:	1c43      	adds	r3, r0, #1
 800b86a:	d102      	bne.n	800b872 <_isatty_r+0x1a>
 800b86c:	6823      	ldr	r3, [r4, #0]
 800b86e:	b103      	cbz	r3, 800b872 <_isatty_r+0x1a>
 800b870:	602b      	str	r3, [r5, #0]
 800b872:	bd38      	pop	{r3, r4, r5, pc}
 800b874:	2001489c 	.word	0x2001489c

0800b878 <_lseek_r>:
 800b878:	b538      	push	{r3, r4, r5, lr}
 800b87a:	4c07      	ldr	r4, [pc, #28]	; (800b898 <_lseek_r+0x20>)
 800b87c:	4605      	mov	r5, r0
 800b87e:	4608      	mov	r0, r1
 800b880:	4611      	mov	r1, r2
 800b882:	2200      	movs	r2, #0
 800b884:	6022      	str	r2, [r4, #0]
 800b886:	461a      	mov	r2, r3
 800b888:	f7f5 febe 	bl	8001608 <_lseek>
 800b88c:	1c43      	adds	r3, r0, #1
 800b88e:	d102      	bne.n	800b896 <_lseek_r+0x1e>
 800b890:	6823      	ldr	r3, [r4, #0]
 800b892:	b103      	cbz	r3, 800b896 <_lseek_r+0x1e>
 800b894:	602b      	str	r3, [r5, #0]
 800b896:	bd38      	pop	{r3, r4, r5, pc}
 800b898:	2001489c 	.word	0x2001489c

0800b89c <_read_r>:
 800b89c:	b538      	push	{r3, r4, r5, lr}
 800b89e:	4c07      	ldr	r4, [pc, #28]	; (800b8bc <_read_r+0x20>)
 800b8a0:	4605      	mov	r5, r0
 800b8a2:	4608      	mov	r0, r1
 800b8a4:	4611      	mov	r1, r2
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	6022      	str	r2, [r4, #0]
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	f7f5 fe20 	bl	80014f0 <_read>
 800b8b0:	1c43      	adds	r3, r0, #1
 800b8b2:	d102      	bne.n	800b8ba <_read_r+0x1e>
 800b8b4:	6823      	ldr	r3, [r4, #0]
 800b8b6:	b103      	cbz	r3, 800b8ba <_read_r+0x1e>
 800b8b8:	602b      	str	r3, [r5, #0]
 800b8ba:	bd38      	pop	{r3, r4, r5, pc}
 800b8bc:	2001489c 	.word	0x2001489c

0800b8c0 <cos>:
 800b8c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8c2:	ec51 0b10 	vmov	r0, r1, d0
 800b8c6:	4a1e      	ldr	r2, [pc, #120]	; (800b940 <cos+0x80>)
 800b8c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	dc02      	bgt.n	800b8d6 <cos+0x16>
 800b8d0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800b938 <cos+0x78>
 800b8d4:	e016      	b.n	800b904 <cos+0x44>
 800b8d6:	4a1b      	ldr	r2, [pc, #108]	; (800b944 <cos+0x84>)
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	dd05      	ble.n	800b8e8 <cos+0x28>
 800b8dc:	ee10 2a10 	vmov	r2, s0
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	f7f4 fcf1 	bl	80002c8 <__aeabi_dsub>
 800b8e6:	e021      	b.n	800b92c <cos+0x6c>
 800b8e8:	4668      	mov	r0, sp
 800b8ea:	f000 f9b5 	bl	800bc58 <__ieee754_rem_pio2>
 800b8ee:	f000 0003 	and.w	r0, r0, #3
 800b8f2:	2801      	cmp	r0, #1
 800b8f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8f8:	ed9d 0b00 	vldr	d0, [sp]
 800b8fc:	d005      	beq.n	800b90a <cos+0x4a>
 800b8fe:	2802      	cmp	r0, #2
 800b900:	d006      	beq.n	800b910 <cos+0x50>
 800b902:	b970      	cbnz	r0, 800b922 <cos+0x62>
 800b904:	f000 fc5c 	bl	800c1c0 <__kernel_cos>
 800b908:	e00e      	b.n	800b928 <cos+0x68>
 800b90a:	f001 f891 	bl	800ca30 <__kernel_sin>
 800b90e:	e001      	b.n	800b914 <cos+0x54>
 800b910:	f000 fc56 	bl	800c1c0 <__kernel_cos>
 800b914:	ec53 2b10 	vmov	r2, r3, d0
 800b918:	ee10 0a10 	vmov	r0, s0
 800b91c:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b920:	e004      	b.n	800b92c <cos+0x6c>
 800b922:	2001      	movs	r0, #1
 800b924:	f001 f884 	bl	800ca30 <__kernel_sin>
 800b928:	ec51 0b10 	vmov	r0, r1, d0
 800b92c:	ec41 0b10 	vmov	d0, r0, r1
 800b930:	b005      	add	sp, #20
 800b932:	f85d fb04 	ldr.w	pc, [sp], #4
 800b936:	bf00      	nop
	...
 800b940:	3fe921fb 	.word	0x3fe921fb
 800b944:	7fefffff 	.word	0x7fefffff

0800b948 <sin>:
 800b948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b94a:	ec51 0b10 	vmov	r0, r1, d0
 800b94e:	4a20      	ldr	r2, [pc, #128]	; (800b9d0 <sin+0x88>)
 800b950:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b954:	4293      	cmp	r3, r2
 800b956:	dc03      	bgt.n	800b960 <sin+0x18>
 800b958:	2000      	movs	r0, #0
 800b95a:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800b9c8 <sin+0x80>
 800b95e:	e017      	b.n	800b990 <sin+0x48>
 800b960:	4a1c      	ldr	r2, [pc, #112]	; (800b9d4 <sin+0x8c>)
 800b962:	4293      	cmp	r3, r2
 800b964:	dd05      	ble.n	800b972 <sin+0x2a>
 800b966:	ee10 2a10 	vmov	r2, s0
 800b96a:	460b      	mov	r3, r1
 800b96c:	f7f4 fcac 	bl	80002c8 <__aeabi_dsub>
 800b970:	e022      	b.n	800b9b8 <sin+0x70>
 800b972:	4668      	mov	r0, sp
 800b974:	f000 f970 	bl	800bc58 <__ieee754_rem_pio2>
 800b978:	f000 0003 	and.w	r0, r0, #3
 800b97c:	2801      	cmp	r0, #1
 800b97e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b982:	ed9d 0b00 	vldr	d0, [sp]
 800b986:	d008      	beq.n	800b99a <sin+0x52>
 800b988:	2802      	cmp	r0, #2
 800b98a:	d009      	beq.n	800b9a0 <sin+0x58>
 800b98c:	b960      	cbnz	r0, 800b9a8 <sin+0x60>
 800b98e:	2001      	movs	r0, #1
 800b990:	f001 f84e 	bl	800ca30 <__kernel_sin>
 800b994:	ec51 0b10 	vmov	r0, r1, d0
 800b998:	e00e      	b.n	800b9b8 <sin+0x70>
 800b99a:	f000 fc11 	bl	800c1c0 <__kernel_cos>
 800b99e:	e7f9      	b.n	800b994 <sin+0x4c>
 800b9a0:	2001      	movs	r0, #1
 800b9a2:	f001 f845 	bl	800ca30 <__kernel_sin>
 800b9a6:	e001      	b.n	800b9ac <sin+0x64>
 800b9a8:	f000 fc0a 	bl	800c1c0 <__kernel_cos>
 800b9ac:	ec53 2b10 	vmov	r2, r3, d0
 800b9b0:	ee10 0a10 	vmov	r0, s0
 800b9b4:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b9b8:	ec41 0b10 	vmov	d0, r0, r1
 800b9bc:	b005      	add	sp, #20
 800b9be:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9c2:	bf00      	nop
 800b9c4:	f3af 8000 	nop.w
	...
 800b9d0:	3fe921fb 	.word	0x3fe921fb
 800b9d4:	7fefffff 	.word	0x7fefffff

0800b9d8 <atan2>:
 800b9d8:	f000 b85e 	b.w	800ba98 <__ieee754_atan2>

0800b9dc <sqrt>:
 800b9dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9e0:	ed2d 8b02 	vpush	{d8}
 800b9e4:	b08b      	sub	sp, #44	; 0x2c
 800b9e6:	ec55 4b10 	vmov	r4, r5, d0
 800b9ea:	f000 fb33 	bl	800c054 <__ieee754_sqrt>
 800b9ee:	4b27      	ldr	r3, [pc, #156]	; (800ba8c <sqrt+0xb0>)
 800b9f0:	eeb0 8a40 	vmov.f32	s16, s0
 800b9f4:	eef0 8a60 	vmov.f32	s17, s1
 800b9f8:	f993 6000 	ldrsb.w	r6, [r3]
 800b9fc:	1c73      	adds	r3, r6, #1
 800b9fe:	d03b      	beq.n	800ba78 <sqrt+0x9c>
 800ba00:	4622      	mov	r2, r4
 800ba02:	462b      	mov	r3, r5
 800ba04:	4620      	mov	r0, r4
 800ba06:	4629      	mov	r1, r5
 800ba08:	f7f5 f8ac 	bl	8000b64 <__aeabi_dcmpun>
 800ba0c:	4607      	mov	r7, r0
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	d132      	bne.n	800ba78 <sqrt+0x9c>
 800ba12:	f04f 0800 	mov.w	r8, #0
 800ba16:	f04f 0900 	mov.w	r9, #0
 800ba1a:	4642      	mov	r2, r8
 800ba1c:	464b      	mov	r3, r9
 800ba1e:	4620      	mov	r0, r4
 800ba20:	4629      	mov	r1, r5
 800ba22:	f7f5 f877 	bl	8000b14 <__aeabi_dcmplt>
 800ba26:	b338      	cbz	r0, 800ba78 <sqrt+0x9c>
 800ba28:	2301      	movs	r3, #1
 800ba2a:	9300      	str	r3, [sp, #0]
 800ba2c:	4b18      	ldr	r3, [pc, #96]	; (800ba90 <sqrt+0xb4>)
 800ba2e:	9301      	str	r3, [sp, #4]
 800ba30:	9708      	str	r7, [sp, #32]
 800ba32:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ba36:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ba3a:	b916      	cbnz	r6, 800ba42 <sqrt+0x66>
 800ba3c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800ba40:	e009      	b.n	800ba56 <sqrt+0x7a>
 800ba42:	4642      	mov	r2, r8
 800ba44:	464b      	mov	r3, r9
 800ba46:	4640      	mov	r0, r8
 800ba48:	4649      	mov	r1, r9
 800ba4a:	f7f4 ff1b 	bl	8000884 <__aeabi_ddiv>
 800ba4e:	2e02      	cmp	r6, #2
 800ba50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba54:	d003      	beq.n	800ba5e <sqrt+0x82>
 800ba56:	4668      	mov	r0, sp
 800ba58:	f001 fad6 	bl	800d008 <matherr>
 800ba5c:	b918      	cbnz	r0, 800ba66 <sqrt+0x8a>
 800ba5e:	f7fe fce9 	bl	800a434 <__errno>
 800ba62:	2321      	movs	r3, #33	; 0x21
 800ba64:	6003      	str	r3, [r0, #0]
 800ba66:	9b08      	ldr	r3, [sp, #32]
 800ba68:	b11b      	cbz	r3, 800ba72 <sqrt+0x96>
 800ba6a:	f7fe fce3 	bl	800a434 <__errno>
 800ba6e:	9b08      	ldr	r3, [sp, #32]
 800ba70:	6003      	str	r3, [r0, #0]
 800ba72:	ed9d 0b06 	vldr	d0, [sp, #24]
 800ba76:	e003      	b.n	800ba80 <sqrt+0xa4>
 800ba78:	eeb0 0a48 	vmov.f32	s0, s16
 800ba7c:	eef0 0a68 	vmov.f32	s1, s17
 800ba80:	b00b      	add	sp, #44	; 0x2c
 800ba82:	ecbd 8b02 	vpop	{d8}
 800ba86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba8a:	bf00      	nop
 800ba8c:	20010528 	.word	0x20010528
 800ba90:	0800d3dc 	.word	0x0800d3dc
 800ba94:	00000000 	.word	0x00000000

0800ba98 <__ieee754_atan2>:
 800ba98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba9c:	ec57 6b11 	vmov	r6, r7, d1
 800baa0:	4273      	negs	r3, r6
 800baa2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800baa6:	4333      	orrs	r3, r6
 800baa8:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 800bc50 <__ieee754_atan2+0x1b8>
 800baac:	ec51 0b10 	vmov	r0, r1, d0
 800bab0:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bab4:	4563      	cmp	r3, ip
 800bab6:	ee11 8a10 	vmov	r8, s2
 800baba:	ee10 9a10 	vmov	r9, s0
 800babe:	468e      	mov	lr, r1
 800bac0:	d807      	bhi.n	800bad2 <__ieee754_atan2+0x3a>
 800bac2:	4244      	negs	r4, r0
 800bac4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bac8:	4304      	orrs	r4, r0
 800baca:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bace:	4564      	cmp	r4, ip
 800bad0:	d906      	bls.n	800bae0 <__ieee754_atan2+0x48>
 800bad2:	4602      	mov	r2, r0
 800bad4:	460b      	mov	r3, r1
 800bad6:	4630      	mov	r0, r6
 800bad8:	4639      	mov	r1, r7
 800bada:	f7f4 fbf7 	bl	80002cc <__adddf3>
 800bade:	e08d      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bae0:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800bae4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bae8:	4334      	orrs	r4, r6
 800baea:	d103      	bne.n	800baf4 <__ieee754_atan2+0x5c>
 800baec:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baf0:	f001 b85a 	b.w	800cba8 <atan>
 800baf4:	17bc      	asrs	r4, r7, #30
 800baf6:	f004 0402 	and.w	r4, r4, #2
 800bafa:	ea59 0903 	orrs.w	r9, r9, r3
 800bafe:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bb02:	d104      	bne.n	800bb0e <__ieee754_atan2+0x76>
 800bb04:	2c02      	cmp	r4, #2
 800bb06:	d06c      	beq.n	800bbe2 <__ieee754_atan2+0x14a>
 800bb08:	2c03      	cmp	r4, #3
 800bb0a:	d177      	bne.n	800bbfc <__ieee754_atan2+0x164>
 800bb0c:	e023      	b.n	800bb56 <__ieee754_atan2+0xbe>
 800bb0e:	ea58 0802 	orrs.w	r8, r8, r2
 800bb12:	d026      	beq.n	800bb62 <__ieee754_atan2+0xca>
 800bb14:	4562      	cmp	r2, ip
 800bb16:	d122      	bne.n	800bb5e <__ieee754_atan2+0xc6>
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d111      	bne.n	800bb40 <__ieee754_atan2+0xa8>
 800bb1c:	2c02      	cmp	r4, #2
 800bb1e:	d007      	beq.n	800bb30 <__ieee754_atan2+0x98>
 800bb20:	2c03      	cmp	r4, #3
 800bb22:	d009      	beq.n	800bb38 <__ieee754_atan2+0xa0>
 800bb24:	2c01      	cmp	r4, #1
 800bb26:	d160      	bne.n	800bbea <__ieee754_atan2+0x152>
 800bb28:	a137      	add	r1, pc, #220	; (adr r1, 800bc08 <__ieee754_atan2+0x170>)
 800bb2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb2e:	e065      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bb30:	a137      	add	r1, pc, #220	; (adr r1, 800bc10 <__ieee754_atan2+0x178>)
 800bb32:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb36:	e061      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bb38:	a137      	add	r1, pc, #220	; (adr r1, 800bc18 <__ieee754_atan2+0x180>)
 800bb3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb3e:	e05d      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bb40:	2c02      	cmp	r4, #2
 800bb42:	d04e      	beq.n	800bbe2 <__ieee754_atan2+0x14a>
 800bb44:	2c03      	cmp	r4, #3
 800bb46:	d006      	beq.n	800bb56 <__ieee754_atan2+0xbe>
 800bb48:	2c01      	cmp	r4, #1
 800bb4a:	f04f 0000 	mov.w	r0, #0
 800bb4e:	d150      	bne.n	800bbf2 <__ieee754_atan2+0x15a>
 800bb50:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bb54:	e052      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bb56:	a132      	add	r1, pc, #200	; (adr r1, 800bc20 <__ieee754_atan2+0x188>)
 800bb58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb5c:	e04e      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bb5e:	4563      	cmp	r3, ip
 800bb60:	d106      	bne.n	800bb70 <__ieee754_atan2+0xd8>
 800bb62:	f1be 0f00 	cmp.w	lr, #0
 800bb66:	da46      	bge.n	800bbf6 <__ieee754_atan2+0x15e>
 800bb68:	a12f      	add	r1, pc, #188	; (adr r1, 800bc28 <__ieee754_atan2+0x190>)
 800bb6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb6e:	e045      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bb70:	1a9b      	subs	r3, r3, r2
 800bb72:	151b      	asrs	r3, r3, #20
 800bb74:	2b3c      	cmp	r3, #60	; 0x3c
 800bb76:	dc10      	bgt.n	800bb9a <__ieee754_atan2+0x102>
 800bb78:	2f00      	cmp	r7, #0
 800bb7a:	da01      	bge.n	800bb80 <__ieee754_atan2+0xe8>
 800bb7c:	333c      	adds	r3, #60	; 0x3c
 800bb7e:	db10      	blt.n	800bba2 <__ieee754_atan2+0x10a>
 800bb80:	4632      	mov	r2, r6
 800bb82:	463b      	mov	r3, r7
 800bb84:	f7f4 fe7e 	bl	8000884 <__aeabi_ddiv>
 800bb88:	ec41 0b10 	vmov	d0, r0, r1
 800bb8c:	f001 f9b0 	bl	800cef0 <fabs>
 800bb90:	f001 f80a 	bl	800cba8 <atan>
 800bb94:	ec51 0b10 	vmov	r0, r1, d0
 800bb98:	e005      	b.n	800bba6 <__ieee754_atan2+0x10e>
 800bb9a:	a125      	add	r1, pc, #148	; (adr r1, 800bc30 <__ieee754_atan2+0x198>)
 800bb9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bba0:	e001      	b.n	800bba6 <__ieee754_atan2+0x10e>
 800bba2:	2000      	movs	r0, #0
 800bba4:	2100      	movs	r1, #0
 800bba6:	2c01      	cmp	r4, #1
 800bba8:	d00b      	beq.n	800bbc2 <__ieee754_atan2+0x12a>
 800bbaa:	2c02      	cmp	r4, #2
 800bbac:	d00c      	beq.n	800bbc8 <__ieee754_atan2+0x130>
 800bbae:	b32c      	cbz	r4, 800bbfc <__ieee754_atan2+0x164>
 800bbb0:	a321      	add	r3, pc, #132	; (adr r3, 800bc38 <__ieee754_atan2+0x1a0>)
 800bbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb6:	f7f4 fb87 	bl	80002c8 <__aeabi_dsub>
 800bbba:	a321      	add	r3, pc, #132	; (adr r3, 800bc40 <__ieee754_atan2+0x1a8>)
 800bbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc0:	e00c      	b.n	800bbdc <__ieee754_atan2+0x144>
 800bbc2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800bbc6:	e019      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bbc8:	a31b      	add	r3, pc, #108	; (adr r3, 800bc38 <__ieee754_atan2+0x1a0>)
 800bbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbce:	f7f4 fb7b 	bl	80002c8 <__aeabi_dsub>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	a11a      	add	r1, pc, #104	; (adr r1, 800bc40 <__ieee754_atan2+0x1a8>)
 800bbd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbdc:	f7f4 fb74 	bl	80002c8 <__aeabi_dsub>
 800bbe0:	e00c      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bbe2:	a117      	add	r1, pc, #92	; (adr r1, 800bc40 <__ieee754_atan2+0x1a8>)
 800bbe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbe8:	e008      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bbea:	a117      	add	r1, pc, #92	; (adr r1, 800bc48 <__ieee754_atan2+0x1b0>)
 800bbec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbf0:	e004      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bbf2:	2100      	movs	r1, #0
 800bbf4:	e002      	b.n	800bbfc <__ieee754_atan2+0x164>
 800bbf6:	a10e      	add	r1, pc, #56	; (adr r1, 800bc30 <__ieee754_atan2+0x198>)
 800bbf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbfc:	ec41 0b10 	vmov	d0, r0, r1
 800bc00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc04:	f3af 8000 	nop.w
 800bc08:	54442d18 	.word	0x54442d18
 800bc0c:	bfe921fb 	.word	0xbfe921fb
 800bc10:	7f3321d2 	.word	0x7f3321d2
 800bc14:	4002d97c 	.word	0x4002d97c
 800bc18:	7f3321d2 	.word	0x7f3321d2
 800bc1c:	c002d97c 	.word	0xc002d97c
 800bc20:	54442d18 	.word	0x54442d18
 800bc24:	c00921fb 	.word	0xc00921fb
 800bc28:	54442d18 	.word	0x54442d18
 800bc2c:	bff921fb 	.word	0xbff921fb
 800bc30:	54442d18 	.word	0x54442d18
 800bc34:	3ff921fb 	.word	0x3ff921fb
 800bc38:	33145c07 	.word	0x33145c07
 800bc3c:	3ca1a626 	.word	0x3ca1a626
 800bc40:	54442d18 	.word	0x54442d18
 800bc44:	400921fb 	.word	0x400921fb
 800bc48:	54442d18 	.word	0x54442d18
 800bc4c:	3fe921fb 	.word	0x3fe921fb
 800bc50:	7ff00000 	.word	0x7ff00000
 800bc54:	00000000 	.word	0x00000000

0800bc58 <__ieee754_rem_pio2>:
 800bc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc5c:	ec55 4b10 	vmov	r4, r5, d0
 800bc60:	4bc7      	ldr	r3, [pc, #796]	; (800bf80 <__ieee754_rem_pio2+0x328>)
 800bc62:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bc66:	4598      	cmp	r8, r3
 800bc68:	b08d      	sub	sp, #52	; 0x34
 800bc6a:	4682      	mov	sl, r0
 800bc6c:	46ab      	mov	fp, r5
 800bc6e:	dc06      	bgt.n	800bc7e <__ieee754_rem_pio2+0x26>
 800bc70:	2200      	movs	r2, #0
 800bc72:	2300      	movs	r3, #0
 800bc74:	ed8a 0b00 	vstr	d0, [sl]
 800bc78:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bc7c:	e160      	b.n	800bf40 <__ieee754_rem_pio2+0x2e8>
 800bc7e:	4bc1      	ldr	r3, [pc, #772]	; (800bf84 <__ieee754_rem_pio2+0x32c>)
 800bc80:	4598      	cmp	r8, r3
 800bc82:	dc71      	bgt.n	800bd68 <__ieee754_rem_pio2+0x110>
 800bc84:	2d00      	cmp	r5, #0
 800bc86:	a3b0      	add	r3, pc, #704	; (adr r3, 800bf48 <__ieee754_rem_pio2+0x2f0>)
 800bc88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8c:	ee10 0a10 	vmov	r0, s0
 800bc90:	4629      	mov	r1, r5
 800bc92:	4ebd      	ldr	r6, [pc, #756]	; (800bf88 <__ieee754_rem_pio2+0x330>)
 800bc94:	dd33      	ble.n	800bcfe <__ieee754_rem_pio2+0xa6>
 800bc96:	f7f4 fb17 	bl	80002c8 <__aeabi_dsub>
 800bc9a:	45b0      	cmp	r8, r6
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	460d      	mov	r5, r1
 800bca0:	d010      	beq.n	800bcc4 <__ieee754_rem_pio2+0x6c>
 800bca2:	a3ab      	add	r3, pc, #684	; (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f8>)
 800bca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca8:	f7f4 fb0e 	bl	80002c8 <__aeabi_dsub>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	e9ca 2300 	strd	r2, r3, [sl]
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	4629      	mov	r1, r5
 800bcb8:	f7f4 fb06 	bl	80002c8 <__aeabi_dsub>
 800bcbc:	a3a4      	add	r3, pc, #656	; (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f8>)
 800bcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc2:	e016      	b.n	800bcf2 <__ieee754_rem_pio2+0x9a>
 800bcc4:	a3a4      	add	r3, pc, #656	; (adr r3, 800bf58 <__ieee754_rem_pio2+0x300>)
 800bcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcca:	f7f4 fafd 	bl	80002c8 <__aeabi_dsub>
 800bcce:	a3a4      	add	r3, pc, #656	; (adr r3, 800bf60 <__ieee754_rem_pio2+0x308>)
 800bcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	460d      	mov	r5, r1
 800bcd8:	f7f4 faf6 	bl	80002c8 <__aeabi_dsub>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	460b      	mov	r3, r1
 800bce0:	e9ca 2300 	strd	r2, r3, [sl]
 800bce4:	4620      	mov	r0, r4
 800bce6:	4629      	mov	r1, r5
 800bce8:	f7f4 faee 	bl	80002c8 <__aeabi_dsub>
 800bcec:	a39c      	add	r3, pc, #624	; (adr r3, 800bf60 <__ieee754_rem_pio2+0x308>)
 800bcee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf2:	f7f4 fae9 	bl	80002c8 <__aeabi_dsub>
 800bcf6:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bcfa:	2001      	movs	r0, #1
 800bcfc:	e1a2      	b.n	800c044 <__ieee754_rem_pio2+0x3ec>
 800bcfe:	f7f4 fae5 	bl	80002cc <__adddf3>
 800bd02:	45b0      	cmp	r8, r6
 800bd04:	4604      	mov	r4, r0
 800bd06:	460d      	mov	r5, r1
 800bd08:	d010      	beq.n	800bd2c <__ieee754_rem_pio2+0xd4>
 800bd0a:	a391      	add	r3, pc, #580	; (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f8>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f7f4 fadc 	bl	80002cc <__adddf3>
 800bd14:	4602      	mov	r2, r0
 800bd16:	460b      	mov	r3, r1
 800bd18:	e9ca 2300 	strd	r2, r3, [sl]
 800bd1c:	4620      	mov	r0, r4
 800bd1e:	4629      	mov	r1, r5
 800bd20:	f7f4 fad2 	bl	80002c8 <__aeabi_dsub>
 800bd24:	a38a      	add	r3, pc, #552	; (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f8>)
 800bd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd2a:	e016      	b.n	800bd5a <__ieee754_rem_pio2+0x102>
 800bd2c:	a38a      	add	r3, pc, #552	; (adr r3, 800bf58 <__ieee754_rem_pio2+0x300>)
 800bd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd32:	f7f4 facb 	bl	80002cc <__adddf3>
 800bd36:	a38a      	add	r3, pc, #552	; (adr r3, 800bf60 <__ieee754_rem_pio2+0x308>)
 800bd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3c:	4604      	mov	r4, r0
 800bd3e:	460d      	mov	r5, r1
 800bd40:	f7f4 fac4 	bl	80002cc <__adddf3>
 800bd44:	4602      	mov	r2, r0
 800bd46:	460b      	mov	r3, r1
 800bd48:	e9ca 2300 	strd	r2, r3, [sl]
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	4629      	mov	r1, r5
 800bd50:	f7f4 faba 	bl	80002c8 <__aeabi_dsub>
 800bd54:	a382      	add	r3, pc, #520	; (adr r3, 800bf60 <__ieee754_rem_pio2+0x308>)
 800bd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5a:	f7f4 fab7 	bl	80002cc <__adddf3>
 800bd5e:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bd62:	f04f 30ff 	mov.w	r0, #4294967295
 800bd66:	e16d      	b.n	800c044 <__ieee754_rem_pio2+0x3ec>
 800bd68:	4b88      	ldr	r3, [pc, #544]	; (800bf8c <__ieee754_rem_pio2+0x334>)
 800bd6a:	4598      	cmp	r8, r3
 800bd6c:	f300 80da 	bgt.w	800bf24 <__ieee754_rem_pio2+0x2cc>
 800bd70:	f001 f8be 	bl	800cef0 <fabs>
 800bd74:	ec55 4b10 	vmov	r4, r5, d0
 800bd78:	ee10 0a10 	vmov	r0, s0
 800bd7c:	a37a      	add	r3, pc, #488	; (adr r3, 800bf68 <__ieee754_rem_pio2+0x310>)
 800bd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd82:	4629      	mov	r1, r5
 800bd84:	f7f4 fc54 	bl	8000630 <__aeabi_dmul>
 800bd88:	2200      	movs	r2, #0
 800bd8a:	4b81      	ldr	r3, [pc, #516]	; (800bf90 <__ieee754_rem_pio2+0x338>)
 800bd8c:	f7f4 fa9e 	bl	80002cc <__adddf3>
 800bd90:	f7f4 fefe 	bl	8000b90 <__aeabi_d2iz>
 800bd94:	4681      	mov	r9, r0
 800bd96:	f7f4 fbe5 	bl	8000564 <__aeabi_i2d>
 800bd9a:	a36b      	add	r3, pc, #428	; (adr r3, 800bf48 <__ieee754_rem_pio2+0x2f0>)
 800bd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bda4:	f7f4 fc44 	bl	8000630 <__aeabi_dmul>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	460b      	mov	r3, r1
 800bdac:	4620      	mov	r0, r4
 800bdae:	4629      	mov	r1, r5
 800bdb0:	f7f4 fa8a 	bl	80002c8 <__aeabi_dsub>
 800bdb4:	a366      	add	r3, pc, #408	; (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f8>)
 800bdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdba:	4604      	mov	r4, r0
 800bdbc:	460d      	mov	r5, r1
 800bdbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdc2:	f7f4 fc35 	bl	8000630 <__aeabi_dmul>
 800bdc6:	f1b9 0f1f 	cmp.w	r9, #31
 800bdca:	4606      	mov	r6, r0
 800bdcc:	460f      	mov	r7, r1
 800bdce:	dc06      	bgt.n	800bdde <__ieee754_rem_pio2+0x186>
 800bdd0:	f109 32ff 	add.w	r2, r9, #4294967295
 800bdd4:	4b6f      	ldr	r3, [pc, #444]	; (800bf94 <__ieee754_rem_pio2+0x33c>)
 800bdd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdda:	4598      	cmp	r8, r3
 800bddc:	d172      	bne.n	800bec4 <__ieee754_rem_pio2+0x26c>
 800bdde:	463b      	mov	r3, r7
 800bde0:	4632      	mov	r2, r6
 800bde2:	4620      	mov	r0, r4
 800bde4:	4629      	mov	r1, r5
 800bde6:	f7f4 fa6f 	bl	80002c8 <__aeabi_dsub>
 800bdea:	ea4f 5828 	mov.w	r8, r8, asr #20
 800bdee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bdf2:	ebc3 0308 	rsb	r3, r3, r8
 800bdf6:	2b10      	cmp	r3, #16
 800bdf8:	e9ca 0100 	strd	r0, r1, [sl]
 800bdfc:	dd6d      	ble.n	800beda <__ieee754_rem_pio2+0x282>
 800bdfe:	a356      	add	r3, pc, #344	; (adr r3, 800bf58 <__ieee754_rem_pio2+0x300>)
 800be00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be08:	f7f4 fc12 	bl	8000630 <__aeabi_dmul>
 800be0c:	4606      	mov	r6, r0
 800be0e:	460f      	mov	r7, r1
 800be10:	4602      	mov	r2, r0
 800be12:	460b      	mov	r3, r1
 800be14:	4620      	mov	r0, r4
 800be16:	4629      	mov	r1, r5
 800be18:	f7f4 fa56 	bl	80002c8 <__aeabi_dsub>
 800be1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be20:	4602      	mov	r2, r0
 800be22:	460b      	mov	r3, r1
 800be24:	4620      	mov	r0, r4
 800be26:	4629      	mov	r1, r5
 800be28:	f7f4 fa4e 	bl	80002c8 <__aeabi_dsub>
 800be2c:	4632      	mov	r2, r6
 800be2e:	463b      	mov	r3, r7
 800be30:	f7f4 fa4a 	bl	80002c8 <__aeabi_dsub>
 800be34:	a34a      	add	r3, pc, #296	; (adr r3, 800bf60 <__ieee754_rem_pio2+0x308>)
 800be36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3a:	4604      	mov	r4, r0
 800be3c:	460d      	mov	r5, r1
 800be3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be42:	f7f4 fbf5 	bl	8000630 <__aeabi_dmul>
 800be46:	4622      	mov	r2, r4
 800be48:	462b      	mov	r3, r5
 800be4a:	f7f4 fa3d 	bl	80002c8 <__aeabi_dsub>
 800be4e:	460b      	mov	r3, r1
 800be50:	4602      	mov	r2, r0
 800be52:	4606      	mov	r6, r0
 800be54:	460f      	mov	r7, r1
 800be56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be5a:	f7f4 fa35 	bl	80002c8 <__aeabi_dsub>
 800be5e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be62:	ebc3 0808 	rsb	r8, r3, r8
 800be66:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
 800be6a:	e9ca 0100 	strd	r0, r1, [sl]
 800be6e:	dd32      	ble.n	800bed6 <__ieee754_rem_pio2+0x27e>
 800be70:	a33f      	add	r3, pc, #252	; (adr r3, 800bf70 <__ieee754_rem_pio2+0x318>)
 800be72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be7a:	f7f4 fbd9 	bl	8000630 <__aeabi_dmul>
 800be7e:	4606      	mov	r6, r0
 800be80:	460f      	mov	r7, r1
 800be82:	4602      	mov	r2, r0
 800be84:	460b      	mov	r3, r1
 800be86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be8a:	f7f4 fa1d 	bl	80002c8 <__aeabi_dsub>
 800be8e:	4602      	mov	r2, r0
 800be90:	460b      	mov	r3, r1
 800be92:	4604      	mov	r4, r0
 800be94:	460d      	mov	r5, r1
 800be96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be9a:	f7f4 fa15 	bl	80002c8 <__aeabi_dsub>
 800be9e:	4632      	mov	r2, r6
 800bea0:	463b      	mov	r3, r7
 800bea2:	f7f4 fa11 	bl	80002c8 <__aeabi_dsub>
 800bea6:	a334      	add	r3, pc, #208	; (adr r3, 800bf78 <__ieee754_rem_pio2+0x320>)
 800bea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beac:	4606      	mov	r6, r0
 800beae:	460f      	mov	r7, r1
 800beb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beb4:	f7f4 fbbc 	bl	8000630 <__aeabi_dmul>
 800beb8:	4632      	mov	r2, r6
 800beba:	463b      	mov	r3, r7
 800bebc:	f7f4 fa04 	bl	80002c8 <__aeabi_dsub>
 800bec0:	4606      	mov	r6, r0
 800bec2:	460f      	mov	r7, r1
 800bec4:	4632      	mov	r2, r6
 800bec6:	463b      	mov	r3, r7
 800bec8:	4620      	mov	r0, r4
 800beca:	4629      	mov	r1, r5
 800becc:	f7f4 f9fc 	bl	80002c8 <__aeabi_dsub>
 800bed0:	e9ca 0100 	strd	r0, r1, [sl]
 800bed4:	e001      	b.n	800beda <__ieee754_rem_pio2+0x282>
 800bed6:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800beda:	ed9a 7b00 	vldr	d7, [sl]
 800bede:	4620      	mov	r0, r4
 800bee0:	ec53 2b17 	vmov	r2, r3, d7
 800bee4:	4629      	mov	r1, r5
 800bee6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800beea:	f7f4 f9ed 	bl	80002c8 <__aeabi_dsub>
 800beee:	4632      	mov	r2, r6
 800bef0:	463b      	mov	r3, r7
 800bef2:	f7f4 f9e9 	bl	80002c8 <__aeabi_dsub>
 800bef6:	f1bb 0f00 	cmp.w	fp, #0
 800befa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800befe:	f280 80a0 	bge.w	800c042 <__ieee754_rem_pio2+0x3ea>
 800bf02:	9b02      	ldr	r3, [sp, #8]
 800bf04:	f8ca 3000 	str.w	r3, [sl]
 800bf08:	9b03      	ldr	r3, [sp, #12]
 800bf0a:	f8ca 0008 	str.w	r0, [sl, #8]
 800bf0e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bf12:	f8ca 3004 	str.w	r3, [sl, #4]
 800bf16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf1a:	f8ca 300c 	str.w	r3, [sl, #12]
 800bf1e:	f1c9 0000 	rsb	r0, r9, #0
 800bf22:	e08f      	b.n	800c044 <__ieee754_rem_pio2+0x3ec>
 800bf24:	4b1c      	ldr	r3, [pc, #112]	; (800bf98 <__ieee754_rem_pio2+0x340>)
 800bf26:	4598      	cmp	r8, r3
 800bf28:	dd38      	ble.n	800bf9c <__ieee754_rem_pio2+0x344>
 800bf2a:	ee10 2a10 	vmov	r2, s0
 800bf2e:	462b      	mov	r3, r5
 800bf30:	4620      	mov	r0, r4
 800bf32:	4629      	mov	r1, r5
 800bf34:	f7f4 f9c8 	bl	80002c8 <__aeabi_dsub>
 800bf38:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bf3c:	e9ca 0100 	strd	r0, r1, [sl]
 800bf40:	2000      	movs	r0, #0
 800bf42:	e07f      	b.n	800c044 <__ieee754_rem_pio2+0x3ec>
 800bf44:	f3af 8000 	nop.w
 800bf48:	54400000 	.word	0x54400000
 800bf4c:	3ff921fb 	.word	0x3ff921fb
 800bf50:	1a626331 	.word	0x1a626331
 800bf54:	3dd0b461 	.word	0x3dd0b461
 800bf58:	1a600000 	.word	0x1a600000
 800bf5c:	3dd0b461 	.word	0x3dd0b461
 800bf60:	2e037073 	.word	0x2e037073
 800bf64:	3ba3198a 	.word	0x3ba3198a
 800bf68:	6dc9c883 	.word	0x6dc9c883
 800bf6c:	3fe45f30 	.word	0x3fe45f30
 800bf70:	2e000000 	.word	0x2e000000
 800bf74:	3ba3198a 	.word	0x3ba3198a
 800bf78:	252049c1 	.word	0x252049c1
 800bf7c:	397b839a 	.word	0x397b839a
 800bf80:	3fe921fb 	.word	0x3fe921fb
 800bf84:	4002d97b 	.word	0x4002d97b
 800bf88:	3ff921fb 	.word	0x3ff921fb
 800bf8c:	413921fb 	.word	0x413921fb
 800bf90:	3fe00000 	.word	0x3fe00000
 800bf94:	0800d3e4 	.word	0x0800d3e4
 800bf98:	7fefffff 	.word	0x7fefffff
 800bf9c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800bfa0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800bfa4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	460d      	mov	r5, r1
 800bfac:	f7f4 fdf0 	bl	8000b90 <__aeabi_d2iz>
 800bfb0:	f7f4 fad8 	bl	8000564 <__aeabi_i2d>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	4620      	mov	r0, r4
 800bfba:	4629      	mov	r1, r5
 800bfbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bfc0:	f7f4 f982 	bl	80002c8 <__aeabi_dsub>
 800bfc4:	2200      	movs	r2, #0
 800bfc6:	4b21      	ldr	r3, [pc, #132]	; (800c04c <__ieee754_rem_pio2+0x3f4>)
 800bfc8:	f7f4 fb32 	bl	8000630 <__aeabi_dmul>
 800bfcc:	460d      	mov	r5, r1
 800bfce:	4604      	mov	r4, r0
 800bfd0:	f7f4 fdde 	bl	8000b90 <__aeabi_d2iz>
 800bfd4:	f7f4 fac6 	bl	8000564 <__aeabi_i2d>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	460b      	mov	r3, r1
 800bfdc:	4620      	mov	r0, r4
 800bfde:	4629      	mov	r1, r5
 800bfe0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bfe4:	f7f4 f970 	bl	80002c8 <__aeabi_dsub>
 800bfe8:	2200      	movs	r2, #0
 800bfea:	4b18      	ldr	r3, [pc, #96]	; (800c04c <__ieee754_rem_pio2+0x3f4>)
 800bfec:	f7f4 fb20 	bl	8000630 <__aeabi_dmul>
 800bff0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bff4:	ad0c      	add	r5, sp, #48	; 0x30
 800bff6:	2403      	movs	r4, #3
 800bff8:	2200      	movs	r2, #0
 800bffa:	2300      	movs	r3, #0
 800bffc:	e975 0102 	ldrd	r0, r1, [r5, #-8]!
 800c000:	1e67      	subs	r7, r4, #1
 800c002:	f7f4 fd7d 	bl	8000b00 <__aeabi_dcmpeq>
 800c006:	b108      	cbz	r0, 800c00c <__ieee754_rem_pio2+0x3b4>
 800c008:	463c      	mov	r4, r7
 800c00a:	e7f5      	b.n	800bff8 <__ieee754_rem_pio2+0x3a0>
 800c00c:	4b10      	ldr	r3, [pc, #64]	; (800c050 <__ieee754_rem_pio2+0x3f8>)
 800c00e:	9301      	str	r3, [sp, #4]
 800c010:	2302      	movs	r3, #2
 800c012:	9300      	str	r3, [sp, #0]
 800c014:	4632      	mov	r2, r6
 800c016:	4623      	mov	r3, r4
 800c018:	4651      	mov	r1, sl
 800c01a:	a806      	add	r0, sp, #24
 800c01c:	f000 f9b8 	bl	800c390 <__kernel_rem_pio2>
 800c020:	f1bb 0f00 	cmp.w	fp, #0
 800c024:	da0e      	bge.n	800c044 <__ieee754_rem_pio2+0x3ec>
 800c026:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c02a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c02e:	f8ca 3004 	str.w	r3, [sl, #4]
 800c032:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c036:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c03a:	f8ca 300c 	str.w	r3, [sl, #12]
 800c03e:	4240      	negs	r0, r0
 800c040:	e000      	b.n	800c044 <__ieee754_rem_pio2+0x3ec>
 800c042:	4648      	mov	r0, r9
 800c044:	b00d      	add	sp, #52	; 0x34
 800c046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04a:	bf00      	nop
 800c04c:	41700000 	.word	0x41700000
 800c050:	0800d464 	.word	0x0800d464

0800c054 <__ieee754_sqrt>:
 800c054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c058:	4957      	ldr	r1, [pc, #348]	; (800c1b8 <__ieee754_sqrt+0x164>)
 800c05a:	4f57      	ldr	r7, [pc, #348]	; (800c1b8 <__ieee754_sqrt+0x164>)
 800c05c:	ec55 4b10 	vmov	r4, r5, d0
 800c060:	4029      	ands	r1, r5
 800c062:	42b9      	cmp	r1, r7
 800c064:	462a      	mov	r2, r5
 800c066:	462b      	mov	r3, r5
 800c068:	4626      	mov	r6, r4
 800c06a:	d10c      	bne.n	800c086 <__ieee754_sqrt+0x32>
 800c06c:	ee10 2a10 	vmov	r2, s0
 800c070:	462b      	mov	r3, r5
 800c072:	ee10 0a10 	vmov	r0, s0
 800c076:	4629      	mov	r1, r5
 800c078:	f7f4 fada 	bl	8000630 <__aeabi_dmul>
 800c07c:	4622      	mov	r2, r4
 800c07e:	462b      	mov	r3, r5
 800c080:	f7f4 f924 	bl	80002cc <__adddf3>
 800c084:	e094      	b.n	800c1b0 <__ieee754_sqrt+0x15c>
 800c086:	2d00      	cmp	r5, #0
 800c088:	dc11      	bgt.n	800c0ae <__ieee754_sqrt+0x5a>
 800c08a:	f025 4100 	bic.w	r1, r5, #2147483648	; 0x80000000
 800c08e:	4321      	orrs	r1, r4
 800c090:	f000 808b 	beq.w	800c1aa <__ieee754_sqrt+0x156>
 800c094:	b15d      	cbz	r5, 800c0ae <__ieee754_sqrt+0x5a>
 800c096:	ee10 2a10 	vmov	r2, s0
 800c09a:	462b      	mov	r3, r5
 800c09c:	4620      	mov	r0, r4
 800c09e:	4629      	mov	r1, r5
 800c0a0:	f7f4 f912 	bl	80002c8 <__aeabi_dsub>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	f7f4 fbec 	bl	8000884 <__aeabi_ddiv>
 800c0ac:	e080      	b.n	800c1b0 <__ieee754_sqrt+0x15c>
 800c0ae:	1512      	asrs	r2, r2, #20
 800c0b0:	d112      	bne.n	800c0d8 <__ieee754_sqrt+0x84>
 800c0b2:	b91b      	cbnz	r3, 800c0bc <__ieee754_sqrt+0x68>
 800c0b4:	0af3      	lsrs	r3, r6, #11
 800c0b6:	3a15      	subs	r2, #21
 800c0b8:	0576      	lsls	r6, r6, #21
 800c0ba:	e7fa      	b.n	800c0b2 <__ieee754_sqrt+0x5e>
 800c0bc:	2100      	movs	r1, #0
 800c0be:	02d8      	lsls	r0, r3, #11
 800c0c0:	d402      	bmi.n	800c0c8 <__ieee754_sqrt+0x74>
 800c0c2:	005b      	lsls	r3, r3, #1
 800c0c4:	3101      	adds	r1, #1
 800c0c6:	e7fa      	b.n	800c0be <__ieee754_sqrt+0x6a>
 800c0c8:	1e48      	subs	r0, r1, #1
 800c0ca:	1a12      	subs	r2, r2, r0
 800c0cc:	f1c1 0020 	rsb	r0, r1, #32
 800c0d0:	fa26 f000 	lsr.w	r0, r6, r0
 800c0d4:	4303      	orrs	r3, r0
 800c0d6:	408e      	lsls	r6, r1
 800c0d8:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c0dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0e0:	07d1      	lsls	r1, r2, #31
 800c0e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c0e6:	bf42      	ittt	mi
 800c0e8:	005b      	lslmi	r3, r3, #1
 800c0ea:	eb03 73d6 	addmi.w	r3, r3, r6, lsr #31
 800c0ee:	0076      	lslmi	r6, r6, #1
 800c0f0:	1055      	asrs	r5, r2, #1
 800c0f2:	f04f 0e00 	mov.w	lr, #0
 800c0f6:	eb03 72d6 	add.w	r2, r3, r6, lsr #31
 800c0fa:	4413      	add	r3, r2
 800c0fc:	0076      	lsls	r6, r6, #1
 800c0fe:	2216      	movs	r2, #22
 800c100:	4677      	mov	r7, lr
 800c102:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c106:	1878      	adds	r0, r7, r1
 800c108:	4298      	cmp	r0, r3
 800c10a:	bfde      	ittt	le
 800c10c:	1a1b      	suble	r3, r3, r0
 800c10e:	1847      	addle	r7, r0, r1
 800c110:	448e      	addle	lr, r1
 800c112:	005b      	lsls	r3, r3, #1
 800c114:	3a01      	subs	r2, #1
 800c116:	eb03 73d6 	add.w	r3, r3, r6, lsr #31
 800c11a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c11e:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800c122:	d1f0      	bne.n	800c106 <__ieee754_sqrt+0xb2>
 800c124:	2420      	movs	r4, #32
 800c126:	4694      	mov	ip, r2
 800c128:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800c12c:	429f      	cmp	r7, r3
 800c12e:	eb01 000c 	add.w	r0, r1, ip
 800c132:	db02      	blt.n	800c13a <__ieee754_sqrt+0xe6>
 800c134:	d116      	bne.n	800c164 <__ieee754_sqrt+0x110>
 800c136:	42b0      	cmp	r0, r6
 800c138:	d813      	bhi.n	800c162 <__ieee754_sqrt+0x10e>
 800c13a:	2800      	cmp	r0, #0
 800c13c:	eb00 0c01 	add.w	ip, r0, r1
 800c140:	da05      	bge.n	800c14e <__ieee754_sqrt+0xfa>
 800c142:	f1bc 0f00 	cmp.w	ip, #0
 800c146:	db02      	blt.n	800c14e <__ieee754_sqrt+0xfa>
 800c148:	f107 0801 	add.w	r8, r7, #1
 800c14c:	e000      	b.n	800c150 <__ieee754_sqrt+0xfc>
 800c14e:	46b8      	mov	r8, r7
 800c150:	1bdb      	subs	r3, r3, r7
 800c152:	42b0      	cmp	r0, r6
 800c154:	bf88      	it	hi
 800c156:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c15a:	1a36      	subs	r6, r6, r0
 800c15c:	440a      	add	r2, r1
 800c15e:	4647      	mov	r7, r8
 800c160:	e000      	b.n	800c164 <__ieee754_sqrt+0x110>
 800c162:	463b      	mov	r3, r7
 800c164:	eb03 70d6 	add.w	r0, r3, r6, lsr #31
 800c168:	3c01      	subs	r4, #1
 800c16a:	4403      	add	r3, r0
 800c16c:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800c170:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c174:	d1da      	bne.n	800c12c <__ieee754_sqrt+0xd8>
 800c176:	4333      	orrs	r3, r6
 800c178:	d007      	beq.n	800c18a <__ieee754_sqrt+0x136>
 800c17a:	1c53      	adds	r3, r2, #1
 800c17c:	bf13      	iteet	ne
 800c17e:	f002 0301 	andne.w	r3, r2, #1
 800c182:	f10e 0e01 	addeq.w	lr, lr, #1
 800c186:	4622      	moveq	r2, r4
 800c188:	18d2      	addne	r2, r2, r3
 800c18a:	ea4f 046e 	mov.w	r4, lr, asr #1
 800c18e:	0853      	lsrs	r3, r2, #1
 800c190:	f104 547f 	add.w	r4, r4, #1069547520	; 0x3fc00000
 800c194:	f01e 0f01 	tst.w	lr, #1
 800c198:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
 800c19c:	bf18      	it	ne
 800c19e:	f043 4300 	orrne.w	r3, r3, #2147483648	; 0x80000000
 800c1a2:	eb04 5105 	add.w	r1, r4, r5, lsl #20
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	e002      	b.n	800c1b0 <__ieee754_sqrt+0x15c>
 800c1aa:	ee10 0a10 	vmov	r0, s0
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	ec41 0b10 	vmov	d0, r0, r1
 800c1b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1b8:	7ff00000 	.word	0x7ff00000
 800c1bc:	00000000 	.word	0x00000000

0800c1c0 <__kernel_cos>:
 800c1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c4:	ec59 8b10 	vmov	r8, r9, d0
 800c1c8:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800c1cc:	b085      	sub	sp, #20
 800c1ce:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800c1d2:	ed8d 1b00 	vstr	d1, [sp]
 800c1d6:	da07      	bge.n	800c1e8 <__kernel_cos+0x28>
 800c1d8:	ee10 0a10 	vmov	r0, s0
 800c1dc:	4649      	mov	r1, r9
 800c1de:	f7f4 fcd7 	bl	8000b90 <__aeabi_d2iz>
 800c1e2:	2800      	cmp	r0, #0
 800c1e4:	f000 80a6 	beq.w	800c334 <__kernel_cos+0x174>
 800c1e8:	4642      	mov	r2, r8
 800c1ea:	464b      	mov	r3, r9
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	4649      	mov	r1, r9
 800c1f0:	f7f4 fa1e 	bl	8000630 <__aeabi_dmul>
 800c1f4:	a359      	add	r3, pc, #356	; (adr r3, 800c35c <__kernel_cos+0x19c>)
 800c1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fa:	4604      	mov	r4, r0
 800c1fc:	460d      	mov	r5, r1
 800c1fe:	f7f4 fa17 	bl	8000630 <__aeabi_dmul>
 800c202:	a358      	add	r3, pc, #352	; (adr r3, 800c364 <__kernel_cos+0x1a4>)
 800c204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c208:	f7f4 f860 	bl	80002cc <__adddf3>
 800c20c:	4622      	mov	r2, r4
 800c20e:	462b      	mov	r3, r5
 800c210:	f7f4 fa0e 	bl	8000630 <__aeabi_dmul>
 800c214:	a355      	add	r3, pc, #340	; (adr r3, 800c36c <__kernel_cos+0x1ac>)
 800c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21a:	f7f4 f855 	bl	80002c8 <__aeabi_dsub>
 800c21e:	4622      	mov	r2, r4
 800c220:	462b      	mov	r3, r5
 800c222:	f7f4 fa05 	bl	8000630 <__aeabi_dmul>
 800c226:	a353      	add	r3, pc, #332	; (adr r3, 800c374 <__kernel_cos+0x1b4>)
 800c228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22c:	f7f4 f84e 	bl	80002cc <__adddf3>
 800c230:	4622      	mov	r2, r4
 800c232:	462b      	mov	r3, r5
 800c234:	f7f4 f9fc 	bl	8000630 <__aeabi_dmul>
 800c238:	a350      	add	r3, pc, #320	; (adr r3, 800c37c <__kernel_cos+0x1bc>)
 800c23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c23e:	f7f4 f843 	bl	80002c8 <__aeabi_dsub>
 800c242:	4622      	mov	r2, r4
 800c244:	462b      	mov	r3, r5
 800c246:	f7f4 f9f3 	bl	8000630 <__aeabi_dmul>
 800c24a:	a34e      	add	r3, pc, #312	; (adr r3, 800c384 <__kernel_cos+0x1c4>)
 800c24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c250:	f7f4 f83c 	bl	80002cc <__adddf3>
 800c254:	462b      	mov	r3, r5
 800c256:	4622      	mov	r2, r4
 800c258:	f7f4 f9ea 	bl	8000630 <__aeabi_dmul>
 800c25c:	4b3a      	ldr	r3, [pc, #232]	; (800c348 <__kernel_cos+0x188>)
 800c25e:	429f      	cmp	r7, r3
 800c260:	4682      	mov	sl, r0
 800c262:	468b      	mov	fp, r1
 800c264:	dc26      	bgt.n	800c2b4 <__kernel_cos+0xf4>
 800c266:	2200      	movs	r2, #0
 800c268:	4b38      	ldr	r3, [pc, #224]	; (800c34c <__kernel_cos+0x18c>)
 800c26a:	4620      	mov	r0, r4
 800c26c:	4629      	mov	r1, r5
 800c26e:	f7f4 f9df 	bl	8000630 <__aeabi_dmul>
 800c272:	4652      	mov	r2, sl
 800c274:	4606      	mov	r6, r0
 800c276:	460f      	mov	r7, r1
 800c278:	465b      	mov	r3, fp
 800c27a:	4620      	mov	r0, r4
 800c27c:	4629      	mov	r1, r5
 800c27e:	f7f4 f9d7 	bl	8000630 <__aeabi_dmul>
 800c282:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c286:	4604      	mov	r4, r0
 800c288:	460d      	mov	r5, r1
 800c28a:	4640      	mov	r0, r8
 800c28c:	4649      	mov	r1, r9
 800c28e:	f7f4 f9cf 	bl	8000630 <__aeabi_dmul>
 800c292:	4602      	mov	r2, r0
 800c294:	460b      	mov	r3, r1
 800c296:	4620      	mov	r0, r4
 800c298:	4629      	mov	r1, r5
 800c29a:	f7f4 f815 	bl	80002c8 <__aeabi_dsub>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	4639      	mov	r1, r7
 800c2a6:	f7f4 f80f 	bl	80002c8 <__aeabi_dsub>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	2000      	movs	r0, #0
 800c2b0:	4927      	ldr	r1, [pc, #156]	; (800c350 <__kernel_cos+0x190>)
 800c2b2:	e03c      	b.n	800c32e <__kernel_cos+0x16e>
 800c2b4:	4b27      	ldr	r3, [pc, #156]	; (800c354 <__kernel_cos+0x194>)
 800c2b6:	4926      	ldr	r1, [pc, #152]	; (800c350 <__kernel_cos+0x190>)
 800c2b8:	429f      	cmp	r7, r3
 800c2ba:	bfd7      	itett	le
 800c2bc:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800c2c0:	4f25      	ldrgt	r7, [pc, #148]	; (800c358 <__kernel_cos+0x198>)
 800c2c2:	2200      	movle	r2, #0
 800c2c4:	4616      	movle	r6, r2
 800c2c6:	bfd4      	ite	le
 800c2c8:	461f      	movle	r7, r3
 800c2ca:	2600      	movgt	r6, #0
 800c2cc:	4632      	mov	r2, r6
 800c2ce:	463b      	mov	r3, r7
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	f7f3 fff9 	bl	80002c8 <__aeabi_dsub>
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2dc:	4b1b      	ldr	r3, [pc, #108]	; (800c34c <__kernel_cos+0x18c>)
 800c2de:	4620      	mov	r0, r4
 800c2e0:	4629      	mov	r1, r5
 800c2e2:	f7f4 f9a5 	bl	8000630 <__aeabi_dmul>
 800c2e6:	4632      	mov	r2, r6
 800c2e8:	463b      	mov	r3, r7
 800c2ea:	f7f3 ffed 	bl	80002c8 <__aeabi_dsub>
 800c2ee:	4652      	mov	r2, sl
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	460f      	mov	r7, r1
 800c2f4:	465b      	mov	r3, fp
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	f7f4 f999 	bl	8000630 <__aeabi_dmul>
 800c2fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c302:	4604      	mov	r4, r0
 800c304:	460d      	mov	r5, r1
 800c306:	4640      	mov	r0, r8
 800c308:	4649      	mov	r1, r9
 800c30a:	f7f4 f991 	bl	8000630 <__aeabi_dmul>
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	4620      	mov	r0, r4
 800c314:	4629      	mov	r1, r5
 800c316:	f7f3 ffd7 	bl	80002c8 <__aeabi_dsub>
 800c31a:	4602      	mov	r2, r0
 800c31c:	460b      	mov	r3, r1
 800c31e:	4630      	mov	r0, r6
 800c320:	4639      	mov	r1, r7
 800c322:	f7f3 ffd1 	bl	80002c8 <__aeabi_dsub>
 800c326:	4602      	mov	r2, r0
 800c328:	460b      	mov	r3, r1
 800c32a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c32e:	f7f3 ffcb 	bl	80002c8 <__aeabi_dsub>
 800c332:	e001      	b.n	800c338 <__kernel_cos+0x178>
 800c334:	4906      	ldr	r1, [pc, #24]	; (800c350 <__kernel_cos+0x190>)
 800c336:	2000      	movs	r0, #0
 800c338:	ec41 0b10 	vmov	d0, r0, r1
 800c33c:	b005      	add	sp, #20
 800c33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c342:	bf00      	nop
 800c344:	f3af 8000 	nop.w
 800c348:	3fd33332 	.word	0x3fd33332
 800c34c:	3fe00000 	.word	0x3fe00000
 800c350:	3ff00000 	.word	0x3ff00000
 800c354:	3fe90000 	.word	0x3fe90000
 800c358:	3fd20000 	.word	0x3fd20000
 800c35c:	be8838d4 	.word	0xbe8838d4
 800c360:	bda8fae9 	.word	0xbda8fae9
 800c364:	bdb4b1c4 	.word	0xbdb4b1c4
 800c368:	3e21ee9e 	.word	0x3e21ee9e
 800c36c:	809c52ad 	.word	0x809c52ad
 800c370:	3e927e4f 	.word	0x3e927e4f
 800c374:	19cb1590 	.word	0x19cb1590
 800c378:	3efa01a0 	.word	0x3efa01a0
 800c37c:	16c15177 	.word	0x16c15177
 800c380:	3f56c16c 	.word	0x3f56c16c
 800c384:	5555554c 	.word	0x5555554c
 800c388:	3fa55555 	.word	0x3fa55555
 800c38c:	00000000 	.word	0x00000000

0800c390 <__kernel_rem_pio2>:
 800c390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c394:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c398:	2418      	movs	r4, #24
 800c39a:	9306      	str	r3, [sp, #24]
 800c39c:	9101      	str	r1, [sp, #4]
 800c39e:	4bba      	ldr	r3, [pc, #744]	; (800c688 <__kernel_rem_pio2+0x2f8>)
 800c3a0:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800c3a2:	9009      	str	r0, [sp, #36]	; 0x24
 800c3a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c3a8:	9302      	str	r3, [sp, #8]
 800c3aa:	9b06      	ldr	r3, [sp, #24]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	9305      	str	r3, [sp, #20]
 800c3b0:	1ed3      	subs	r3, r2, #3
 800c3b2:	fb93 f4f4 	sdiv	r4, r3, r4
 800c3b6:	f06f 0317 	mvn.w	r3, #23
 800c3ba:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800c3be:	fb04 3303 	mla	r3, r4, r3, r3
 800c3c2:	eb03 0802 	add.w	r8, r3, r2
 800c3c6:	9b02      	ldr	r3, [sp, #8]
 800c3c8:	9a05      	ldr	r2, [sp, #20]
 800c3ca:	eb03 0a02 	add.w	sl, r3, r2
 800c3ce:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c3d0:	1aa7      	subs	r7, r4, r2
 800c3d2:	ae20      	add	r6, sp, #128	; 0x80
 800c3d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c3d8:	2500      	movs	r5, #0
 800c3da:	4555      	cmp	r5, sl
 800c3dc:	dc0c      	bgt.n	800c3f8 <__kernel_rem_pio2+0x68>
 800c3de:	42ef      	cmn	r7, r5
 800c3e0:	d404      	bmi.n	800c3ec <__kernel_rem_pio2+0x5c>
 800c3e2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c3e6:	f7f4 f8bd 	bl	8000564 <__aeabi_i2d>
 800c3ea:	e001      	b.n	800c3f0 <__kernel_rem_pio2+0x60>
 800c3ec:	2000      	movs	r0, #0
 800c3ee:	2100      	movs	r1, #0
 800c3f0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c3f4:	3501      	adds	r5, #1
 800c3f6:	e7f0      	b.n	800c3da <__kernel_rem_pio2+0x4a>
 800c3f8:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c3fc:	2600      	movs	r6, #0
 800c3fe:	9b02      	ldr	r3, [sp, #8]
 800c400:	429e      	cmp	r6, r3
 800c402:	dc27      	bgt.n	800c454 <__kernel_rem_pio2+0xc4>
 800c404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c406:	9304      	str	r3, [sp, #16]
 800c408:	9b06      	ldr	r3, [sp, #24]
 800c40a:	199d      	adds	r5, r3, r6
 800c40c:	ab20      	add	r3, sp, #128	; 0x80
 800c40e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c412:	9308      	str	r3, [sp, #32]
 800c414:	f04f 0900 	mov.w	r9, #0
 800c418:	f04f 0a00 	mov.w	sl, #0
 800c41c:	2700      	movs	r7, #0
 800c41e:	9b05      	ldr	r3, [sp, #20]
 800c420:	429f      	cmp	r7, r3
 800c422:	dc13      	bgt.n	800c44c <__kernel_rem_pio2+0xbc>
 800c424:	9908      	ldr	r1, [sp, #32]
 800c426:	9d04      	ldr	r5, [sp, #16]
 800c428:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c42c:	9108      	str	r1, [sp, #32]
 800c42e:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800c432:	9504      	str	r5, [sp, #16]
 800c434:	f7f4 f8fc 	bl	8000630 <__aeabi_dmul>
 800c438:	4602      	mov	r2, r0
 800c43a:	460b      	mov	r3, r1
 800c43c:	4648      	mov	r0, r9
 800c43e:	4651      	mov	r1, sl
 800c440:	f7f3 ff44 	bl	80002cc <__adddf3>
 800c444:	3701      	adds	r7, #1
 800c446:	4681      	mov	r9, r0
 800c448:	468a      	mov	sl, r1
 800c44a:	e7e8      	b.n	800c41e <__kernel_rem_pio2+0x8e>
 800c44c:	e8ab 0600 	stmia.w	fp!, {r9, sl}
 800c450:	3601      	adds	r6, #1
 800c452:	e7d4      	b.n	800c3fe <__kernel_rem_pio2+0x6e>
 800c454:	9b02      	ldr	r3, [sp, #8]
 800c456:	f8dd b008 	ldr.w	fp, [sp, #8]
 800c45a:	aa0c      	add	r2, sp, #48	; 0x30
 800c45c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c460:	930a      	str	r3, [sp, #40]	; 0x28
 800c462:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c464:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c468:	930b      	str	r3, [sp, #44]	; 0x2c
 800c46a:	ab98      	add	r3, sp, #608	; 0x260
 800c46c:	f10b 5a00 	add.w	sl, fp, #536870912	; 0x20000000
 800c470:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c474:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c478:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c47c:	aa98      	add	r2, sp, #608	; 0x260
 800c47e:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c482:	eb02 0903 	add.w	r9, r2, r3
 800c486:	9308      	str	r3, [sp, #32]
 800c488:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800c48c:	f04f 0a00 	mov.w	sl, #0
 800c490:	ebca 030b 	rsb	r3, sl, fp
 800c494:	2b00      	cmp	r3, #0
 800c496:	dd25      	ble.n	800c4e4 <__kernel_rem_pio2+0x154>
 800c498:	2200      	movs	r2, #0
 800c49a:	4b7c      	ldr	r3, [pc, #496]	; (800c68c <__kernel_rem_pio2+0x2fc>)
 800c49c:	4630      	mov	r0, r6
 800c49e:	4639      	mov	r1, r7
 800c4a0:	f7f4 f8c6 	bl	8000630 <__aeabi_dmul>
 800c4a4:	f7f4 fb74 	bl	8000b90 <__aeabi_d2iz>
 800c4a8:	f7f4 f85c 	bl	8000564 <__aeabi_i2d>
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	4b78      	ldr	r3, [pc, #480]	; (800c690 <__kernel_rem_pio2+0x300>)
 800c4b0:	4604      	mov	r4, r0
 800c4b2:	460d      	mov	r5, r1
 800c4b4:	f7f4 f8bc 	bl	8000630 <__aeabi_dmul>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	4630      	mov	r0, r6
 800c4be:	4639      	mov	r1, r7
 800c4c0:	f7f3 ff02 	bl	80002c8 <__aeabi_dsub>
 800c4c4:	f7f4 fb64 	bl	8000b90 <__aeabi_d2iz>
 800c4c8:	ab0c      	add	r3, sp, #48	; 0x30
 800c4ca:	4629      	mov	r1, r5
 800c4cc:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 800c4d0:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f7f3 fef9 	bl	80002cc <__adddf3>
 800c4da:	f10a 0a01 	add.w	sl, sl, #1
 800c4de:	4606      	mov	r6, r0
 800c4e0:	460f      	mov	r7, r1
 800c4e2:	e7d5      	b.n	800c490 <__kernel_rem_pio2+0x100>
 800c4e4:	ec47 6b10 	vmov	d0, r6, r7
 800c4e8:	4640      	mov	r0, r8
 800c4ea:	f000 fd91 	bl	800d010 <scalbn>
 800c4ee:	ec55 4b10 	vmov	r4, r5, d0
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c4f8:	ee10 0a10 	vmov	r0, s0
 800c4fc:	4629      	mov	r1, r5
 800c4fe:	f7f4 f897 	bl	8000630 <__aeabi_dmul>
 800c502:	ec41 0b10 	vmov	d0, r0, r1
 800c506:	f000 fcfb 	bl	800cf00 <floor>
 800c50a:	2200      	movs	r2, #0
 800c50c:	ec51 0b10 	vmov	r0, r1, d0
 800c510:	4b60      	ldr	r3, [pc, #384]	; (800c694 <__kernel_rem_pio2+0x304>)
 800c512:	f7f4 f88d 	bl	8000630 <__aeabi_dmul>
 800c516:	4602      	mov	r2, r0
 800c518:	460b      	mov	r3, r1
 800c51a:	4620      	mov	r0, r4
 800c51c:	4629      	mov	r1, r5
 800c51e:	f7f3 fed3 	bl	80002c8 <__aeabi_dsub>
 800c522:	460d      	mov	r5, r1
 800c524:	4604      	mov	r4, r0
 800c526:	f7f4 fb33 	bl	8000b90 <__aeabi_d2iz>
 800c52a:	9004      	str	r0, [sp, #16]
 800c52c:	f7f4 f81a 	bl	8000564 <__aeabi_i2d>
 800c530:	4602      	mov	r2, r0
 800c532:	460b      	mov	r3, r1
 800c534:	4620      	mov	r0, r4
 800c536:	4629      	mov	r1, r5
 800c538:	f7f3 fec6 	bl	80002c8 <__aeabi_dsub>
 800c53c:	f1b8 0f00 	cmp.w	r8, #0
 800c540:	4606      	mov	r6, r0
 800c542:	460f      	mov	r7, r1
 800c544:	dd15      	ble.n	800c572 <__kernel_rem_pio2+0x1e2>
 800c546:	f10b 31ff 	add.w	r1, fp, #4294967295
 800c54a:	ab0c      	add	r3, sp, #48	; 0x30
 800c54c:	f1c8 0018 	rsb	r0, r8, #24
 800c550:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800c554:	9c04      	ldr	r4, [sp, #16]
 800c556:	fa42 f300 	asr.w	r3, r2, r0
 800c55a:	441c      	add	r4, r3
 800c55c:	4083      	lsls	r3, r0
 800c55e:	1ad3      	subs	r3, r2, r3
 800c560:	aa0c      	add	r2, sp, #48	; 0x30
 800c562:	f1c8 0017 	rsb	r0, r8, #23
 800c566:	9404      	str	r4, [sp, #16]
 800c568:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c56c:	fa43 fa00 	asr.w	sl, r3, r0
 800c570:	e00f      	b.n	800c592 <__kernel_rem_pio2+0x202>
 800c572:	d107      	bne.n	800c584 <__kernel_rem_pio2+0x1f4>
 800c574:	f10b 33ff 	add.w	r3, fp, #4294967295
 800c578:	aa0c      	add	r2, sp, #48	; 0x30
 800c57a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c57e:	ea4f 5ae0 	mov.w	sl, r0, asr #23
 800c582:	e006      	b.n	800c592 <__kernel_rem_pio2+0x202>
 800c584:	2200      	movs	r2, #0
 800c586:	4b44      	ldr	r3, [pc, #272]	; (800c698 <__kernel_rem_pio2+0x308>)
 800c588:	f7f4 fad8 	bl	8000b3c <__aeabi_dcmpge>
 800c58c:	b928      	cbnz	r0, 800c59a <__kernel_rem_pio2+0x20a>
 800c58e:	4682      	mov	sl, r0
 800c590:	e052      	b.n	800c638 <__kernel_rem_pio2+0x2a8>
 800c592:	f1ba 0f00 	cmp.w	sl, #0
 800c596:	dc02      	bgt.n	800c59e <__kernel_rem_pio2+0x20e>
 800c598:	e04e      	b.n	800c638 <__kernel_rem_pio2+0x2a8>
 800c59a:	f04f 0a02 	mov.w	sl, #2
 800c59e:	9b04      	ldr	r3, [sp, #16]
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	9304      	str	r3, [sp, #16]
 800c5a6:	4614      	mov	r4, r2
 800c5a8:	4593      	cmp	fp, r2
 800c5aa:	dd11      	ble.n	800c5d0 <__kernel_rem_pio2+0x240>
 800c5ac:	ab0c      	add	r3, sp, #48	; 0x30
 800c5ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5b2:	b91c      	cbnz	r4, 800c5bc <__kernel_rem_pio2+0x22c>
 800c5b4:	b153      	cbz	r3, 800c5cc <__kernel_rem_pio2+0x23c>
 800c5b6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c5ba:	e003      	b.n	800c5c4 <__kernel_rem_pio2+0x234>
 800c5bc:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
 800c5c0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800c5c4:	a90c      	add	r1, sp, #48	; 0x30
 800c5c6:	2401      	movs	r4, #1
 800c5c8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c5cc:	3201      	adds	r2, #1
 800c5ce:	e7eb      	b.n	800c5a8 <__kernel_rem_pio2+0x218>
 800c5d0:	f1b8 0f00 	cmp.w	r8, #0
 800c5d4:	dd17      	ble.n	800c606 <__kernel_rem_pio2+0x276>
 800c5d6:	f1b8 0f01 	cmp.w	r8, #1
 800c5da:	d00a      	beq.n	800c5f2 <__kernel_rem_pio2+0x262>
 800c5dc:	f1b8 0f02 	cmp.w	r8, #2
 800c5e0:	d111      	bne.n	800c606 <__kernel_rem_pio2+0x276>
 800c5e2:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c5e6:	ab0c      	add	r3, sp, #48	; 0x30
 800c5e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5ec:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c5f0:	e006      	b.n	800c600 <__kernel_rem_pio2+0x270>
 800c5f2:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c5f6:	ab0c      	add	r3, sp, #48	; 0x30
 800c5f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5fc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c600:	a90c      	add	r1, sp, #48	; 0x30
 800c602:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c606:	f1ba 0f02 	cmp.w	sl, #2
 800c60a:	d115      	bne.n	800c638 <__kernel_rem_pio2+0x2a8>
 800c60c:	4632      	mov	r2, r6
 800c60e:	463b      	mov	r3, r7
 800c610:	2000      	movs	r0, #0
 800c612:	4922      	ldr	r1, [pc, #136]	; (800c69c <__kernel_rem_pio2+0x30c>)
 800c614:	f7f3 fe58 	bl	80002c8 <__aeabi_dsub>
 800c618:	4606      	mov	r6, r0
 800c61a:	460f      	mov	r7, r1
 800c61c:	b164      	cbz	r4, 800c638 <__kernel_rem_pio2+0x2a8>
 800c61e:	4640      	mov	r0, r8
 800c620:	ed9f 0b17 	vldr	d0, [pc, #92]	; 800c680 <__kernel_rem_pio2+0x2f0>
 800c624:	f000 fcf4 	bl	800d010 <scalbn>
 800c628:	4630      	mov	r0, r6
 800c62a:	4639      	mov	r1, r7
 800c62c:	ec53 2b10 	vmov	r2, r3, d0
 800c630:	f7f3 fe4a 	bl	80002c8 <__aeabi_dsub>
 800c634:	4606      	mov	r6, r0
 800c636:	460f      	mov	r7, r1
 800c638:	2200      	movs	r2, #0
 800c63a:	2300      	movs	r3, #0
 800c63c:	4630      	mov	r0, r6
 800c63e:	4639      	mov	r1, r7
 800c640:	f7f4 fa5e 	bl	8000b00 <__aeabi_dcmpeq>
 800c644:	2800      	cmp	r0, #0
 800c646:	d074      	beq.n	800c732 <__kernel_rem_pio2+0x3a2>
 800c648:	f10b 31ff 	add.w	r1, fp, #4294967295
 800c64c:	460b      	mov	r3, r1
 800c64e:	2200      	movs	r2, #0
 800c650:	9802      	ldr	r0, [sp, #8]
 800c652:	4283      	cmp	r3, r0
 800c654:	db05      	blt.n	800c662 <__kernel_rem_pio2+0x2d2>
 800c656:	a80c      	add	r0, sp, #48	; 0x30
 800c658:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c65c:	3b01      	subs	r3, #1
 800c65e:	4302      	orrs	r2, r0
 800c660:	e7f6      	b.n	800c650 <__kernel_rem_pio2+0x2c0>
 800c662:	2a00      	cmp	r2, #0
 800c664:	d158      	bne.n	800c718 <__kernel_rem_pio2+0x388>
 800c666:	2301      	movs	r3, #1
 800c668:	f06f 0103 	mvn.w	r1, #3
 800c66c:	fb01 f203 	mul.w	r2, r1, r3
 800c670:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c672:	5882      	ldr	r2, [r0, r2]
 800c674:	b9a2      	cbnz	r2, 800c6a0 <__kernel_rem_pio2+0x310>
 800c676:	3301      	adds	r3, #1
 800c678:	e7f8      	b.n	800c66c <__kernel_rem_pio2+0x2dc>
 800c67a:	bf00      	nop
 800c67c:	f3af 8000 	nop.w
 800c680:	00000000 	.word	0x00000000
 800c684:	3ff00000 	.word	0x3ff00000
 800c688:	0800d56c 	.word	0x0800d56c
 800c68c:	3e700000 	.word	0x3e700000
 800c690:	41700000 	.word	0x41700000
 800c694:	40200000 	.word	0x40200000
 800c698:	3fe00000 	.word	0x3fe00000
 800c69c:	3ff00000 	.word	0x3ff00000
 800c6a0:	9a08      	ldr	r2, [sp, #32]
 800c6a2:	a998      	add	r1, sp, #608	; 0x260
 800c6a4:	440a      	add	r2, r1
 800c6a6:	3a98      	subs	r2, #152	; 0x98
 800c6a8:	9204      	str	r2, [sp, #16]
 800c6aa:	9a06      	ldr	r2, [sp, #24]
 800c6ac:	445b      	add	r3, fp
 800c6ae:	eb02 050b 	add.w	r5, r2, fp
 800c6b2:	aa20      	add	r2, sp, #128	; 0x80
 800c6b4:	f10b 0601 	add.w	r6, fp, #1
 800c6b8:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800c6bc:	9308      	str	r3, [sp, #32]
 800c6be:	9b08      	ldr	r3, [sp, #32]
 800c6c0:	429e      	cmp	r6, r3
 800c6c2:	dc27      	bgt.n	800c714 <__kernel_rem_pio2+0x384>
 800c6c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6c6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c6ca:	f7f3 ff4b 	bl	8000564 <__aeabi_i2d>
 800c6ce:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c6d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6d4:	46a9      	mov	r9, r5
 800c6d6:	461c      	mov	r4, r3
 800c6d8:	2700      	movs	r7, #0
 800c6da:	f04f 0a00 	mov.w	sl, #0
 800c6de:	f04f 0b00 	mov.w	fp, #0
 800c6e2:	9b05      	ldr	r3, [sp, #20]
 800c6e4:	429f      	cmp	r7, r3
 800c6e6:	dc0f      	bgt.n	800c708 <__kernel_rem_pio2+0x378>
 800c6e8:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 800c6ec:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c6f0:	f7f3 ff9e 	bl	8000630 <__aeabi_dmul>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	4650      	mov	r0, sl
 800c6fa:	4659      	mov	r1, fp
 800c6fc:	f7f3 fde6 	bl	80002cc <__adddf3>
 800c700:	3701      	adds	r7, #1
 800c702:	4682      	mov	sl, r0
 800c704:	468b      	mov	fp, r1
 800c706:	e7ec      	b.n	800c6e2 <__kernel_rem_pio2+0x352>
 800c708:	9b04      	ldr	r3, [sp, #16]
 800c70a:	e9e3 ab02 	strd	sl, fp, [r3, #8]!
 800c70e:	3601      	adds	r6, #1
 800c710:	9304      	str	r3, [sp, #16]
 800c712:	e7d4      	b.n	800c6be <__kernel_rem_pio2+0x32e>
 800c714:	469b      	mov	fp, r3
 800c716:	e6a8      	b.n	800c46a <__kernel_rem_pio2+0xda>
 800c718:	f1a8 0818 	sub.w	r8, r8, #24
 800c71c:	468b      	mov	fp, r1
 800c71e:	ab0c      	add	r3, sp, #48	; 0x30
 800c720:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d13c      	bne.n	800c7a2 <__kernel_rem_pio2+0x412>
 800c728:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c72c:	f1a8 0818 	sub.w	r8, r8, #24
 800c730:	e7f5      	b.n	800c71e <__kernel_rem_pio2+0x38e>
 800c732:	f1c8 0000 	rsb	r0, r8, #0
 800c736:	ec47 6b10 	vmov	d0, r6, r7
 800c73a:	f000 fc69 	bl	800d010 <scalbn>
 800c73e:	ec55 4b10 	vmov	r4, r5, d0
 800c742:	2200      	movs	r2, #0
 800c744:	4bb6      	ldr	r3, [pc, #728]	; (800ca20 <__kernel_rem_pio2+0x690>)
 800c746:	ee10 0a10 	vmov	r0, s0
 800c74a:	4629      	mov	r1, r5
 800c74c:	f7f4 f9f6 	bl	8000b3c <__aeabi_dcmpge>
 800c750:	b300      	cbz	r0, 800c794 <__kernel_rem_pio2+0x404>
 800c752:	2200      	movs	r2, #0
 800c754:	4bb3      	ldr	r3, [pc, #716]	; (800ca24 <__kernel_rem_pio2+0x694>)
 800c756:	4620      	mov	r0, r4
 800c758:	4629      	mov	r1, r5
 800c75a:	f7f3 ff69 	bl	8000630 <__aeabi_dmul>
 800c75e:	f7f4 fa17 	bl	8000b90 <__aeabi_d2iz>
 800c762:	4606      	mov	r6, r0
 800c764:	f7f3 fefe 	bl	8000564 <__aeabi_i2d>
 800c768:	2200      	movs	r2, #0
 800c76a:	4bad      	ldr	r3, [pc, #692]	; (800ca20 <__kernel_rem_pio2+0x690>)
 800c76c:	f7f3 ff60 	bl	8000630 <__aeabi_dmul>
 800c770:	460b      	mov	r3, r1
 800c772:	4602      	mov	r2, r0
 800c774:	4629      	mov	r1, r5
 800c776:	4620      	mov	r0, r4
 800c778:	f7f3 fda6 	bl	80002c8 <__aeabi_dsub>
 800c77c:	f7f4 fa08 	bl	8000b90 <__aeabi_d2iz>
 800c780:	ab0c      	add	r3, sp, #48	; 0x30
 800c782:	f108 0818 	add.w	r8, r8, #24
 800c786:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 800c78a:	f10b 0b01 	add.w	fp, fp, #1
 800c78e:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 800c792:	e006      	b.n	800c7a2 <__kernel_rem_pio2+0x412>
 800c794:	4620      	mov	r0, r4
 800c796:	4629      	mov	r1, r5
 800c798:	f7f4 f9fa 	bl	8000b90 <__aeabi_d2iz>
 800c79c:	ab0c      	add	r3, sp, #48	; 0x30
 800c79e:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 800c7a2:	4640      	mov	r0, r8
 800c7a4:	ed9f 0b9a 	vldr	d0, [pc, #616]	; 800ca10 <__kernel_rem_pio2+0x680>
 800c7a8:	f000 fc32 	bl	800d010 <scalbn>
 800c7ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c7b0:	9305      	str	r3, [sp, #20]
 800c7b2:	9a05      	ldr	r2, [sp, #20]
 800c7b4:	ab98      	add	r3, sp, #608	; 0x260
 800c7b6:	189f      	adds	r7, r3, r2
 800c7b8:	ec55 4b10 	vmov	r4, r5, d0
 800c7bc:	3f98      	subs	r7, #152	; 0x98
 800c7be:	465e      	mov	r6, fp
 800c7c0:	2e00      	cmp	r6, #0
 800c7c2:	db14      	blt.n	800c7ee <__kernel_rem_pio2+0x45e>
 800c7c4:	ab0c      	add	r3, sp, #48	; 0x30
 800c7c6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c7ca:	f7f3 fecb 	bl	8000564 <__aeabi_i2d>
 800c7ce:	4622      	mov	r2, r4
 800c7d0:	462b      	mov	r3, r5
 800c7d2:	f7f3 ff2d 	bl	8000630 <__aeabi_dmul>
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c7dc:	4b91      	ldr	r3, [pc, #580]	; (800ca24 <__kernel_rem_pio2+0x694>)
 800c7de:	4620      	mov	r0, r4
 800c7e0:	4629      	mov	r1, r5
 800c7e2:	f7f3 ff25 	bl	8000630 <__aeabi_dmul>
 800c7e6:	3e01      	subs	r6, #1
 800c7e8:	4604      	mov	r4, r0
 800c7ea:	460d      	mov	r5, r1
 800c7ec:	e7e8      	b.n	800c7c0 <__kernel_rem_pio2+0x430>
 800c7ee:	f50d 7890 	add.w	r8, sp, #288	; 0x120
 800c7f2:	2400      	movs	r4, #0
 800c7f4:	4645      	mov	r5, r8
 800c7f6:	ebbb 0704 	subs.w	r7, fp, r4
 800c7fa:	d424      	bmi.n	800c846 <__kernel_rem_pio2+0x4b6>
 800c7fc:	ed9f 7b86 	vldr	d7, [pc, #536]	; 800ca18 <__kernel_rem_pio2+0x688>
 800c800:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c804:	ab70      	add	r3, sp, #448	; 0x1c0
 800c806:	f8df 9220 	ldr.w	r9, [pc, #544]	; 800ca28 <__kernel_rem_pio2+0x698>
 800c80a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c80e:	2600      	movs	r6, #0
 800c810:	9b02      	ldr	r3, [sp, #8]
 800c812:	429e      	cmp	r6, r3
 800c814:	dc11      	bgt.n	800c83a <__kernel_rem_pio2+0x4aa>
 800c816:	42a6      	cmp	r6, r4
 800c818:	dc0f      	bgt.n	800c83a <__kernel_rem_pio2+0x4aa>
 800c81a:	e8f7 2302 	ldrd	r2, r3, [r7], #8
 800c81e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c822:	f7f3 ff05 	bl	8000630 <__aeabi_dmul>
 800c826:	4602      	mov	r2, r0
 800c828:	460b      	mov	r3, r1
 800c82a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c82e:	f7f3 fd4d 	bl	80002cc <__adddf3>
 800c832:	3601      	adds	r6, #1
 800c834:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c838:	e7ea      	b.n	800c810 <__kernel_rem_pio2+0x480>
 800c83a:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c83e:	3401      	adds	r4, #1
 800c840:	eca8 7b02 	vstmia	r8!, {d7}
 800c844:	e7d7      	b.n	800c7f6 <__kernel_rem_pio2+0x466>
 800c846:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c848:	2b03      	cmp	r3, #3
 800c84a:	f200 80d8 	bhi.w	800c9fe <__kernel_rem_pio2+0x66e>
 800c84e:	e8df f003 	tbb	[pc, r3]
 800c852:	0810      	.short	0x0810
 800c854:	0208      	.short	0x0208
 800c856:	9a05      	ldr	r2, [sp, #20]
 800c858:	ab48      	add	r3, sp, #288	; 0x120
 800c85a:	189c      	adds	r4, r3, r2
 800c85c:	46a0      	mov	r8, r4
 800c85e:	46d9      	mov	r9, fp
 800c860:	e056      	b.n	800c910 <__kernel_rem_pio2+0x580>
 800c862:	9c05      	ldr	r4, [sp, #20]
 800c864:	ab48      	add	r3, sp, #288	; 0x120
 800c866:	3408      	adds	r4, #8
 800c868:	441c      	add	r4, r3
 800c86a:	465d      	mov	r5, fp
 800c86c:	2000      	movs	r0, #0
 800c86e:	2100      	movs	r1, #0
 800c870:	e01d      	b.n	800c8ae <__kernel_rem_pio2+0x51e>
 800c872:	9b05      	ldr	r3, [sp, #20]
 800c874:	aa98      	add	r2, sp, #608	; 0x260
 800c876:	4413      	add	r3, r2
 800c878:	f5a3 749c 	sub.w	r4, r3, #312	; 0x138
 800c87c:	2000      	movs	r0, #0
 800c87e:	2100      	movs	r1, #0
 800c880:	f1bb 0f00 	cmp.w	fp, #0
 800c884:	db06      	blt.n	800c894 <__kernel_rem_pio2+0x504>
 800c886:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c88a:	f7f3 fd1f 	bl	80002cc <__adddf3>
 800c88e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c892:	e7f5      	b.n	800c880 <__kernel_rem_pio2+0x4f0>
 800c894:	f1ba 0f00 	cmp.w	sl, #0
 800c898:	d003      	beq.n	800c8a2 <__kernel_rem_pio2+0x512>
 800c89a:	4602      	mov	r2, r0
 800c89c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8a0:	e001      	b.n	800c8a6 <__kernel_rem_pio2+0x516>
 800c8a2:	4602      	mov	r2, r0
 800c8a4:	460b      	mov	r3, r1
 800c8a6:	9901      	ldr	r1, [sp, #4]
 800c8a8:	e9c1 2300 	strd	r2, r3, [r1]
 800c8ac:	e0a7      	b.n	800c9fe <__kernel_rem_pio2+0x66e>
 800c8ae:	2d00      	cmp	r5, #0
 800c8b0:	db05      	blt.n	800c8be <__kernel_rem_pio2+0x52e>
 800c8b2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c8b6:	f7f3 fd09 	bl	80002cc <__adddf3>
 800c8ba:	3d01      	subs	r5, #1
 800c8bc:	e7f7      	b.n	800c8ae <__kernel_rem_pio2+0x51e>
 800c8be:	f1ba 0f00 	cmp.w	sl, #0
 800c8c2:	d003      	beq.n	800c8cc <__kernel_rem_pio2+0x53c>
 800c8c4:	4602      	mov	r2, r0
 800c8c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8ca:	e001      	b.n	800c8d0 <__kernel_rem_pio2+0x540>
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	9c01      	ldr	r4, [sp, #4]
 800c8d2:	e9c4 2300 	strd	r2, r3, [r4]
 800c8d6:	4602      	mov	r2, r0
 800c8d8:	460b      	mov	r3, r1
 800c8da:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c8de:	f7f3 fcf3 	bl	80002c8 <__aeabi_dsub>
 800c8e2:	ad4a      	add	r5, sp, #296	; 0x128
 800c8e4:	2401      	movs	r4, #1
 800c8e6:	45a3      	cmp	fp, r4
 800c8e8:	db05      	blt.n	800c8f6 <__kernel_rem_pio2+0x566>
 800c8ea:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c8ee:	f7f3 fced 	bl	80002cc <__adddf3>
 800c8f2:	3401      	adds	r4, #1
 800c8f4:	e7f7      	b.n	800c8e6 <__kernel_rem_pio2+0x556>
 800c8f6:	f1ba 0f00 	cmp.w	sl, #0
 800c8fa:	d003      	beq.n	800c904 <__kernel_rem_pio2+0x574>
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c902:	e001      	b.n	800c908 <__kernel_rem_pio2+0x578>
 800c904:	4602      	mov	r2, r0
 800c906:	460b      	mov	r3, r1
 800c908:	9901      	ldr	r1, [sp, #4]
 800c90a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800c90e:	e076      	b.n	800c9fe <__kernel_rem_pio2+0x66e>
 800c910:	f1b9 0f00 	cmp.w	r9, #0
 800c914:	dd20      	ble.n	800c958 <__kernel_rem_pio2+0x5c8>
 800c916:	e978 6702 	ldrd	r6, r7, [r8, #-8]!
 800c91a:	ed98 7b02 	vldr	d7, [r8, #8]
 800c91e:	4630      	mov	r0, r6
 800c920:	ec53 2b17 	vmov	r2, r3, d7
 800c924:	4639      	mov	r1, r7
 800c926:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c92a:	f7f3 fccf 	bl	80002cc <__adddf3>
 800c92e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c932:	4602      	mov	r2, r0
 800c934:	460b      	mov	r3, r1
 800c936:	4630      	mov	r0, r6
 800c938:	4639      	mov	r1, r7
 800c93a:	f7f3 fcc5 	bl	80002c8 <__aeabi_dsub>
 800c93e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c942:	f7f3 fcc3 	bl	80002cc <__adddf3>
 800c946:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c94a:	f109 39ff 	add.w	r9, r9, #4294967295
 800c94e:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800c952:	ed88 7b00 	vstr	d7, [r8]
 800c956:	e7db      	b.n	800c910 <__kernel_rem_pio2+0x580>
 800c958:	465e      	mov	r6, fp
 800c95a:	2e01      	cmp	r6, #1
 800c95c:	dd1f      	ble.n	800c99e <__kernel_rem_pio2+0x60e>
 800c95e:	e974 8902 	ldrd	r8, r9, [r4, #-8]!
 800c962:	ed94 7b02 	vldr	d7, [r4, #8]
 800c966:	4640      	mov	r0, r8
 800c968:	ec53 2b17 	vmov	r2, r3, d7
 800c96c:	4649      	mov	r1, r9
 800c96e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c972:	f7f3 fcab 	bl	80002cc <__adddf3>
 800c976:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c97a:	4602      	mov	r2, r0
 800c97c:	460b      	mov	r3, r1
 800c97e:	4640      	mov	r0, r8
 800c980:	4649      	mov	r1, r9
 800c982:	f7f3 fca1 	bl	80002c8 <__aeabi_dsub>
 800c986:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c98a:	f7f3 fc9f 	bl	80002cc <__adddf3>
 800c98e:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c992:	3e01      	subs	r6, #1
 800c994:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c998:	ed84 7b00 	vstr	d7, [r4]
 800c99c:	e7dd      	b.n	800c95a <__kernel_rem_pio2+0x5ca>
 800c99e:	9c05      	ldr	r4, [sp, #20]
 800c9a0:	ab48      	add	r3, sp, #288	; 0x120
 800c9a2:	3408      	adds	r4, #8
 800c9a4:	441c      	add	r4, r3
 800c9a6:	2000      	movs	r0, #0
 800c9a8:	2100      	movs	r1, #0
 800c9aa:	f1bb 0f01 	cmp.w	fp, #1
 800c9ae:	dd06      	ble.n	800c9be <__kernel_rem_pio2+0x62e>
 800c9b0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c9b4:	f7f3 fc8a 	bl	80002cc <__adddf3>
 800c9b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c9bc:	e7f5      	b.n	800c9aa <__kernel_rem_pio2+0x61a>
 800c9be:	f1ba 0f00 	cmp.w	sl, #0
 800c9c2:	d10b      	bne.n	800c9dc <__kernel_rem_pio2+0x64c>
 800c9c4:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800c9c8:	9c01      	ldr	r4, [sp, #4]
 800c9ca:	e9c4 2300 	strd	r2, r3, [r4]
 800c9ce:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800c9d2:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800c9d6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c9da:	e010      	b.n	800c9fe <__kernel_rem_pio2+0x66e>
 800c9dc:	9a01      	ldr	r2, [sp, #4]
 800c9de:	682b      	ldr	r3, [r5, #0]
 800c9e0:	6013      	str	r3, [r2, #0]
 800c9e2:	686b      	ldr	r3, [r5, #4]
 800c9e4:	6110      	str	r0, [r2, #16]
 800c9e6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c9ea:	6053      	str	r3, [r2, #4]
 800c9ec:	68ab      	ldr	r3, [r5, #8]
 800c9ee:	6093      	str	r3, [r2, #8]
 800c9f0:	68eb      	ldr	r3, [r5, #12]
 800c9f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c9f6:	60d3      	str	r3, [r2, #12]
 800c9f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9fc:	6153      	str	r3, [r2, #20]
 800c9fe:	9b04      	ldr	r3, [sp, #16]
 800ca00:	f003 0007 	and.w	r0, r3, #7
 800ca04:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800ca08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca0c:	f3af 8000 	nop.w
 800ca10:	00000000 	.word	0x00000000
 800ca14:	3ff00000 	.word	0x3ff00000
	...
 800ca20:	41700000 	.word	0x41700000
 800ca24:	3e700000 	.word	0x3e700000
 800ca28:	0800d580 	.word	0x0800d580
 800ca2c:	00000000 	.word	0x00000000

0800ca30 <__kernel_sin>:
 800ca30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca34:	ec55 4b10 	vmov	r4, r5, d0
 800ca38:	b085      	sub	sp, #20
 800ca3a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ca3e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ca42:	ed8d 1b00 	vstr	d1, [sp]
 800ca46:	9002      	str	r0, [sp, #8]
 800ca48:	da07      	bge.n	800ca5a <__kernel_sin+0x2a>
 800ca4a:	ee10 0a10 	vmov	r0, s0
 800ca4e:	4629      	mov	r1, r5
 800ca50:	f7f4 f89e 	bl	8000b90 <__aeabi_d2iz>
 800ca54:	2800      	cmp	r0, #0
 800ca56:	f000 8081 	beq.w	800cb5c <__kernel_sin+0x12c>
 800ca5a:	4622      	mov	r2, r4
 800ca5c:	462b      	mov	r3, r5
 800ca5e:	4620      	mov	r0, r4
 800ca60:	4629      	mov	r1, r5
 800ca62:	f7f3 fde5 	bl	8000630 <__aeabi_dmul>
 800ca66:	4682      	mov	sl, r0
 800ca68:	468b      	mov	fp, r1
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	460b      	mov	r3, r1
 800ca6e:	4620      	mov	r0, r4
 800ca70:	4629      	mov	r1, r5
 800ca72:	f7f3 fddd 	bl	8000630 <__aeabi_dmul>
 800ca76:	a341      	add	r3, pc, #260	; (adr r3, 800cb7c <__kernel_sin+0x14c>)
 800ca78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7c:	4680      	mov	r8, r0
 800ca7e:	4689      	mov	r9, r1
 800ca80:	4650      	mov	r0, sl
 800ca82:	4659      	mov	r1, fp
 800ca84:	f7f3 fdd4 	bl	8000630 <__aeabi_dmul>
 800ca88:	a33e      	add	r3, pc, #248	; (adr r3, 800cb84 <__kernel_sin+0x154>)
 800ca8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8e:	f7f3 fc1b 	bl	80002c8 <__aeabi_dsub>
 800ca92:	4652      	mov	r2, sl
 800ca94:	465b      	mov	r3, fp
 800ca96:	f7f3 fdcb 	bl	8000630 <__aeabi_dmul>
 800ca9a:	a33c      	add	r3, pc, #240	; (adr r3, 800cb8c <__kernel_sin+0x15c>)
 800ca9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa0:	f7f3 fc14 	bl	80002cc <__adddf3>
 800caa4:	4652      	mov	r2, sl
 800caa6:	465b      	mov	r3, fp
 800caa8:	f7f3 fdc2 	bl	8000630 <__aeabi_dmul>
 800caac:	a339      	add	r3, pc, #228	; (adr r3, 800cb94 <__kernel_sin+0x164>)
 800caae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab2:	f7f3 fc09 	bl	80002c8 <__aeabi_dsub>
 800cab6:	4652      	mov	r2, sl
 800cab8:	465b      	mov	r3, fp
 800caba:	f7f3 fdb9 	bl	8000630 <__aeabi_dmul>
 800cabe:	a337      	add	r3, pc, #220	; (adr r3, 800cb9c <__kernel_sin+0x16c>)
 800cac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac4:	f7f3 fc02 	bl	80002cc <__adddf3>
 800cac8:	9b02      	ldr	r3, [sp, #8]
 800caca:	4606      	mov	r6, r0
 800cacc:	460f      	mov	r7, r1
 800cace:	b99b      	cbnz	r3, 800caf8 <__kernel_sin+0xc8>
 800cad0:	4602      	mov	r2, r0
 800cad2:	460b      	mov	r3, r1
 800cad4:	4650      	mov	r0, sl
 800cad6:	4659      	mov	r1, fp
 800cad8:	f7f3 fdaa 	bl	8000630 <__aeabi_dmul>
 800cadc:	a324      	add	r3, pc, #144	; (adr r3, 800cb70 <__kernel_sin+0x140>)
 800cade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae2:	f7f3 fbf1 	bl	80002c8 <__aeabi_dsub>
 800cae6:	4642      	mov	r2, r8
 800cae8:	464b      	mov	r3, r9
 800caea:	f7f3 fda1 	bl	8000630 <__aeabi_dmul>
 800caee:	4622      	mov	r2, r4
 800caf0:	462b      	mov	r3, r5
 800caf2:	f7f3 fbeb 	bl	80002cc <__adddf3>
 800caf6:	e033      	b.n	800cb60 <__kernel_sin+0x130>
 800caf8:	2200      	movs	r2, #0
 800cafa:	4b1f      	ldr	r3, [pc, #124]	; (800cb78 <__kernel_sin+0x148>)
 800cafc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb00:	f7f3 fd96 	bl	8000630 <__aeabi_dmul>
 800cb04:	4632      	mov	r2, r6
 800cb06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb0a:	463b      	mov	r3, r7
 800cb0c:	4640      	mov	r0, r8
 800cb0e:	4649      	mov	r1, r9
 800cb10:	f7f3 fd8e 	bl	8000630 <__aeabi_dmul>
 800cb14:	4602      	mov	r2, r0
 800cb16:	460b      	mov	r3, r1
 800cb18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb1c:	f7f3 fbd4 	bl	80002c8 <__aeabi_dsub>
 800cb20:	4652      	mov	r2, sl
 800cb22:	465b      	mov	r3, fp
 800cb24:	f7f3 fd84 	bl	8000630 <__aeabi_dmul>
 800cb28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb2c:	f7f3 fbcc 	bl	80002c8 <__aeabi_dsub>
 800cb30:	a30f      	add	r3, pc, #60	; (adr r3, 800cb70 <__kernel_sin+0x140>)
 800cb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb36:	4606      	mov	r6, r0
 800cb38:	460f      	mov	r7, r1
 800cb3a:	4640      	mov	r0, r8
 800cb3c:	4649      	mov	r1, r9
 800cb3e:	f7f3 fd77 	bl	8000630 <__aeabi_dmul>
 800cb42:	4602      	mov	r2, r0
 800cb44:	460b      	mov	r3, r1
 800cb46:	4630      	mov	r0, r6
 800cb48:	4639      	mov	r1, r7
 800cb4a:	f7f3 fbbf 	bl	80002cc <__adddf3>
 800cb4e:	4602      	mov	r2, r0
 800cb50:	460b      	mov	r3, r1
 800cb52:	4620      	mov	r0, r4
 800cb54:	4629      	mov	r1, r5
 800cb56:	f7f3 fbb7 	bl	80002c8 <__aeabi_dsub>
 800cb5a:	e001      	b.n	800cb60 <__kernel_sin+0x130>
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	4629      	mov	r1, r5
 800cb60:	ec41 0b10 	vmov	d0, r0, r1
 800cb64:	b005      	add	sp, #20
 800cb66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb6a:	bf00      	nop
 800cb6c:	f3af 8000 	nop.w
 800cb70:	55555549 	.word	0x55555549
 800cb74:	3fc55555 	.word	0x3fc55555
 800cb78:	3fe00000 	.word	0x3fe00000
 800cb7c:	5acfd57c 	.word	0x5acfd57c
 800cb80:	3de5d93a 	.word	0x3de5d93a
 800cb84:	8a2b9ceb 	.word	0x8a2b9ceb
 800cb88:	3e5ae5e6 	.word	0x3e5ae5e6
 800cb8c:	57b1fe7d 	.word	0x57b1fe7d
 800cb90:	3ec71de3 	.word	0x3ec71de3
 800cb94:	19c161d5 	.word	0x19c161d5
 800cb98:	3f2a01a0 	.word	0x3f2a01a0
 800cb9c:	1110f8a6 	.word	0x1110f8a6
 800cba0:	3f811111 	.word	0x3f811111
 800cba4:	00000000 	.word	0x00000000

0800cba8 <atan>:
 800cba8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbac:	ec55 4b10 	vmov	r4, r5, d0
 800cbb0:	4bc5      	ldr	r3, [pc, #788]	; (800cec8 <atan+0x320>)
 800cbb2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cbb6:	429e      	cmp	r6, r3
 800cbb8:	46ab      	mov	fp, r5
 800cbba:	dd13      	ble.n	800cbe4 <atan+0x3c>
 800cbbc:	4ac3      	ldr	r2, [pc, #780]	; (800cecc <atan+0x324>)
 800cbbe:	4296      	cmp	r6, r2
 800cbc0:	dc01      	bgt.n	800cbc6 <atan+0x1e>
 800cbc2:	d107      	bne.n	800cbd4 <atan+0x2c>
 800cbc4:	b134      	cbz	r4, 800cbd4 <atan+0x2c>
 800cbc6:	4622      	mov	r2, r4
 800cbc8:	462b      	mov	r3, r5
 800cbca:	4620      	mov	r0, r4
 800cbcc:	4629      	mov	r1, r5
 800cbce:	f7f3 fb7d 	bl	80002cc <__adddf3>
 800cbd2:	e13c      	b.n	800ce4e <atan+0x2a6>
 800cbd4:	f1bb 0f00 	cmp.w	fp, #0
 800cbd8:	f300 8133 	bgt.w	800ce42 <atan+0x29a>
 800cbdc:	a19e      	add	r1, pc, #632	; (adr r1, 800ce58 <atan+0x2b0>)
 800cbde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbe2:	e134      	b.n	800ce4e <atan+0x2a6>
 800cbe4:	4bba      	ldr	r3, [pc, #744]	; (800ced0 <atan+0x328>)
 800cbe6:	429e      	cmp	r6, r3
 800cbe8:	dc14      	bgt.n	800cc14 <atan+0x6c>
 800cbea:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cbee:	429e      	cmp	r6, r3
 800cbf0:	f300 8082 	bgt.w	800ccf8 <atan+0x150>
 800cbf4:	a39a      	add	r3, pc, #616	; (adr r3, 800ce60 <atan+0x2b8>)
 800cbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbfa:	ee10 0a10 	vmov	r0, s0
 800cbfe:	4629      	mov	r1, r5
 800cc00:	f7f3 fb64 	bl	80002cc <__adddf3>
 800cc04:	2200      	movs	r2, #0
 800cc06:	4bb3      	ldr	r3, [pc, #716]	; (800ced4 <atan+0x32c>)
 800cc08:	f7f3 ffa2 	bl	8000b50 <__aeabi_dcmpgt>
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	f040 811c 	bne.w	800ce4a <atan+0x2a2>
 800cc12:	e071      	b.n	800ccf8 <atan+0x150>
 800cc14:	f000 f96c 	bl	800cef0 <fabs>
 800cc18:	4baf      	ldr	r3, [pc, #700]	; (800ced8 <atan+0x330>)
 800cc1a:	429e      	cmp	r6, r3
 800cc1c:	ec55 4b10 	vmov	r4, r5, d0
 800cc20:	dc3d      	bgt.n	800cc9e <atan+0xf6>
 800cc22:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cc26:	429e      	cmp	r6, r3
 800cc28:	dc1f      	bgt.n	800cc6a <atan+0xc2>
 800cc2a:	ee10 2a10 	vmov	r2, s0
 800cc2e:	ee10 0a10 	vmov	r0, s0
 800cc32:	462b      	mov	r3, r5
 800cc34:	4629      	mov	r1, r5
 800cc36:	f7f3 fb49 	bl	80002cc <__adddf3>
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	4ba5      	ldr	r3, [pc, #660]	; (800ced4 <atan+0x32c>)
 800cc3e:	f7f3 fb43 	bl	80002c8 <__aeabi_dsub>
 800cc42:	2200      	movs	r2, #0
 800cc44:	4606      	mov	r6, r0
 800cc46:	460f      	mov	r7, r1
 800cc48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	4629      	mov	r1, r5
 800cc50:	f7f3 fb3c 	bl	80002cc <__adddf3>
 800cc54:	4602      	mov	r2, r0
 800cc56:	460b      	mov	r3, r1
 800cc58:	4630      	mov	r0, r6
 800cc5a:	4639      	mov	r1, r7
 800cc5c:	f7f3 fe12 	bl	8000884 <__aeabi_ddiv>
 800cc60:	f04f 0a00 	mov.w	sl, #0
 800cc64:	4604      	mov	r4, r0
 800cc66:	460d      	mov	r5, r1
 800cc68:	e048      	b.n	800ccfc <atan+0x154>
 800cc6a:	ee10 0a10 	vmov	r0, s0
 800cc6e:	2200      	movs	r2, #0
 800cc70:	4b98      	ldr	r3, [pc, #608]	; (800ced4 <atan+0x32c>)
 800cc72:	4629      	mov	r1, r5
 800cc74:	f7f3 fb28 	bl	80002c8 <__aeabi_dsub>
 800cc78:	2200      	movs	r2, #0
 800cc7a:	4606      	mov	r6, r0
 800cc7c:	460f      	mov	r7, r1
 800cc7e:	4b95      	ldr	r3, [pc, #596]	; (800ced4 <atan+0x32c>)
 800cc80:	4620      	mov	r0, r4
 800cc82:	4629      	mov	r1, r5
 800cc84:	f7f3 fb22 	bl	80002cc <__adddf3>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	4630      	mov	r0, r6
 800cc8e:	4639      	mov	r1, r7
 800cc90:	f7f3 fdf8 	bl	8000884 <__aeabi_ddiv>
 800cc94:	f04f 0a01 	mov.w	sl, #1
 800cc98:	4604      	mov	r4, r0
 800cc9a:	460d      	mov	r5, r1
 800cc9c:	e02e      	b.n	800ccfc <atan+0x154>
 800cc9e:	4b8f      	ldr	r3, [pc, #572]	; (800cedc <atan+0x334>)
 800cca0:	429e      	cmp	r6, r3
 800cca2:	dc1d      	bgt.n	800cce0 <atan+0x138>
 800cca4:	ee10 0a10 	vmov	r0, s0
 800cca8:	2200      	movs	r2, #0
 800ccaa:	4b8d      	ldr	r3, [pc, #564]	; (800cee0 <atan+0x338>)
 800ccac:	4629      	mov	r1, r5
 800ccae:	f7f3 fb0b 	bl	80002c8 <__aeabi_dsub>
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	4606      	mov	r6, r0
 800ccb6:	460f      	mov	r7, r1
 800ccb8:	4b89      	ldr	r3, [pc, #548]	; (800cee0 <atan+0x338>)
 800ccba:	4620      	mov	r0, r4
 800ccbc:	4629      	mov	r1, r5
 800ccbe:	f7f3 fcb7 	bl	8000630 <__aeabi_dmul>
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	4b83      	ldr	r3, [pc, #524]	; (800ced4 <atan+0x32c>)
 800ccc6:	f7f3 fb01 	bl	80002cc <__adddf3>
 800ccca:	4602      	mov	r2, r0
 800cccc:	460b      	mov	r3, r1
 800ccce:	4630      	mov	r0, r6
 800ccd0:	4639      	mov	r1, r7
 800ccd2:	f7f3 fdd7 	bl	8000884 <__aeabi_ddiv>
 800ccd6:	f04f 0a02 	mov.w	sl, #2
 800ccda:	4604      	mov	r4, r0
 800ccdc:	460d      	mov	r5, r1
 800ccde:	e00d      	b.n	800ccfc <atan+0x154>
 800cce0:	462b      	mov	r3, r5
 800cce2:	ee10 2a10 	vmov	r2, s0
 800cce6:	2000      	movs	r0, #0
 800cce8:	497e      	ldr	r1, [pc, #504]	; (800cee4 <atan+0x33c>)
 800ccea:	f7f3 fdcb 	bl	8000884 <__aeabi_ddiv>
 800ccee:	f04f 0a03 	mov.w	sl, #3
 800ccf2:	4604      	mov	r4, r0
 800ccf4:	460d      	mov	r5, r1
 800ccf6:	e001      	b.n	800ccfc <atan+0x154>
 800ccf8:	f04f 3aff 	mov.w	sl, #4294967295
 800ccfc:	4622      	mov	r2, r4
 800ccfe:	462b      	mov	r3, r5
 800cd00:	4620      	mov	r0, r4
 800cd02:	4629      	mov	r1, r5
 800cd04:	f7f3 fc94 	bl	8000630 <__aeabi_dmul>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	4680      	mov	r8, r0
 800cd0e:	4689      	mov	r9, r1
 800cd10:	f7f3 fc8e 	bl	8000630 <__aeabi_dmul>
 800cd14:	a354      	add	r3, pc, #336	; (adr r3, 800ce68 <atan+0x2c0>)
 800cd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1a:	4606      	mov	r6, r0
 800cd1c:	460f      	mov	r7, r1
 800cd1e:	f7f3 fc87 	bl	8000630 <__aeabi_dmul>
 800cd22:	a353      	add	r3, pc, #332	; (adr r3, 800ce70 <atan+0x2c8>)
 800cd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd28:	f7f3 fad0 	bl	80002cc <__adddf3>
 800cd2c:	4632      	mov	r2, r6
 800cd2e:	463b      	mov	r3, r7
 800cd30:	f7f3 fc7e 	bl	8000630 <__aeabi_dmul>
 800cd34:	a350      	add	r3, pc, #320	; (adr r3, 800ce78 <atan+0x2d0>)
 800cd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd3a:	f7f3 fac7 	bl	80002cc <__adddf3>
 800cd3e:	4632      	mov	r2, r6
 800cd40:	463b      	mov	r3, r7
 800cd42:	f7f3 fc75 	bl	8000630 <__aeabi_dmul>
 800cd46:	a34e      	add	r3, pc, #312	; (adr r3, 800ce80 <atan+0x2d8>)
 800cd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4c:	f7f3 fabe 	bl	80002cc <__adddf3>
 800cd50:	4632      	mov	r2, r6
 800cd52:	463b      	mov	r3, r7
 800cd54:	f7f3 fc6c 	bl	8000630 <__aeabi_dmul>
 800cd58:	a34b      	add	r3, pc, #300	; (adr r3, 800ce88 <atan+0x2e0>)
 800cd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5e:	f7f3 fab5 	bl	80002cc <__adddf3>
 800cd62:	4632      	mov	r2, r6
 800cd64:	463b      	mov	r3, r7
 800cd66:	f7f3 fc63 	bl	8000630 <__aeabi_dmul>
 800cd6a:	a349      	add	r3, pc, #292	; (adr r3, 800ce90 <atan+0x2e8>)
 800cd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd70:	f7f3 faac 	bl	80002cc <__adddf3>
 800cd74:	4642      	mov	r2, r8
 800cd76:	464b      	mov	r3, r9
 800cd78:	f7f3 fc5a 	bl	8000630 <__aeabi_dmul>
 800cd7c:	a346      	add	r3, pc, #280	; (adr r3, 800ce98 <atan+0x2f0>)
 800cd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd82:	4680      	mov	r8, r0
 800cd84:	4689      	mov	r9, r1
 800cd86:	4630      	mov	r0, r6
 800cd88:	4639      	mov	r1, r7
 800cd8a:	f7f3 fc51 	bl	8000630 <__aeabi_dmul>
 800cd8e:	a344      	add	r3, pc, #272	; (adr r3, 800cea0 <atan+0x2f8>)
 800cd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd94:	f7f3 fa98 	bl	80002c8 <__aeabi_dsub>
 800cd98:	4632      	mov	r2, r6
 800cd9a:	463b      	mov	r3, r7
 800cd9c:	f7f3 fc48 	bl	8000630 <__aeabi_dmul>
 800cda0:	a341      	add	r3, pc, #260	; (adr r3, 800cea8 <atan+0x300>)
 800cda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda6:	f7f3 fa8f 	bl	80002c8 <__aeabi_dsub>
 800cdaa:	4632      	mov	r2, r6
 800cdac:	463b      	mov	r3, r7
 800cdae:	f7f3 fc3f 	bl	8000630 <__aeabi_dmul>
 800cdb2:	a33f      	add	r3, pc, #252	; (adr r3, 800ceb0 <atan+0x308>)
 800cdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb8:	f7f3 fa86 	bl	80002c8 <__aeabi_dsub>
 800cdbc:	4632      	mov	r2, r6
 800cdbe:	463b      	mov	r3, r7
 800cdc0:	f7f3 fc36 	bl	8000630 <__aeabi_dmul>
 800cdc4:	a33c      	add	r3, pc, #240	; (adr r3, 800ceb8 <atan+0x310>)
 800cdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdca:	f7f3 fa7d 	bl	80002c8 <__aeabi_dsub>
 800cdce:	4632      	mov	r2, r6
 800cdd0:	463b      	mov	r3, r7
 800cdd2:	f7f3 fc2d 	bl	8000630 <__aeabi_dmul>
 800cdd6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cdda:	4602      	mov	r2, r0
 800cddc:	460b      	mov	r3, r1
 800cdde:	d10e      	bne.n	800cdfe <atan+0x256>
 800cde0:	4640      	mov	r0, r8
 800cde2:	4649      	mov	r1, r9
 800cde4:	f7f3 fa72 	bl	80002cc <__adddf3>
 800cde8:	4622      	mov	r2, r4
 800cdea:	462b      	mov	r3, r5
 800cdec:	f7f3 fc20 	bl	8000630 <__aeabi_dmul>
 800cdf0:	4602      	mov	r2, r0
 800cdf2:	460b      	mov	r3, r1
 800cdf4:	4620      	mov	r0, r4
 800cdf6:	4629      	mov	r1, r5
 800cdf8:	f7f3 fa66 	bl	80002c8 <__aeabi_dsub>
 800cdfc:	e027      	b.n	800ce4e <atan+0x2a6>
 800cdfe:	4640      	mov	r0, r8
 800ce00:	4649      	mov	r1, r9
 800ce02:	f7f3 fa63 	bl	80002cc <__adddf3>
 800ce06:	4622      	mov	r2, r4
 800ce08:	462b      	mov	r3, r5
 800ce0a:	f7f3 fc11 	bl	8000630 <__aeabi_dmul>
 800ce0e:	4e36      	ldr	r6, [pc, #216]	; (800cee8 <atan+0x340>)
 800ce10:	4b36      	ldr	r3, [pc, #216]	; (800ceec <atan+0x344>)
 800ce12:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800ce16:	4456      	add	r6, sl
 800ce18:	449a      	add	sl, r3
 800ce1a:	e9da 2300 	ldrd	r2, r3, [sl]
 800ce1e:	f7f3 fa53 	bl	80002c8 <__aeabi_dsub>
 800ce22:	4622      	mov	r2, r4
 800ce24:	462b      	mov	r3, r5
 800ce26:	f7f3 fa4f 	bl	80002c8 <__aeabi_dsub>
 800ce2a:	4602      	mov	r2, r0
 800ce2c:	460b      	mov	r3, r1
 800ce2e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ce32:	f7f3 fa49 	bl	80002c8 <__aeabi_dsub>
 800ce36:	f1bb 0f00 	cmp.w	fp, #0
 800ce3a:	da08      	bge.n	800ce4e <atan+0x2a6>
 800ce3c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800ce40:	e005      	b.n	800ce4e <atan+0x2a6>
 800ce42:	a11f      	add	r1, pc, #124	; (adr r1, 800cec0 <atan+0x318>)
 800ce44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce48:	e001      	b.n	800ce4e <atan+0x2a6>
 800ce4a:	4620      	mov	r0, r4
 800ce4c:	4629      	mov	r1, r5
 800ce4e:	ec41 0b10 	vmov	d0, r0, r1
 800ce52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce56:	bf00      	nop
 800ce58:	54442d18 	.word	0x54442d18
 800ce5c:	bff921fb 	.word	0xbff921fb
 800ce60:	8800759c 	.word	0x8800759c
 800ce64:	7e37e43c 	.word	0x7e37e43c
 800ce68:	e322da11 	.word	0xe322da11
 800ce6c:	3f90ad3a 	.word	0x3f90ad3a
 800ce70:	24760deb 	.word	0x24760deb
 800ce74:	3fa97b4b 	.word	0x3fa97b4b
 800ce78:	a0d03d51 	.word	0xa0d03d51
 800ce7c:	3fb10d66 	.word	0x3fb10d66
 800ce80:	c54c206e 	.word	0xc54c206e
 800ce84:	3fb745cd 	.word	0x3fb745cd
 800ce88:	920083ff 	.word	0x920083ff
 800ce8c:	3fc24924 	.word	0x3fc24924
 800ce90:	5555550d 	.word	0x5555550d
 800ce94:	3fd55555 	.word	0x3fd55555
 800ce98:	2c6a6c2f 	.word	0x2c6a6c2f
 800ce9c:	bfa2b444 	.word	0xbfa2b444
 800cea0:	52defd9a 	.word	0x52defd9a
 800cea4:	3fadde2d 	.word	0x3fadde2d
 800cea8:	af749a6d 	.word	0xaf749a6d
 800ceac:	3fb3b0f2 	.word	0x3fb3b0f2
 800ceb0:	fe231671 	.word	0xfe231671
 800ceb4:	3fbc71c6 	.word	0x3fbc71c6
 800ceb8:	9998ebc4 	.word	0x9998ebc4
 800cebc:	3fc99999 	.word	0x3fc99999
 800cec0:	54442d18 	.word	0x54442d18
 800cec4:	3ff921fb 	.word	0x3ff921fb
 800cec8:	440fffff 	.word	0x440fffff
 800cecc:	7ff00000 	.word	0x7ff00000
 800ced0:	3fdbffff 	.word	0x3fdbffff
 800ced4:	3ff00000 	.word	0x3ff00000
 800ced8:	3ff2ffff 	.word	0x3ff2ffff
 800cedc:	40037fff 	.word	0x40037fff
 800cee0:	3ff80000 	.word	0x3ff80000
 800cee4:	bff00000 	.word	0xbff00000
 800cee8:	0800d5e0 	.word	0x0800d5e0
 800ceec:	0800d5c0 	.word	0x0800d5c0

0800cef0 <fabs>:
 800cef0:	ec53 2b10 	vmov	r2, r3, d0
 800cef4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cef8:	ec43 2b10 	vmov	d0, r2, r3
 800cefc:	4770      	bx	lr
	...

0800cf00 <floor>:
 800cf00:	ec51 0b10 	vmov	r0, r1, d0
 800cf04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf08:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800cf0c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800cf10:	2e13      	cmp	r6, #19
 800cf12:	ee10 8a10 	vmov	r8, s0
 800cf16:	460c      	mov	r4, r1
 800cf18:	ee10 5a10 	vmov	r5, s0
 800cf1c:	dc33      	bgt.n	800cf86 <floor+0x86>
 800cf1e:	2e00      	cmp	r6, #0
 800cf20:	da16      	bge.n	800cf50 <floor+0x50>
 800cf22:	a335      	add	r3, pc, #212	; (adr r3, 800cff8 <floor+0xf8>)
 800cf24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf28:	f7f3 f9d0 	bl	80002cc <__adddf3>
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	2300      	movs	r3, #0
 800cf30:	f7f3 fe0e 	bl	8000b50 <__aeabi_dcmpgt>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	d057      	beq.n	800cfe8 <floor+0xe8>
 800cf38:	2c00      	cmp	r4, #0
 800cf3a:	da53      	bge.n	800cfe4 <floor+0xe4>
 800cf3c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800cf40:	ea53 0308 	orrs.w	r3, r3, r8
 800cf44:	4b2e      	ldr	r3, [pc, #184]	; (800d000 <floor+0x100>)
 800cf46:	f04f 0500 	mov.w	r5, #0
 800cf4a:	bf18      	it	ne
 800cf4c:	461c      	movne	r4, r3
 800cf4e:	e04b      	b.n	800cfe8 <floor+0xe8>
 800cf50:	4f2c      	ldr	r7, [pc, #176]	; (800d004 <floor+0x104>)
 800cf52:	4137      	asrs	r7, r6
 800cf54:	ea01 0307 	and.w	r3, r1, r7
 800cf58:	4303      	orrs	r3, r0
 800cf5a:	d047      	beq.n	800cfec <floor+0xec>
 800cf5c:	a326      	add	r3, pc, #152	; (adr r3, 800cff8 <floor+0xf8>)
 800cf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf62:	f7f3 f9b3 	bl	80002cc <__adddf3>
 800cf66:	2200      	movs	r2, #0
 800cf68:	2300      	movs	r3, #0
 800cf6a:	f7f3 fdf1 	bl	8000b50 <__aeabi_dcmpgt>
 800cf6e:	b3d8      	cbz	r0, 800cfe8 <floor+0xe8>
 800cf70:	2c00      	cmp	r4, #0
 800cf72:	bfbe      	ittt	lt
 800cf74:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cf78:	fa43 f606 	asrlt.w	r6, r3, r6
 800cf7c:	19a4      	addlt	r4, r4, r6
 800cf7e:	ea24 0407 	bic.w	r4, r4, r7
 800cf82:	2500      	movs	r5, #0
 800cf84:	e030      	b.n	800cfe8 <floor+0xe8>
 800cf86:	2e33      	cmp	r6, #51	; 0x33
 800cf88:	dd08      	ble.n	800cf9c <floor+0x9c>
 800cf8a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cf8e:	d12d      	bne.n	800cfec <floor+0xec>
 800cf90:	ee10 2a10 	vmov	r2, s0
 800cf94:	460b      	mov	r3, r1
 800cf96:	f7f3 f999 	bl	80002cc <__adddf3>
 800cf9a:	e027      	b.n	800cfec <floor+0xec>
 800cf9c:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cfa0:	f04f 33ff 	mov.w	r3, #4294967295
 800cfa4:	fa23 f707 	lsr.w	r7, r3, r7
 800cfa8:	4238      	tst	r0, r7
 800cfaa:	d01f      	beq.n	800cfec <floor+0xec>
 800cfac:	a312      	add	r3, pc, #72	; (adr r3, 800cff8 <floor+0xf8>)
 800cfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb2:	f7f3 f98b 	bl	80002cc <__adddf3>
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	2300      	movs	r3, #0
 800cfba:	f7f3 fdc9 	bl	8000b50 <__aeabi_dcmpgt>
 800cfbe:	b198      	cbz	r0, 800cfe8 <floor+0xe8>
 800cfc0:	2c00      	cmp	r4, #0
 800cfc2:	da0c      	bge.n	800cfde <floor+0xde>
 800cfc4:	2e14      	cmp	r6, #20
 800cfc6:	d101      	bne.n	800cfcc <floor+0xcc>
 800cfc8:	3401      	adds	r4, #1
 800cfca:	e008      	b.n	800cfde <floor+0xde>
 800cfcc:	2301      	movs	r3, #1
 800cfce:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cfd2:	fa03 f606 	lsl.w	r6, r3, r6
 800cfd6:	4435      	add	r5, r6
 800cfd8:	45a8      	cmp	r8, r5
 800cfda:	bf88      	it	hi
 800cfdc:	18e4      	addhi	r4, r4, r3
 800cfde:	ea25 0507 	bic.w	r5, r5, r7
 800cfe2:	e001      	b.n	800cfe8 <floor+0xe8>
 800cfe4:	2500      	movs	r5, #0
 800cfe6:	462c      	mov	r4, r5
 800cfe8:	4621      	mov	r1, r4
 800cfea:	4628      	mov	r0, r5
 800cfec:	ec41 0b10 	vmov	d0, r0, r1
 800cff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cff4:	f3af 8000 	nop.w
 800cff8:	8800759c 	.word	0x8800759c
 800cffc:	7e37e43c 	.word	0x7e37e43c
 800d000:	bff00000 	.word	0xbff00000
 800d004:	000fffff 	.word	0x000fffff

0800d008 <matherr>:
 800d008:	2000      	movs	r0, #0
 800d00a:	4770      	bx	lr
 800d00c:	0000      	movs	r0, r0
	...

0800d010 <scalbn>:
 800d010:	b570      	push	{r4, r5, r6, lr}
 800d012:	ec55 4b10 	vmov	r4, r5, d0
 800d016:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d01a:	4606      	mov	r6, r0
 800d01c:	462b      	mov	r3, r5
 800d01e:	b9a2      	cbnz	r2, 800d04a <scalbn+0x3a>
 800d020:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d024:	4323      	orrs	r3, r4
 800d026:	d059      	beq.n	800d0dc <scalbn+0xcc>
 800d028:	2200      	movs	r2, #0
 800d02a:	4b33      	ldr	r3, [pc, #204]	; (800d0f8 <scalbn+0xe8>)
 800d02c:	4629      	mov	r1, r5
 800d02e:	ee10 0a10 	vmov	r0, s0
 800d032:	f7f3 fafd 	bl	8000630 <__aeabi_dmul>
 800d036:	4a31      	ldr	r2, [pc, #196]	; (800d0fc <scalbn+0xec>)
 800d038:	4296      	cmp	r6, r2
 800d03a:	4604      	mov	r4, r0
 800d03c:	460d      	mov	r5, r1
 800d03e:	460b      	mov	r3, r1
 800d040:	da0f      	bge.n	800d062 <scalbn+0x52>
 800d042:	a329      	add	r3, pc, #164	; (adr r3, 800d0e8 <scalbn+0xd8>)
 800d044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d048:	e045      	b.n	800d0d6 <scalbn+0xc6>
 800d04a:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d04e:	428a      	cmp	r2, r1
 800d050:	d10a      	bne.n	800d068 <scalbn+0x58>
 800d052:	ee10 2a10 	vmov	r2, s0
 800d056:	462b      	mov	r3, r5
 800d058:	4620      	mov	r0, r4
 800d05a:	4629      	mov	r1, r5
 800d05c:	f7f3 f936 	bl	80002cc <__adddf3>
 800d060:	e03e      	b.n	800d0e0 <scalbn+0xd0>
 800d062:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d066:	3a36      	subs	r2, #54	; 0x36
 800d068:	4432      	add	r2, r6
 800d06a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d06e:	428a      	cmp	r2, r1
 800d070:	dd02      	ble.n	800d078 <scalbn+0x68>
 800d072:	ec45 4b11 	vmov	d1, r4, r5
 800d076:	e011      	b.n	800d09c <scalbn+0x8c>
 800d078:	2a00      	cmp	r2, #0
 800d07a:	dd06      	ble.n	800d08a <scalbn+0x7a>
 800d07c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d080:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d084:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d088:	e028      	b.n	800d0dc <scalbn+0xcc>
 800d08a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d08e:	da17      	bge.n	800d0c0 <scalbn+0xb0>
 800d090:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d094:	429e      	cmp	r6, r3
 800d096:	ec45 4b11 	vmov	d1, r4, r5
 800d09a:	dd07      	ble.n	800d0ac <scalbn+0x9c>
 800d09c:	ed9f 0b14 	vldr	d0, [pc, #80]	; 800d0f0 <scalbn+0xe0>
 800d0a0:	f000 f830 	bl	800d104 <copysign>
 800d0a4:	a312      	add	r3, pc, #72	; (adr r3, 800d0f0 <scalbn+0xe0>)
 800d0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0aa:	e006      	b.n	800d0ba <scalbn+0xaa>
 800d0ac:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d0e8 <scalbn+0xd8>
 800d0b0:	f000 f828 	bl	800d104 <copysign>
 800d0b4:	a30c      	add	r3, pc, #48	; (adr r3, 800d0e8 <scalbn+0xd8>)
 800d0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ba:	ec51 0b10 	vmov	r0, r1, d0
 800d0be:	e00a      	b.n	800d0d6 <scalbn+0xc6>
 800d0c0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d0c4:	3236      	adds	r2, #54	; 0x36
 800d0c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d0ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d0ce:	4b0c      	ldr	r3, [pc, #48]	; (800d100 <scalbn+0xf0>)
 800d0d0:	4620      	mov	r0, r4
 800d0d2:	4629      	mov	r1, r5
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	f7f3 faab 	bl	8000630 <__aeabi_dmul>
 800d0da:	e001      	b.n	800d0e0 <scalbn+0xd0>
 800d0dc:	4620      	mov	r0, r4
 800d0de:	4629      	mov	r1, r5
 800d0e0:	ec41 0b10 	vmov	d0, r0, r1
 800d0e4:	bd70      	pop	{r4, r5, r6, pc}
 800d0e6:	bf00      	nop
 800d0e8:	c2f8f359 	.word	0xc2f8f359
 800d0ec:	01a56e1f 	.word	0x01a56e1f
 800d0f0:	8800759c 	.word	0x8800759c
 800d0f4:	7e37e43c 	.word	0x7e37e43c
 800d0f8:	43500000 	.word	0x43500000
 800d0fc:	ffff3cb0 	.word	0xffff3cb0
 800d100:	3c900000 	.word	0x3c900000

0800d104 <copysign>:
 800d104:	ec53 2b10 	vmov	r2, r3, d0
 800d108:	ee11 0a90 	vmov	r0, s3
 800d10c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d110:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800d114:	ea41 0300 	orr.w	r3, r1, r0
 800d118:	ec43 2b10 	vmov	d0, r2, r3
 800d11c:	4770      	bx	lr
	...

0800d120 <_init>:
 800d120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d122:	bf00      	nop
 800d124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d126:	bc08      	pop	{r3}
 800d128:	469e      	mov	lr, r3
 800d12a:	4770      	bx	lr

0800d12c <_fini>:
 800d12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d12e:	bf00      	nop
 800d130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d132:	bc08      	pop	{r3}
 800d134:	469e      	mov	lr, r3
 800d136:	4770      	bx	lr
