{
  "design": {
    "design_info": {
      "boundary_crc": "0xA18CB65540D0A37F",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../workbook.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "uart_tx": "",
      "uart_rx": "",
      "fifo_generator_0": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "rx": {
        "direction": "I"
      },
      "tx": {
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "tx_done": {
        "direction": "O"
      }
    },
    "components": {
      "uart_tx": {
        "vlnv": "xilinx.com:module_ref:uart_tx:1.0",
        "xci_name": "design_1_uart_tx_0_0",
        "xci_path": "ip\\design_1_uart_tx_0_0_2\\design_1_uart_tx_0_0.xci",
        "inst_hier_path": "uart_tx",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_tx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "tx_start": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "tx": {
            "direction": "O"
          },
          "tx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "tx_done": {
            "direction": "O"
          }
        }
      },
      "uart_rx": {
        "vlnv": "xilinx.com:module_ref:uart_rx:1.0",
        "xci_name": "design_1_uart_rx_0_0",
        "xci_path": "ip\\design_1_uart_rx_0_0_2\\design_1_uart_rx_0_0.xci",
        "inst_hier_path": "uart_rx",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "rx": {
            "direction": "I"
          },
          "rx_done": {
            "direction": "O"
          },
          "rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip\\design_1_fifo_generator_0_0\\design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "8"
          },
          "Output_Data_Width": {
            "value": "8"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "uart_tx/clk",
          "uart_rx/clk",
          "fifo_generator_0/clk"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "uart_tx/tx_data"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "util_vector_logic_0/Op1"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "uart_tx/rst",
          "uart_rx/rst",
          "fifo_generator_0/srst"
        ]
      },
      "rx_1": {
        "ports": [
          "rx",
          "uart_rx/rx"
        ]
      },
      "uart_rx_0_rx_data": {
        "ports": [
          "uart_rx/rx_data",
          "fifo_generator_0/din"
        ]
      },
      "uart_rx_0_rx_done": {
        "ports": [
          "uart_rx/rx_done",
          "fifo_generator_0/wr_en"
        ]
      },
      "uart_tx_0_tx": {
        "ports": [
          "uart_tx/tx",
          "tx"
        ]
      },
      "uart_tx_0_tx_done": {
        "ports": [
          "uart_tx/tx_done",
          "tx_done",
          "fifo_generator_0/rd_en"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "uart_tx/tx_start"
        ]
      }
    }
  }
}