#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc8ac418420 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fc8ac43ad40_0 .var "clk", 0 0;
v0x7fc8ac43add0_0 .var "cont", 0 0;
v0x7fc8ac43ae60_0 .var "fault", 0 0;
v0x7fc8ac43aef0_0 .var "irq", 0 0;
v0x7fc8ac43af80_0 .var "reset", 0 0;
v0x7fc8ac43b050_0 .var "uart_rx", 0 0;
S_0x7fc8ac418580 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fc8ac418420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
    .port_info 5 /INPUT 1 "cont"
L_0x7fc8ac440b60 .functor NOT 1, v0x7fc8ac43af80_0, C4<0>, C4<0>, C4<0>;
L_0x7fc8ac440d10 .functor NOT 1, v0x7fc8ac4341e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fc8ac440dc0 .functor NOT 1, v0x7fc8ac434090_0, C4<0>, C4<0>, C4<0>;
v0x7fc8ac4398c0_0 .net "CPUaddr", 15 0, L_0x7fc8ac4403f0;  1 drivers
v0x7fc8ac4365a0_0 .net "CPUread", 15 0, L_0x7fc8ac43cbd0;  1 drivers
v0x7fc8ac4399b0_0 .net "CPUwrite", 15 0, L_0x7fc8ac440290;  1 drivers
v0x7fc8ac439a80_0 .net "RAMaddr", 15 0, L_0x7fc8ac43c050;  1 drivers
v0x7fc8ac439b50_0 .net "RAMbe", 1 0, v0x7fc8ac433c30_0;  1 drivers
v0x7fc8ac439c60_0 .net "RAMread", 15 0, L_0x7fc8ac440af0;  1 drivers
v0x7fc8ac439d30_0 .net "RAMwe", 0 0, v0x7fc8ac433d90_0;  1 drivers
v0x7fc8ac439e00_0 .net "RAMwrite", 15 0, L_0x7fc8ac43b120;  1 drivers
v0x7fc8ac439ed0_0 .net "UARTaddr", 2 0, L_0x7fc8ac43c670;  1 drivers
v0x7fc8ac439fe0_0 .var "UARTce", 0 0;
v0x7fc8ac43a070_0 .net "UARTre", 0 0, v0x7fc8ac434090_0;  1 drivers
v0x7fc8ac43a100_0 .net "UARTread", 7 0, v0x7fc8ac439100_0;  1 drivers
v0x7fc8ac43a1d0_0 .net "UARTwe", 0 0, v0x7fc8ac4341e0_0;  1 drivers
v0x7fc8ac43a260_0 .net "UARTwrite", 7 0, L_0x7fc8ac43b190;  1 drivers
v0x7fc8ac43a330_0 .net "be", 0 0, L_0x7fc8ac43ffb0;  1 drivers
v0x7fc8ac43a3c0_0 .net "brk", 0 0, L_0x7fc8ac43cfb0;  1 drivers
v0x7fc8ac43a450_0 .net "clock_50_b7a", 0 0, v0x7fc8ac43ad40_0;  1 drivers
v0x7fc8ac43a6e0_0 .net "cont", 0 0, v0x7fc8ac43add0_0;  1 drivers
v0x7fc8ac43a770_0 .net "intr", 0 0, v0x7fc8ac43aef0_0;  1 drivers
v0x7fc8ac43a800_0 .net "not_UARTre", 0 0, L_0x7fc8ac440dc0;  1 drivers
v0x7fc8ac43a890_0 .net "not_UARTwe", 0 0, L_0x7fc8ac440d10;  1 drivers
v0x7fc8ac43a920_0 .net "not_reset", 0 0, L_0x7fc8ac440b60;  1 drivers
v0x7fc8ac43a9b0_0 .net "re", 0 0, v0x7fc8ac42c920_0;  1 drivers
v0x7fc8ac43aa40_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  1 drivers
v0x7fc8ac43aad0_0 .net "trap", 0 0, v0x7fc8ac43ae60_0;  1 drivers
v0x7fc8ac43ab60_0 .net "uart_rx", 0 0, v0x7fc8ac43b050_0;  1 drivers
v0x7fc8ac43abf0_0 .net "uart_tx", 0 0, v0x7fc8ac4394d0_0;  1 drivers
v0x7fc8ac43ac80_0 .net "we", 0 0, L_0x7fc8ac440380;  1 drivers
S_0x7fc8ac4186e0 .scope module, "cpu" "cpu" 3 40, 4 2 0, S_0x7fc8ac418580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "cont"
    .port_info 11 /OUTPUT 1 "brk"
    .port_info 12 /INPUT 1 "clk"
P_0x7fc8ac418840 .param/l "DECODE" 0 4 32, C4<0011>;
P_0x7fc8ac418880 .param/l "DECODEM" 0 4 32, C4<0100>;
P_0x7fc8ac4188c0 .param/l "EXEC" 0 4 32, C4<0111>;
P_0x7fc8ac418900 .param/l "EXECM" 0 4 32, C4<1000>;
P_0x7fc8ac418940 .param/l "FETCH" 0 4 32, C4<0001>;
P_0x7fc8ac418980 .param/l "FETCHM" 0 4 32, C4<0010>;
P_0x7fc8ac4189c0 .param/l "IVEC" 0 4 220, C4<0000000000000100>;
P_0x7fc8ac418a00 .param/l "READ" 0 4 32, C4<0101>;
P_0x7fc8ac418a40 .param/l "READM" 0 4 32, C4<0110>;
P_0x7fc8ac418a80 .param/l "sCR_INIT" 0 4 220, C4<0000000000000010>;
P_0x7fc8ac418ac0 .param/l "uCR_INIT" 0 4 220, C4<0000000000001000>;
L_0x7fc8ac43fdd0 .functor OR 1, L_0x7fc8ac43f250, v0x7fc8ac431d60_0, C4<0>, C4<0>;
L_0x7fc8ac43fe40 .functor BUFZ 16, v0x7fc8ac42a4d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc8ac440220 .functor BUFZ 16, v0x7fc8ac42a4d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc8ac440290 .functor BUFZ 16, v0x7fc8ac429fc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc8ac440380 .functor BUFZ 1, L_0x7fc8ac43f860, C4<0>, C4<0>, C4<0>;
L_0x7fc8ac4403f0 .functor BUFZ 16, v0x7fc8ac429960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc8ac4404a0 .functor NOT 1, L_0x7fc8ac440550, C4<0>, C4<0>, C4<0>;
L_0x7fc8ac440630 .functor OR 1, v0x7fc8ac432e20_0, L_0x7fc8ac43f6a0, C4<0>, C4<0>;
L_0x7fc8ac4406a0 .functor AND 1, L_0x7fc8ac4404a0, L_0x7fc8ac440630, C4<1>, C4<1>;
v0x7fc8ac42fab0_0 .net "ALUfunc", 2 0, L_0x7fc8ac43eb20;  1 drivers
v0x7fc8ac42fb80_0 .net "ALUout", 15 0, v0x7fc8ac42a4d0_0;  1 drivers
v0x7fc8ac42fc10_0 .var "CRin", 15 0;
v0x7fc8ac42fca0_0 .net "CRout", 15 0, L_0x7fc8ac4409d0;  1 drivers
v0x7fc8ac42fd30_0 .net "IRimm", 15 0, v0x7fc8ac42c450_0;  1 drivers
v0x7fc8ac42fe00_0 .net "IRout", 15 0, v0x7fc8ac4292f0_0;  1 drivers
v0x7fc8ac42fed0_0 .net "MARin", 15 0, L_0x7fc8ac440220;  1 drivers
v0x7fc8ac42ff60_0 .net "MARout", 15 0, v0x7fc8ac429960_0;  1 drivers
v0x7fc8ac430010_0 .var "MDRin", 15 0;
v0x7fc8ac430140_0 .net "MDRout", 15 0, v0x7fc8ac429fc0_0;  1 drivers
v0x7fc8ac4301d0_0 .var "PC", 15 0;
v0x7fc8ac430260_0 .var "R1", 15 0;
v0x7fc8ac430300_0 .var "R2", 15 0;
v0x7fc8ac4303b0_0 .var "R3", 15 0;
v0x7fc8ac430460_0 .var "R4", 15 0;
v0x7fc8ac430510_0 .var "R5", 15 0;
v0x7fc8ac4305c0_0 .var "R6", 15 0;
v0x7fc8ac430770_0 .net "RAMaddr", 15 0, L_0x7fc8ac4403f0;  alias, 1 drivers
v0x7fc8ac430820_0 .net "RAMin", 15 0, L_0x7fc8ac440290;  alias, 1 drivers
v0x7fc8ac4308d0_0 .net "RAMout", 15 0, L_0x7fc8ac43cbd0;  alias, 1 drivers
v0x7fc8ac430990_0 .net "UART_intr", 0 0, v0x7fc8ac43aef0_0;  alias, 1 drivers
L_0x10ab4d170 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac430a20_0 .net/2u *"_s0", 3 0, L_0x10ab4d170;  1 drivers
v0x7fc8ac430ab0_0 .net *"_s2", 0 0, L_0x7fc8ac43cd30;  1 drivers
v0x7fc8ac430b40_0 .net *"_s25", 0 0, L_0x7fc8ac440550;  1 drivers
v0x7fc8ac430bd0_0 .net *"_s28", 31 0, L_0x7fc8ac4407e0;  1 drivers
L_0x10ab4d320 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac430c60_0 .net *"_s31", 30 0, L_0x10ab4d320;  1 drivers
L_0x10ab4d368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac430d00_0 .net/2u *"_s32", 31 0, L_0x10ab4d368;  1 drivers
v0x7fc8ac430db0_0 .net *"_s34", 0 0, L_0x7fc8ac4408b0;  1 drivers
L_0x10ab4d1b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac430e50_0 .net/2s *"_s4", 1 0, L_0x10ab4d1b8;  1 drivers
L_0x10ab4d200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac430f00_0 .net/2s *"_s6", 1 0, L_0x10ab4d200;  1 drivers
v0x7fc8ac430fb0_0 .net *"_s8", 1 0, L_0x7fc8ac43ce50;  1 drivers
v0x7fc8ac431060_0 .var "bank", 0 0;
v0x7fc8ac431100_0 .net "be", 0 0, L_0x7fc8ac43ffb0;  alias, 1 drivers
v0x7fc8ac430670_0 .net "brk", 0 0, L_0x7fc8ac43cfb0;  alias, 1 drivers
v0x7fc8ac431390_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac431420_0 .net "cond", 2 0, v0x7fc8ac42de10_0;  1 drivers
v0x7fc8ac4314b0_0 .net "cond_chk", 0 0, L_0x7fc8ac43e660;  1 drivers
v0x7fc8ac431540_0 .net "cont", 0 0, v0x7fc8ac43add0_0;  alias, 1 drivers
v0x7fc8ac4315f0_0 .var "deassert_trap", 0 0;
v0x7fc8ac4316a0_0 .net "decr_sp", 0 0, L_0x7fc8ac43fc40;  1 drivers
v0x7fc8ac431750_0 .net "fault", 0 0, v0x7fc8ac42f410_0;  1 drivers
v0x7fc8ac431820_0 .net "hlt", 0 0, v0x7fc8ac42c1a0_0;  1 drivers
v0x7fc8ac4318b0_0 .net "incr_pc", 0 0, L_0x7fc8ac43f6a0;  1 drivers
v0x7fc8ac431960_0 .net "incr_pc_out", 0 0, L_0x7fc8ac4406a0;  1 drivers
v0x7fc8ac4319f0_0 .net "incr_pc_temp", 0 0, L_0x7fc8ac440630;  1 drivers
v0x7fc8ac431a80_0 .net "incr_sp", 0 0, L_0x7fc8ac43fa30;  1 drivers
v0x7fc8ac431b30_0 .net "ir_load", 0 0, L_0x7fc8ac43f150;  1 drivers
v0x7fc8ac431c00_0 .net "irq", 0 0, v0x7fc8ac42f4a0_0;  1 drivers
v0x7fc8ac431cd0_0 .net "loadneg", 0 0, L_0x7fc8ac4404a0;  1 drivers
v0x7fc8ac431d60_0 .var "mar_force", 0 0;
v0x7fc8ac431df0_0 .net "mar_load", 0 0, L_0x7fc8ac43fdd0;  1 drivers
v0x7fc8ac431e80_0 .net "mar_load_decoder", 0 0, L_0x7fc8ac43f250;  1 drivers
v0x7fc8ac431f10_0 .net "mdr_load", 0 0, L_0x7fc8ac43f550;  1 drivers
v0x7fc8ac431fe0_0 .net "mdrs", 1 0, L_0x7fc8ac43e3e0;  1 drivers
v0x7fc8ac432070_0 .var "op0", 15 0;
v0x7fc8ac432120_0 .net "op0s", 1 0, L_0x7fc8ac43e480;  1 drivers
v0x7fc8ac4321d0_0 .var "op1", 15 0;
v0x7fc8ac432280_0 .net "op1s", 1 0, L_0x7fc8ac43e810;  1 drivers
v0x7fc8ac432330_0 .net "page_fault", 0 0, v0x7fc8ac43ae60_0;  alias, 1 drivers
v0x7fc8ac4323e0_0 .net "ram_load", 0 0, L_0x7fc8ac43f860;  1 drivers
v0x7fc8ac432490_0 .net "re", 0 0, v0x7fc8ac42c920_0;  alias, 1 drivers
v0x7fc8ac432540_0 .net "reg_load", 0 0, L_0x7fc8ac43f3a0;  1 drivers
v0x7fc8ac4325d0_0 .var "regr0", 15 0;
v0x7fc8ac432660_0 .net "regr0s", 2 0, v0x7fc8ac42c9c0_0;  1 drivers
v0x7fc8ac432710_0 .var "regr1", 15 0;
v0x7fc8ac431190_0 .net "regr1s", 2 0, v0x7fc8ac42cb70_0;  1 drivers
v0x7fc8ac431240_0 .net "regw", 15 0, L_0x7fc8ac43fe40;  1 drivers
v0x7fc8ac4312d0_0 .net "regws", 2 0, v0x7fc8ac42cc20_0;  1 drivers
v0x7fc8ac4327a0_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  alias, 1 drivers
v0x7fc8ac432830_0 .net "reti", 0 0, L_0x7fc8ac43ea50;  1 drivers
v0x7fc8ac4328e0_0 .var "sCR", 15 0;
v0x7fc8ac432970_0 .var "sPC", 15 0;
v0x7fc8ac432a00_0 .var "sR1", 15 0;
v0x7fc8ac432ab0_0 .var "sR2", 15 0;
v0x7fc8ac432b60_0 .var "sR3", 15 0;
v0x7fc8ac432c10_0 .var "sR4", 15 0;
v0x7fc8ac432cc0_0 .var "sR5", 15 0;
v0x7fc8ac432d70_0 .var "sR6", 15 0;
v0x7fc8ac432e20_0 .var "skip", 0 0;
v0x7fc8ac432ec0_0 .net "state", 3 0, v0x7fc8ac42eb60_0;  1 drivers
v0x7fc8ac432f80_0 .net "syscall", 0 0, L_0x7fc8ac43e8f0;  1 drivers
v0x7fc8ac433030_0 .net "trapnr", 3 0, v0x7fc8ac42f850_0;  1 drivers
v0x7fc8ac4330e0_0 .var "uCR", 15 0;
v0x7fc8ac433170_0 .net "we", 0 0, L_0x7fc8ac440380;  alias, 1 drivers
E_0x7fc8ac404970/0 .event edge, v0x7fc8ac431060_0, v0x7fc8ac42c9c0_0, v0x7fc8ac430260_0, v0x7fc8ac430300_0;
E_0x7fc8ac404970/1 .event edge, v0x7fc8ac4303b0_0, v0x7fc8ac430460_0, v0x7fc8ac430510_0, v0x7fc8ac4305c0_0;
E_0x7fc8ac404970/2 .event edge, v0x7fc8ac4301d0_0, v0x7fc8ac42cb70_0, v0x7fc8ac432a00_0, v0x7fc8ac432ab0_0;
E_0x7fc8ac404970/3 .event edge, v0x7fc8ac432b60_0, v0x7fc8ac432c10_0, v0x7fc8ac432cc0_0, v0x7fc8ac432d70_0;
E_0x7fc8ac404970/4 .event edge, v0x7fc8ac432970_0;
E_0x7fc8ac404970 .event/or E_0x7fc8ac404970/0, E_0x7fc8ac404970/1, E_0x7fc8ac404970/2, E_0x7fc8ac404970/3, E_0x7fc8ac404970/4;
E_0x7fc8ac4093d0/0 .event edge, v0x7fc8ac42c610_0, v0x7fc8ac42c450_0, v0x7fc8ac4291c0_0, v0x7fc8ac42a4d0_0;
E_0x7fc8ac4093d0/1 .event edge, v0x7fc8ac42c770_0, v0x7fc8ac4325d0_0, v0x7fc8ac432710_0, v0x7fc8ac429fc0_0;
E_0x7fc8ac4093d0/2 .event edge, v0x7fc8ac42c800_0, v0x7fc8ac42c060_0, v0x7fc8ac42de10_0;
E_0x7fc8ac4093d0 .event/or E_0x7fc8ac4093d0/0, E_0x7fc8ac4093d0/1, E_0x7fc8ac4093d0/2;
L_0x7fc8ac43cd30 .cmp/eq 4, v0x7fc8ac42eb60_0, L_0x10ab4d170;
L_0x7fc8ac43ce50 .functor MUXZ 2, L_0x10ab4d200, L_0x10ab4d1b8, L_0x7fc8ac43cd30, C4<>;
L_0x7fc8ac43cfb0 .part L_0x7fc8ac43ce50, 0, 1;
L_0x7fc8ac440550 .part v0x7fc8ac42eb60_0, 0, 1;
L_0x7fc8ac4407e0 .concat [ 1 31 0 0], v0x7fc8ac431060_0, L_0x10ab4d320;
L_0x7fc8ac4408b0 .cmp/eq 32, L_0x7fc8ac4407e0, L_0x10ab4d368;
L_0x7fc8ac4409d0 .functor MUXZ 16, v0x7fc8ac4328e0_0, v0x7fc8ac4330e0_0, L_0x7fc8ac4408b0, C4<>;
S_0x7fc8ac418f60 .scope module, "IR" "register" 4 107, 5 1 0, S_0x7fc8ac4186e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fc8ac419190_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac4291c0_0 .net "in", 15 0, L_0x7fc8ac43cbd0;  alias, 1 drivers
v0x7fc8ac429260_0 .net "load", 0 0, L_0x7fc8ac43f150;  alias, 1 drivers
v0x7fc8ac4292f0_0 .var "out", 15 0;
v0x7fc8ac429390_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  alias, 1 drivers
E_0x7fc8ac40bcc0 .event negedge, v0x7fc8ac419190_0;
S_0x7fc8ac4294f0 .scope module, "MAR" "register_posedge" 4 99, 6 1 0, S_0x7fc8ac4186e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fc8ac429750_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac429810_0 .net "in", 15 0, L_0x7fc8ac440220;  alias, 1 drivers
v0x7fc8ac4298b0_0 .net "load", 0 0, L_0x7fc8ac43fdd0;  alias, 1 drivers
v0x7fc8ac429960_0 .var "out", 15 0;
v0x7fc8ac429a10_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  alias, 1 drivers
E_0x7fc8ac429720 .event posedge, v0x7fc8ac419190_0;
S_0x7fc8ac429b50 .scope module, "MDR" "register_posedge" 4 88, 6 1 0, S_0x7fc8ac4186e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fc8ac429da0_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac429e70_0 .net "in", 15 0, v0x7fc8ac430010_0;  1 drivers
v0x7fc8ac429f10_0 .net "load", 0 0, L_0x7fc8ac43f550;  alias, 1 drivers
v0x7fc8ac429fc0_0 .var "out", 15 0;
v0x7fc8ac42a060_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  alias, 1 drivers
S_0x7fc8ac42a1d0 .scope module, "alu" "alu" 4 120, 7 1 0, S_0x7fc8ac4186e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fc8ac42a410_0 .net "f", 2 0, L_0x7fc8ac43eb20;  alias, 1 drivers
v0x7fc8ac42a4d0_0 .var "out", 15 0;
v0x7fc8ac42a580_0 .net "x", 15 0, v0x7fc8ac432070_0;  1 drivers
v0x7fc8ac42a640_0 .net "y", 15 0, v0x7fc8ac4321d0_0;  1 drivers
E_0x7fc8ac409a90 .event edge, v0x7fc8ac42a410_0, v0x7fc8ac42a580_0, v0x7fc8ac42a640_0;
S_0x7fc8ac42a750 .scope module, "decoder" "decoder" 4 36, 8 4 0, S_0x7fc8ac4186e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "DECR_SP"
    .port_info 8 /OUTPUT 1 "INCR_SP"
    .port_info 9 /OUTPUT 1 "BE"
    .port_info 10 /OUTPUT 1 "RE"
    .port_info 11 /OUTPUT 3 "REGR0S"
    .port_info 12 /OUTPUT 3 "REGR1S"
    .port_info 13 /OUTPUT 3 "REGWS"
    .port_info 14 /OUTPUT 2 "OP0S"
    .port_info 15 /OUTPUT 2 "OP1S"
    .port_info 16 /OUTPUT 16 "IRimm"
    .port_info 17 /OUTPUT 2 "MDRS"
    .port_info 18 /OUTPUT 3 "ALUfunc"
    .port_info 19 /OUTPUT 1 "COND_CHK"
    .port_info 20 /OUTPUT 3 "cond"
    .port_info 21 /OUTPUT 4 "state"
    .port_info 22 /INPUT 1 "reset"
    .port_info 23 /OUTPUT 1 "HLT"
    .port_info 24 /INPUT 1 "fault_r"
    .port_info 25 /INPUT 1 "irq_r"
    .port_info 26 /OUTPUT 1 "SYSCALL"
    .port_info 27 /OUTPUT 1 "RETI"
    .port_info 28 /INPUT 1 "cont_r"
    .port_info 29 /INPUT 1 "clk"
P_0x7fc8ac801000 .param/l "ARG0" 0 8 55, +C4<00000000000000000000000000001000>;
P_0x7fc8ac801040 .param/l "ARG1" 0 8 55, +C4<00000000000000000000000000001001>;
P_0x7fc8ac801080 .param/l "ARG2" 0 8 55, +C4<00000000000000000000000000001100>;
P_0x7fc8ac8010c0 .param/l "BREAK" 0 8 54, C4<1001>;
P_0x7fc8ac801100 .param/l "DECODE" 0 8 54, C4<0011>;
P_0x7fc8ac801140 .param/l "DECODEM" 0 8 54, C4<0100>;
P_0x7fc8ac801180 .param/l "EXEC" 0 8 54, C4<0111>;
P_0x7fc8ac8011c0 .param/l "EXECM" 0 8 54, C4<1000>;
P_0x7fc8ac801200 .param/l "FETCH" 0 8 54, C4<0001>;
P_0x7fc8ac801240 .param/l "FETCHM" 0 8 54, C4<0010>;
P_0x7fc8ac801280 .param/l "IMM10" 0 8 56, +C4<00000000000000000000000000000001>;
P_0x7fc8ac8012c0 .param/l "IMM13" 0 8 56, +C4<00000000000000000000000000000010>;
P_0x7fc8ac801300 .param/l "IMM4" 0 8 56, +C4<00000000000000000000000000000101>;
P_0x7fc8ac801340 .param/l "IMM7" 0 8 56, +C4<00000000000000000000000000000000>;
P_0x7fc8ac801380 .param/l "IMM7U" 0 8 56, +C4<00000000000000000000000000000100>;
P_0x7fc8ac8013c0 .param/l "IMMIR" 0 8 56, +C4<00000000000000000000000000000011>;
P_0x7fc8ac801400 .param/l "READ" 0 8 54, C4<0101>;
P_0x7fc8ac801440 .param/l "READM" 0 8 54, C4<0110>;
P_0x7fc8ac801480 .param/l "TGT" 0 8 55, +C4<00000000000000000000000000001010>;
P_0x7fc8ac8014c0 .param/l "TGT2" 0 8 55, +C4<00000000000000000000000000001011>;
L_0x7fc8ac43e780 .functor NOT 1, L_0x7fc8ac43edc0, C4<0>, C4<0>, C4<0>;
L_0x7fc8ac43f250 .functor AND 1, L_0x7fc8ac43ec60, L_0x7fc8ac43f2c0, C4<1>, C4<1>;
L_0x7fc8ac43f150 .functor AND 1, L_0x7fc8ac43e780, L_0x7fc8ac43f4b0, C4<1>, C4<1>;
L_0x7fc8ac43f550 .functor AND 1, L_0x7fc8ac43ec60, L_0x7fc8ac43f5c0, C4<1>, C4<1>;
L_0x7fc8ac43f3a0 .functor AND 1, L_0x7fc8ac43e780, L_0x7fc8ac43f7c0, C4<1>, C4<1>;
L_0x7fc8ac43f860 .functor AND 1, L_0x7fc8ac43e780, L_0x7fc8ac43f990, C4<1>, C4<1>;
L_0x7fc8ac43f6a0 .functor AND 1, L_0x7fc8ac43e780, L_0x7fc8ac43fb60, C4<1>, C4<1>;
L_0x7fc8ac43fc40 .functor AND 1, L_0x7fc8ac43e780, L_0x7fc8ac43fcf0, C4<1>, C4<1>;
L_0x7fc8ac43fa30 .functor AND 1, L_0x7fc8ac43e780, L_0x7fc8ac43ff10, C4<1>, C4<1>;
v0x7fc8ac42bf20_0 .net "ALUfunc", 2 0, L_0x7fc8ac43eb20;  alias, 1 drivers
v0x7fc8ac42bfd0_0 .net "BE", 0 0, L_0x7fc8ac43ffb0;  alias, 1 drivers
v0x7fc8ac42c060_0 .net "COND_CHK", 0 0, L_0x7fc8ac43e660;  alias, 1 drivers
v0x7fc8ac42c110_0 .net "DECR_SP", 0 0, L_0x7fc8ac43fc40;  alias, 1 drivers
v0x7fc8ac42c1a0_0 .var "HLT", 0 0;
v0x7fc8ac42c280_0 .net "INCR_PC", 0 0, L_0x7fc8ac43f6a0;  alias, 1 drivers
v0x7fc8ac42c320_0 .net "INCR_SP", 0 0, L_0x7fc8ac43fa30;  alias, 1 drivers
v0x7fc8ac42c3c0_0 .net "IR_LOAD", 0 0, L_0x7fc8ac43f150;  alias, 1 drivers
v0x7fc8ac42c450_0 .var "IRimm", 15 0;
v0x7fc8ac42c570_0 .net "MAR_LOAD", 0 0, L_0x7fc8ac43f250;  alias, 1 drivers
v0x7fc8ac42c610_0 .net "MDRS", 1 0, L_0x7fc8ac43e3e0;  alias, 1 drivers
v0x7fc8ac42c6c0_0 .net "MDR_LOAD", 0 0, L_0x7fc8ac43f550;  alias, 1 drivers
v0x7fc8ac42c770_0 .net "OP0S", 1 0, L_0x7fc8ac43e480;  alias, 1 drivers
v0x7fc8ac42c800_0 .net "OP1S", 1 0, L_0x7fc8ac43e810;  alias, 1 drivers
v0x7fc8ac42c890_0 .net "RAM_LOAD", 0 0, L_0x7fc8ac43f860;  alias, 1 drivers
v0x7fc8ac42c920_0 .var "RE", 0 0;
v0x7fc8ac42c9c0_0 .var "REGR0S", 2 0;
v0x7fc8ac42cb70_0 .var "REGR1S", 2 0;
v0x7fc8ac42cc20_0 .var "REGWS", 2 0;
v0x7fc8ac42ccd0_0 .net "REG_LOAD", 0 0, L_0x7fc8ac43f3a0;  alias, 1 drivers
v0x7fc8ac42cd70_0 .net "RETI", 0 0, L_0x7fc8ac43ea50;  alias, 1 drivers
v0x7fc8ac42ce10_0 .var "ROMaddr", 7 0;
v0x7fc8ac42ced0_0 .net "ROMread", 47 0, L_0x7fc8ac43d4d0;  1 drivers
v0x7fc8ac42cf60_0 .net "SYSCALL", 0 0, L_0x7fc8ac43e8f0;  alias, 1 drivers
v0x7fc8ac42cff0_0 .net *"_s0", 2 0, L_0x7fc8ac43d0d0;  1 drivers
v0x7fc8ac42d080_0 .net *"_s29", 3 0, L_0x7fc8ac43df30;  1 drivers
L_0x10ab4d248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac42d110_0 .net *"_s3", 0 0, L_0x10ab4d248;  1 drivers
v0x7fc8ac42d1a0_0 .net *"_s41", 2 0, L_0x7fc8ac43e520;  1 drivers
L_0x10ab4d2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac42d250_0 .net *"_s45", 0 0, L_0x10ab4d2d8;  1 drivers
v0x7fc8ac42d300_0 .net *"_s68", 0 0, L_0x7fc8ac43edc0;  1 drivers
v0x7fc8ac42d3b0_0 .net *"_s71", 0 0, L_0x7fc8ac43f2c0;  1 drivers
v0x7fc8ac42d460_0 .net *"_s74", 0 0, L_0x7fc8ac43f4b0;  1 drivers
v0x7fc8ac42d510_0 .net *"_s77", 0 0, L_0x7fc8ac43f5c0;  1 drivers
v0x7fc8ac42ca70_0 .net *"_s80", 0 0, L_0x7fc8ac43f7c0;  1 drivers
v0x7fc8ac42d7a0_0 .net *"_s83", 0 0, L_0x7fc8ac43f990;  1 drivers
v0x7fc8ac42d830_0 .net *"_s86", 0 0, L_0x7fc8ac43fb60;  1 drivers
v0x7fc8ac42d8d0_0 .net *"_s89", 0 0, L_0x7fc8ac43fcf0;  1 drivers
v0x7fc8ac42d980_0 .net *"_s92", 0 0, L_0x7fc8ac43ff10;  1 drivers
v0x7fc8ac42da30_0 .net "arg0", 2 0, L_0x7fc8ac43dbe0;  1 drivers
v0x7fc8ac42dae0_0 .net "arg1", 2 0, L_0x7fc8ac43dc80;  1 drivers
v0x7fc8ac42db90_0 .net "arg2", 2 0, L_0x7fc8ac43dfd0;  1 drivers
v0x7fc8ac42dc40_0 .net "brk", 0 0, L_0x7fc8ac43eeb0;  1 drivers
v0x7fc8ac42dce0_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac42dd70_0 .net "codetype", 0 0, L_0x7fc8ac43d5c0;  1 drivers
v0x7fc8ac42de10_0 .var "cond", 2 0;
v0x7fc8ac42dec0_0 .net "condtype", 1 0, L_0x7fc8ac43e9b0;  1 drivers
v0x7fc8ac42df70_0 .net "cont_r", 0 0, v0x7fc8ac43add0_0;  alias, 1 drivers
v0x7fc8ac42e010_0 .net "fault_r", 0 0, v0x7fc8ac42f410_0;  alias, 1 drivers
v0x7fc8ac42e0b0_0 .net "imm10", 9 0, L_0x7fc8ac43d8c0;  1 drivers
v0x7fc8ac42e160_0 .net "imm13", 12 0, L_0x7fc8ac43d9a0;  1 drivers
v0x7fc8ac42e210_0 .net "imm4", 3 0, L_0x7fc8ac43db40;  1 drivers
v0x7fc8ac42e2c0_0 .net "imm7", 6 0, L_0x7fc8ac43d820;  1 drivers
v0x7fc8ac42e370_0 .var "immir", 15 0;
v0x7fc8ac42e420_0 .net "imms", 3 0, L_0x7fc8ac43e5c0;  1 drivers
v0x7fc8ac42e4d0_0 .net "instr", 15 0, v0x7fc8ac4292f0_0;  alias, 1 drivers
v0x7fc8ac42e590_0 .net "irq_r", 0 0, v0x7fc8ac42f4a0_0;  alias, 1 drivers
v0x7fc8ac42e620_0 .net "loadneg", 0 0, L_0x7fc8ac43e780;  1 drivers
v0x7fc8ac42e6c0_0 .net "loadpos", 0 0, L_0x7fc8ac43ec60;  1 drivers
v0x7fc8ac42e760_0 .net "next_state", 3 0, L_0x7fc8ac43d230;  1 drivers
v0x7fc8ac42e810_0 .var "opcode", 5 0;
v0x7fc8ac42e8c0_0 .net "opcodelong", 5 0, L_0x7fc8ac43d660;  1 drivers
v0x7fc8ac42e970_0 .net "opcodeshort", 1 0, L_0x7fc8ac43d780;  1 drivers
v0x7fc8ac42ea20_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  alias, 1 drivers
v0x7fc8ac42eab0_0 .net "skipstate", 1 0, L_0x7fc8ac43ebc0;  1 drivers
v0x7fc8ac42eb60_0 .var "state", 3 0;
v0x7fc8ac42d5c0_0 .net "tgt", 2 0, L_0x7fc8ac43dd80;  1 drivers
v0x7fc8ac42d670_0 .net "tgt2", 1 0, L_0x7fc8ac43de20;  1 drivers
v0x7fc8ac42ebf0_0 .net "xregr0s", 3 0, L_0x7fc8ac43e0f0;  1 drivers
v0x7fc8ac42ec80_0 .net "xregr1s", 3 0, L_0x7fc8ac43e190;  1 drivers
v0x7fc8ac42ed10_0 .net "xregws", 3 0, L_0x7fc8ac43e340;  1 drivers
E_0x7fc8ac42b450/0 .event edge, v0x7fc8ac42dd70_0, v0x7fc8ac42e970_0, v0x7fc8ac42e8c0_0, v0x7fc8ac42e810_0;
E_0x7fc8ac42b450/1 .event edge, v0x7fc8ac42ccd0_0, v0x7fc8ac42eb60_0, v0x7fc8ac42ebf0_0, v0x7fc8ac42da30_0;
E_0x7fc8ac42b450/2 .event edge, v0x7fc8ac42dae0_0, v0x7fc8ac42d5c0_0, v0x7fc8ac42d670_0, v0x7fc8ac42db90_0;
E_0x7fc8ac42b450/3 .event edge, v0x7fc8ac42ec80_0, v0x7fc8ac42ed10_0, v0x7fc8ac42e420_0, v0x7fc8ac42e2c0_0;
E_0x7fc8ac42b450/4 .event edge, v0x7fc8ac42e0b0_0, v0x7fc8ac42e160_0, v0x7fc8ac42e370_0, v0x7fc8ac42e210_0;
E_0x7fc8ac42b450/5 .event edge, v0x7fc8ac42dec0_0;
E_0x7fc8ac42b450 .event/or E_0x7fc8ac42b450/0, E_0x7fc8ac42b450/1, E_0x7fc8ac42b450/2, E_0x7fc8ac42b450/3, E_0x7fc8ac42b450/4, E_0x7fc8ac42b450/5;
L_0x7fc8ac43d0d0 .concat [ 2 1 0 0], L_0x7fc8ac43ebc0, L_0x10ab4d248;
L_0x7fc8ac43d230 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fc8ac42eb60_0, L_0x7fc8ac43d0d0 (v0x7fc8ac42b840_0, v0x7fc8ac42b7a0_0) v0x7fc8ac42b6e0_0 S_0x7fc8ac42b530;
L_0x7fc8ac43d5c0 .part v0x7fc8ac4292f0_0, 15, 1;
L_0x7fc8ac43d660 .part v0x7fc8ac4292f0_0, 9, 6;
L_0x7fc8ac43d780 .part v0x7fc8ac4292f0_0, 13, 2;
L_0x7fc8ac43d820 .part v0x7fc8ac4292f0_0, 2, 7;
L_0x7fc8ac43d8c0 .part v0x7fc8ac4292f0_0, 3, 10;
L_0x7fc8ac43d9a0 .part v0x7fc8ac4292f0_0, 0, 13;
L_0x7fc8ac43db40 .part v0x7fc8ac4292f0_0, 5, 4;
L_0x7fc8ac43dbe0 .part v0x7fc8ac4292f0_0, 6, 3;
L_0x7fc8ac43dc80 .part v0x7fc8ac4292f0_0, 3, 3;
L_0x7fc8ac43dd80 .part v0x7fc8ac4292f0_0, 0, 3;
L_0x7fc8ac43de20 .part v0x7fc8ac4292f0_0, 0, 2;
L_0x7fc8ac43df30 .part v0x7fc8ac4292f0_0, 2, 4;
L_0x7fc8ac43dfd0 .part L_0x7fc8ac43df30, 0, 3;
L_0x7fc8ac43e0f0 .part L_0x7fc8ac43d4d0, 36, 4;
L_0x7fc8ac43e190 .part L_0x7fc8ac43d4d0, 32, 4;
L_0x7fc8ac43e340 .part L_0x7fc8ac43d4d0, 28, 4;
L_0x7fc8ac43e3e0 .part L_0x7fc8ac43d4d0, 26, 2;
L_0x7fc8ac43e520 .part L_0x7fc8ac43d4d0, 23, 3;
L_0x7fc8ac43e5c0 .concat [ 3 1 0 0], L_0x7fc8ac43e520, L_0x10ab4d2d8;
L_0x7fc8ac43e480 .part L_0x7fc8ac43d4d0, 21, 2;
L_0x7fc8ac43e810 .part L_0x7fc8ac43d4d0, 19, 2;
L_0x7fc8ac43e9b0 .part L_0x7fc8ac43d4d0, 17, 2;
L_0x7fc8ac43e660 .part L_0x7fc8ac43d4d0, 16, 1;
L_0x7fc8ac43eb20 .part L_0x7fc8ac43d4d0, 13, 3;
L_0x7fc8ac43ebc0 .part L_0x7fc8ac43d4d0, 11, 2;
L_0x7fc8ac43e8f0 .part L_0x7fc8ac43d4d0, 9, 1;
L_0x7fc8ac43ea50 .part L_0x7fc8ac43d4d0, 8, 1;
L_0x7fc8ac43eeb0 .part L_0x7fc8ac43d4d0, 6, 1;
L_0x7fc8ac43ec60 .part v0x7fc8ac42eb60_0, 0, 1;
L_0x7fc8ac43edc0 .part v0x7fc8ac42eb60_0, 0, 1;
L_0x7fc8ac43f2c0 .part L_0x7fc8ac43d4d0, 47, 1;
L_0x7fc8ac43f4b0 .part L_0x7fc8ac43d4d0, 46, 1;
L_0x7fc8ac43f5c0 .part L_0x7fc8ac43d4d0, 45, 1;
L_0x7fc8ac43f7c0 .part L_0x7fc8ac43d4d0, 44, 1;
L_0x7fc8ac43f990 .part L_0x7fc8ac43d4d0, 43, 1;
L_0x7fc8ac43fb60 .part L_0x7fc8ac43d4d0, 42, 1;
L_0x7fc8ac43fcf0 .part L_0x7fc8ac43d4d0, 41, 1;
L_0x7fc8ac43ff10 .part L_0x7fc8ac43d4d0, 10, 1;
L_0x7fc8ac43ffb0 .part L_0x7fc8ac43d4d0, 40, 1;
S_0x7fc8ac42b530 .scope function, "fsm_function" "fsm_function" 8 60, 8 60 0, S_0x7fc8ac42a750;
 .timescale 0 0;
v0x7fc8ac42b6e0_0 .var "fsm_function", 3 0;
v0x7fc8ac42b7a0_0 .var "skipstate", 2 0;
v0x7fc8ac42b840_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fc8ac42b840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fc8ac42b7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x7fc8ac42b7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7fc8ac42b7a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
T_0.15 ;
T_0.14 ;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fc8ac42dc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x7fc8ac42e590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
T_0.20 ;
T_0.18 ;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc8ac42b6e0_0, 0, 4;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
S_0x7fc8ac42b8d0 .scope module, "micro" "rom" 8 100, 9 7 0, S_0x7fc8ac42a750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 48 "data"
L_0x7fc8ac43d4d0 .functor BUFZ 48, L_0x7fc8ac43d2d0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x7fc8ac42ba80_0 .net *"_s0", 47 0, L_0x7fc8ac43d2d0;  1 drivers
v0x7fc8ac42bb40_0 .net *"_s2", 8 0, L_0x7fc8ac43d370;  1 drivers
L_0x10ab4d290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac42bbf0_0 .net *"_s5", 0 0, L_0x10ab4d290;  1 drivers
v0x7fc8ac42bcb0_0 .net "address", 7 0, v0x7fc8ac42ce10_0;  1 drivers
v0x7fc8ac42bd60_0 .net "data", 47 0, L_0x7fc8ac43d4d0;  alias, 1 drivers
v0x7fc8ac42be50 .array "mem", 191 0, 47 0;
L_0x7fc8ac43d2d0 .array/port v0x7fc8ac42be50, L_0x7fc8ac43d370;
L_0x7fc8ac43d370 .concat [ 8 1 0 0], v0x7fc8ac42ce10_0, L_0x10ab4d290;
S_0x7fc8ac42f050 .scope module, "irq_encoder" "irq_encoder" 4 72, 10 3 0, S_0x7fc8ac4186e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7fc8ac42f250_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac42f370_0 .net "deassert", 0 0, v0x7fc8ac4315f0_0;  1 drivers
v0x7fc8ac42f410_0 .var "fault", 0 0;
v0x7fc8ac42f4a0_0 .var "irq", 0 0;
v0x7fc8ac42f550_0 .net "page_fault", 0 0, v0x7fc8ac43ae60_0;  alias, 1 drivers
o0x10ab1c9e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ac42f620_0 .net "prot_fault", 0 0, o0x10ab1c9e8;  0 drivers
v0x7fc8ac42f6b0_0 .net "reset", 0 0, v0x7fc8ac43af80_0;  alias, 1 drivers
o0x10ab1ca18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ac42f7c0_0 .net "timer_irq", 0 0, o0x10ab1ca18;  0 drivers
v0x7fc8ac42f850_0 .var "trapnr", 3 0;
v0x7fc8ac42f960_0 .net "uart_irq", 0 0, v0x7fc8ac43aef0_0;  alias, 1 drivers
S_0x7fc8ac433350 .scope module, "mem_io" "memory_io" 3 20, 11 3 0, S_0x7fc8ac418580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
    .port_info 17 /OUTPUT 1 "HEXwe"
P_0x7fc8ac433510 .param/l "HEXbase" 0 11 50, C4<1111111110000000>;
P_0x7fc8ac433550 .param/l "Sbase" 0 11 50, C4<1111111110010000>;
L_0x7fc8ac43b120 .functor BUFZ 16, v0x7fc8ac435950_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc8ac4338b0_0 .net "CPUaddr", 15 0, L_0x7fc8ac4403f0;  alias, 1 drivers
v0x7fc8ac433970_0 .net "CPUread", 15 0, L_0x7fc8ac43cbd0;  alias, 1 drivers
v0x7fc8ac433a00_0 .net "CPUwrite", 15 0, L_0x7fc8ac440290;  alias, 1 drivers
v0x7fc8ac433ab0_0 .var "HEXwe", 0 0;
v0x7fc8ac433b40_0 .net "RAMaddr", 15 0, L_0x7fc8ac43c050;  alias, 1 drivers
v0x7fc8ac433c30_0 .var "RAMbe", 1 0;
v0x7fc8ac433ce0_0 .net "RAMread", 15 0, L_0x7fc8ac440af0;  alias, 1 drivers
v0x7fc8ac433d90_0 .var "RAMwe", 0 0;
v0x7fc8ac433e30_0 .net "RAMwrite", 15 0, L_0x7fc8ac43b120;  alias, 1 drivers
v0x7fc8ac433f40_0 .net "UARTaddr", 2 0, L_0x7fc8ac43c670;  alias, 1 drivers
v0x7fc8ac433ff0_0 .var "UARTce", 0 0;
v0x7fc8ac434090_0 .var "UARTre", 0 0;
v0x7fc8ac434130_0 .net "UARTread", 7 0, v0x7fc8ac439100_0;  alias, 1 drivers
v0x7fc8ac4341e0_0 .var "UARTwe", 0 0;
v0x7fc8ac434280_0 .net "UARTwrite", 7 0, L_0x7fc8ac43b190;  alias, 1 drivers
v0x7fc8ac434330_0 .net *"_s11", 0 0, L_0x7fc8ac43b2d0;  1 drivers
v0x7fc8ac4343e0_0 .net *"_s15", 0 0, L_0x7fc8ac43b3f0;  1 drivers
v0x7fc8ac434570_0 .net *"_s19", 0 0, L_0x7fc8ac43b490;  1 drivers
v0x7fc8ac434600_0 .net *"_s23", 0 0, L_0x7fc8ac43b560;  1 drivers
v0x7fc8ac4346b0_0 .net *"_s27", 0 0, L_0x7fc8ac43b600;  1 drivers
v0x7fc8ac434760_0 .net *"_s31", 0 0, L_0x7fc8ac43b7e0;  1 drivers
v0x7fc8ac434810_0 .net *"_s35", 0 0, L_0x7fc8ac43b880;  1 drivers
v0x7fc8ac4348c0_0 .net *"_s39", 0 0, L_0x7fc8ac43b920;  1 drivers
v0x7fc8ac434970_0 .net *"_s43", 0 0, L_0x7fc8ac43b9e0;  1 drivers
v0x7fc8ac434a20_0 .net *"_s47", 0 0, L_0x7fc8ac43ba80;  1 drivers
v0x7fc8ac434ad0_0 .net *"_s51", 0 0, L_0x7fc8ac43bb20;  1 drivers
v0x7fc8ac434b80_0 .net *"_s55", 0 0, L_0x7fc8ac43bc50;  1 drivers
v0x7fc8ac434c30_0 .net *"_s59", 0 0, L_0x7fc8ac43bd10;  1 drivers
v0x7fc8ac434ce0_0 .net *"_s63", 0 0, L_0x7fc8ac43bfb0;  1 drivers
L_0x10ab4d008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac434d90_0 .net/2s *"_s67", 0 0, L_0x10ab4d008;  1 drivers
v0x7fc8ac434e40_0 .net *"_s7", 0 0, L_0x7fc8ac43b230;  1 drivers
v0x7fc8ac434ef0_0 .net *"_s72", 0 0, L_0x7fc8ac43c490;  1 drivers
v0x7fc8ac434fa0_0 .net *"_s76", 0 0, L_0x7fc8ac43c530;  1 drivers
v0x7fc8ac434490_0 .net *"_s81", 0 0, L_0x7fc8ac43c710;  1 drivers
L_0x10ab4d050 .functor BUFT 1, C4<1111111110000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac435230_0 .net/2u *"_s82", 15 0, L_0x10ab4d050;  1 drivers
v0x7fc8ac4352c0_0 .net *"_s84", 0 0, L_0x7fc8ac43c5d0;  1 drivers
L_0x10ab4d098 .functor BUFT 1, C4<1111111110010000>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac435350_0 .net/2u *"_s86", 15 0, L_0x10ab4d098;  1 drivers
v0x7fc8ac435400_0 .net *"_s88", 0 0, L_0x7fc8ac43c860;  1 drivers
v0x7fc8ac4354a0_0 .net *"_s90", 15 0, L_0x7fc8ac43c9c0;  1 drivers
L_0x10ab4d0e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac435550_0 .net *"_s93", 7 0, L_0x10ab4d0e0;  1 drivers
L_0x10ab4d128 .functor BUFT 1, C4<1100101011111110>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac435600_0 .net/2u *"_s94", 15 0, L_0x10ab4d128;  1 drivers
v0x7fc8ac4356b0_0 .net *"_s96", 15 0, L_0x7fc8ac43ca60;  1 drivers
v0x7fc8ac435760_0 .net "be", 0 0, L_0x7fc8ac43ffb0;  alias, 1 drivers
v0x7fc8ac435830_0 .var "data", 15 0;
v0x7fc8ac4358c0_0 .net "re", 0 0, v0x7fc8ac42c920_0;  alias, 1 drivers
v0x7fc8ac435950_0 .var "wdata", 15 0;
v0x7fc8ac4359e0_0 .net "we", 0 0, L_0x7fc8ac440380;  alias, 1 drivers
E_0x7fc8ac433850/0 .event edge, v0x7fc8ac433170_0, v0x7fc8ac430770_0, v0x7fc8ac42c920_0, v0x7fc8ac430820_0;
E_0x7fc8ac433850/1 .event edge, v0x7fc8ac42bfd0_0, v0x7fc8ac433ce0_0;
E_0x7fc8ac433850 .event/or E_0x7fc8ac433850/0, E_0x7fc8ac433850/1;
L_0x7fc8ac43b190 .part L_0x7fc8ac440290, 0, 8;
L_0x7fc8ac43b230 .part L_0x7fc8ac4403f0, 1, 1;
L_0x7fc8ac43b2d0 .part L_0x7fc8ac4403f0, 2, 1;
L_0x7fc8ac43b3f0 .part L_0x7fc8ac4403f0, 3, 1;
L_0x7fc8ac43b490 .part L_0x7fc8ac4403f0, 4, 1;
L_0x7fc8ac43b560 .part L_0x7fc8ac4403f0, 5, 1;
L_0x7fc8ac43b600 .part L_0x7fc8ac4403f0, 6, 1;
L_0x7fc8ac43b7e0 .part L_0x7fc8ac4403f0, 7, 1;
L_0x7fc8ac43b880 .part L_0x7fc8ac4403f0, 8, 1;
L_0x7fc8ac43b920 .part L_0x7fc8ac4403f0, 9, 1;
L_0x7fc8ac43b9e0 .part L_0x7fc8ac4403f0, 10, 1;
L_0x7fc8ac43ba80 .part L_0x7fc8ac4403f0, 11, 1;
L_0x7fc8ac43bb20 .part L_0x7fc8ac4403f0, 12, 1;
L_0x7fc8ac43bc50 .part L_0x7fc8ac4403f0, 13, 1;
L_0x7fc8ac43bd10 .part L_0x7fc8ac4403f0, 14, 1;
L_0x7fc8ac43bfb0 .part L_0x7fc8ac4403f0, 15, 1;
LS_0x7fc8ac43c050_0_0 .concat8 [ 1 1 1 1], L_0x7fc8ac43b230, L_0x7fc8ac43b2d0, L_0x7fc8ac43b3f0, L_0x7fc8ac43b490;
LS_0x7fc8ac43c050_0_4 .concat8 [ 1 1 1 1], L_0x7fc8ac43b560, L_0x7fc8ac43b600, L_0x7fc8ac43b7e0, L_0x7fc8ac43b880;
LS_0x7fc8ac43c050_0_8 .concat8 [ 1 1 1 1], L_0x7fc8ac43b920, L_0x7fc8ac43b9e0, L_0x7fc8ac43ba80, L_0x7fc8ac43bb20;
LS_0x7fc8ac43c050_0_12 .concat8 [ 1 1 1 1], L_0x7fc8ac43bc50, L_0x7fc8ac43bd10, L_0x7fc8ac43bfb0, L_0x10ab4d008;
L_0x7fc8ac43c050 .concat8 [ 4 4 4 4], LS_0x7fc8ac43c050_0_0, LS_0x7fc8ac43c050_0_4, LS_0x7fc8ac43c050_0_8, LS_0x7fc8ac43c050_0_12;
L_0x7fc8ac43c490 .part L_0x7fc8ac4403f0, 0, 1;
L_0x7fc8ac43c530 .part L_0x7fc8ac4403f0, 1, 1;
L_0x7fc8ac43c670 .concat8 [ 1 1 1 0], L_0x7fc8ac43c490, L_0x7fc8ac43c530, L_0x7fc8ac43c710;
L_0x7fc8ac43c710 .part L_0x7fc8ac4403f0, 2, 1;
L_0x7fc8ac43c5d0 .cmp/gt 16, L_0x10ab4d050, L_0x7fc8ac4403f0;
L_0x7fc8ac43c860 .cmp/ge 16, L_0x7fc8ac4403f0, L_0x10ab4d098;
L_0x7fc8ac43c9c0 .concat [ 8 8 0 0], v0x7fc8ac439100_0, L_0x10ab4d0e0;
L_0x7fc8ac43ca60 .functor MUXZ 16, L_0x10ab4d128, L_0x7fc8ac43c9c0, L_0x7fc8ac43c860, C4<>;
L_0x7fc8ac43cbd0 .functor MUXZ 16, L_0x7fc8ac43ca60, v0x7fc8ac435830_0, L_0x7fc8ac43c5d0, C4<>;
S_0x7fc8ac435bf0 .scope module, "ram" "ram" 3 55, 12 1 0, S_0x7fc8ac418580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fc8ac440af0 .functor BUFZ 16, v0x7fc8ac436230_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc8ac435e50_0 .net "address", 15 0, L_0x7fc8ac43c050;  alias, 1 drivers
v0x7fc8ac435ee0_0 .net "be", 1 0, v0x7fc8ac433c30_0;  alias, 1 drivers
v0x7fc8ac435f70_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac436020_0 .net "data_in", 15 0, L_0x7fc8ac43b120;  alias, 1 drivers
v0x7fc8ac4360d0_0 .net "data_out", 15 0, L_0x7fc8ac440af0;  alias, 1 drivers
v0x7fc8ac4361a0 .array "memory", 2048 0, 15 0;
v0x7fc8ac436230_0 .var "temp", 15 0;
v0x7fc8ac4362c0_0 .net "we", 0 0, v0x7fc8ac433d90_0;  alias, 1 drivers
S_0x7fc8ac4363f0 .scope module, "uart" "t16450" 3 72, 13 26 0, S_0x7fc8ac418580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7fc8ac4370a0_0 .var "Bit_Phase", 3 0;
v0x7fc8ac437160_0 .var "Brk_Cnt", 3 0;
v0x7fc8ac437210_0 .var "DLL", 7 0;
v0x7fc8ac4372d0_0 .var "DLM", 7 0;
v0x7fc8ac437380_0 .var "DM0", 7 0;
v0x7fc8ac437470_0 .var "DM1", 7 0;
v0x7fc8ac437520_0 .var "IER", 7 0;
v0x7fc8ac4375d0_0 .var "IIR", 7 0;
v0x7fc8ac437680_0 .var "LCR", 7 0;
v0x7fc8ac437790_0 .var "LSR", 7 0;
v0x7fc8ac437840_0 .var "MCR", 7 0;
v0x7fc8ac4378f0_0 .var "MSR", 7 0;
v0x7fc8ac4379a0_0 .var "MSR_In", 3 0;
v0x7fc8ac437a50_0 .var "RBR", 7 0;
v0x7fc8ac437b00_0 .var "RXD", 0 0;
v0x7fc8ac437ba0_0 .var "RX_Bit_Cnt", 3 0;
v0x7fc8ac437c50_0 .var "RX_Filtered", 0 0;
v0x7fc8ac437de0_0 .var "RX_Parity", 0 0;
v0x7fc8ac437e70_0 .var "RX_ShiftReg", 7 0;
v0x7fc8ac437f00_0 .var "SCR", 7 0;
v0x7fc8ac437fb0_0 .var "THR", 7 0;
v0x7fc8ac438060_0 .var "TXD", 0 0;
v0x7fc8ac438100_0 .var "TX_Bit_Cnt", 3 0;
v0x7fc8ac4381b0_0 .var "TX_Next_Is_Stop", 0 0;
v0x7fc8ac438250_0 .var "TX_Parity", 0 0;
v0x7fc8ac4382f0_0 .var "TX_ShiftReg", 7 0;
v0x7fc8ac4383a0_0 .var "TX_Stop_Bit", 0 0;
v0x7fc8ac438440_0 .var "TX_Tick", 0 0;
v0x7fc8ac4384e0_0 .var/2u *"_s10", 2 0; Local signal
v0x7fc8ac438590_0 .var/2u *"_s11", 2 0; Local signal
v0x7fc8ac438640_0 .var/2u *"_s6", 4 0; Local signal
v0x7fc8ac4386f0_0 .var/2u *"_s7", 2 0; Local signal
v0x7fc8ac4387a0_0 .var/2u *"_s8", 2 0; Local signal
v0x7fc8ac437d00_0 .var/2u *"_s9", 2 0; Local signal
v0x7fc8ac438a30_0 .net "addr", 2 0, L_0x7fc8ac43c670;  alias, 1 drivers
v0x7fc8ac438ac0_0 .var "baudout", 0 0;
v0x7fc8ac438b50_0 .net "clk", 0 0, v0x7fc8ac43ad40_0;  alias, 1 drivers
v0x7fc8ac438be0_0 .net "cs_n", 0 0, v0x7fc8ac439fe0_0;  1 drivers
o0x10ab1ea58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ac438c70_0 .net "cts_n", 0 0, o0x10ab1ea58;  0 drivers
o0x10ab1ea88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ac438d00_0 .net "dcd_n", 0 0, o0x10ab1ea88;  0 drivers
o0x10ab1eab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ac438d90_0 .net "dsr_n", 0 0, o0x10ab1eab8;  0 drivers
v0x7fc8ac438e20_0 .var "dtr_n", 0 0;
v0x7fc8ac438eb0_0 .var "intr", 0 0;
v0x7fc8ac438f40_0 .var "out1_n", 0 0;
v0x7fc8ac438fd0_0 .var "out2_n", 0 0;
L_0x10ab4d3b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc8ac439060_0 .net "rclk", 0 0, L_0x10ab4d3b0;  1 drivers
v0x7fc8ac439100_0 .var "rd_data", 7 0;
v0x7fc8ac4391c0_0 .net "rd_n", 0 0, L_0x7fc8ac440dc0;  alias, 1 drivers
v0x7fc8ac439250_0 .net "reset_n", 0 0, L_0x7fc8ac440b60;  alias, 1 drivers
o0x10ab1ec38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc8ac4392f0_0 .net "ri_n", 0 0, o0x10ab1ec38;  0 drivers
v0x7fc8ac439390_0 .var "rts_n", 0 0;
v0x7fc8ac439430_0 .net "sin", 0 0, v0x7fc8ac43b050_0;  alias, 1 drivers
v0x7fc8ac4394d0_0 .var "sout", 0 0;
v0x7fc8ac439570_0 .net "wr_data", 7 0, L_0x7fc8ac43b190;  alias, 1 drivers
v0x7fc8ac439630_0 .net "wr_n", 0 0, L_0x7fc8ac440d10;  alias, 1 drivers
E_0x7fc8ac433610 .event edge, v0x7fc8ac437520_0, v0x7fc8ac437790_0, v0x7fc8ac437840_0, v0x7fc8ac4378f0_0;
E_0x7fc8ac436880/0 .event edge, v0x7fc8ac437840_0, v0x7fc8ac438060_0, v0x7fc8ac437680_0, v0x7fc8ac439430_0;
E_0x7fc8ac436880/1 .event edge, v0x7fc8ac4375d0_0, v0x7fc8ac437210_0, v0x7fc8ac4372d0_0, v0x7fc8ac437a50_0;
E_0x7fc8ac436880/2 .event edge, v0x7fc8ac437520_0, v0x7fc8ac433f40_0, v0x7fc8ac437380_0, v0x7fc8ac437470_0;
E_0x7fc8ac436880/3 .event edge, v0x7fc8ac437790_0, v0x7fc8ac4378f0_0, v0x7fc8ac437f00_0;
E_0x7fc8ac436880 .event/or E_0x7fc8ac436880/0, E_0x7fc8ac436880/1, E_0x7fc8ac436880/2, E_0x7fc8ac436880/3;
S_0x7fc8ac436930 .scope begin, "bit_tick" "bit_tick" 13 394, 13 394 0, S_0x7fc8ac4363f0;
 .timescale 0 0;
v0x7fc8ac436af0_0 .var "TX_Cnt", 4 0;
S_0x7fc8ac436bb0 .scope begin, "clk_gen" "clk_gen" 13 208, 13 208 0, S_0x7fc8ac4363f0;
 .timescale 0 0;
v0x7fc8ac436d70_0 .var "Baud_Cnt", 15 0;
S_0x7fc8ac436e20 .scope begin, "input_filter" "input_filter" 13 234, 13 234 0, S_0x7fc8ac4363f0;
 .timescale 0 0;
v0x7fc8ac436ff0_0 .var "Samples", 1 0;
    .scope S_0x7fc8ac433350;
T_1 ;
    %wait E_0x7fc8ac433850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac433d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac4341e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac433ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac434090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac433ab0_0, 0, 1;
    %load/vec4 v0x7fc8ac4359e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc8ac4338b0_0;
    %cmpi/u 65408, 0, 16;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac433d90_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc8ac4338b0_0;
    %cmpi/u 65424, 0, 16;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac433ab0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fc8ac4338b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac4341e0_0, 0, 1;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7fc8ac4358c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fc8ac4338b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac434090_0, 0, 1;
T_1.10 ;
T_1.8 ;
    %load/vec4 v0x7fc8ac433a00_0;
    %store/vec4 v0x7fc8ac435950_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc8ac433c30_0, 0, 2;
    %load/vec4 v0x7fc8ac4359e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fc8ac435760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7fc8ac4338b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc8ac433c30_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %load/vec4 v0x7fc8ac433a00_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435950_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc8ac433c30_0, 0, 2;
T_1.17 ;
T_1.14 ;
T_1.12 ;
    %load/vec4 v0x7fc8ac433ce0_0;
    %store/vec4 v0x7fc8ac435830_0, 0, 16;
    %load/vec4 v0x7fc8ac435760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x7fc8ac4338b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %load/vec4 v0x7fc8ac433ce0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac435830_0, 4, 1;
T_1.18 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc8ac42b8d0;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fc8ac42be50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fc8ac42a750;
T_3 ;
    %wait E_0x7fc8ac40bcc0;
    %load/vec4 v0x7fc8ac42ea20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac42eb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac42c1a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc8ac42e4d0_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac42eb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac42c1a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fc8ac42eb60_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac42df70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac42eb60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fc8ac42e010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac42eb60_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fc8ac42e760_0;
    %assign/vec4 v0x7fc8ac42eb60_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac42c1a0_0, 0;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc8ac42a750;
T_4 ;
    %wait E_0x7fc8ac42b450;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %load/vec4 v0x7fc8ac42dd70_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fc8ac42e970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8ac42e810_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc8ac42e8c0_0;
    %store/vec4 v0x7fc8ac42e810_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac42c920_0, 0, 1;
    %load/vec4 v0x7fc8ac42e810_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc8ac42e810_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fc8ac42ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac42c920_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7fc8ac42eb60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7fc8ac42e810_0;
    %pad/u 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7fc8ac42e810_0;
    %pad/u 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7fc8ac42e810_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7fc8ac42e810_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7fc8ac42e810_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7fc8ac42e810_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fc8ac42ce10_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac42ebf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %load/vec4 v0x7fc8ac42ebf0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fc8ac42c9c0_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x7fc8ac42da30_0;
    %store/vec4 v0x7fc8ac42c9c0_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x7fc8ac42dae0_0;
    %store/vec4 v0x7fc8ac42c9c0_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x7fc8ac42d5c0_0;
    %store/vec4 v0x7fc8ac42c9c0_0, 0, 3;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x7fc8ac42d670_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fc8ac42c9c0_0, 0, 3;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x7fc8ac42db90_0;
    %store/vec4 v0x7fc8ac42c9c0_0, 0, 3;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac42ec80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %load/vec4 v0x7fc8ac42ec80_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fc8ac42cb70_0, 0, 3;
    %jmp T_4.29;
T_4.23 ;
    %load/vec4 v0x7fc8ac42da30_0;
    %store/vec4 v0x7fc8ac42cb70_0, 0, 3;
    %jmp T_4.29;
T_4.24 ;
    %load/vec4 v0x7fc8ac42dae0_0;
    %store/vec4 v0x7fc8ac42cb70_0, 0, 3;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x7fc8ac42d5c0_0;
    %store/vec4 v0x7fc8ac42cb70_0, 0, 3;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x7fc8ac42d670_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fc8ac42cb70_0, 0, 3;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x7fc8ac42db90_0;
    %store/vec4 v0x7fc8ac42cb70_0, 0, 3;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac42ed10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %load/vec4 v0x7fc8ac42ed10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fc8ac42cc20_0, 0, 3;
    %jmp T_4.35;
T_4.30 ;
    %load/vec4 v0x7fc8ac42da30_0;
    %store/vec4 v0x7fc8ac42cc20_0, 0, 3;
    %jmp T_4.35;
T_4.31 ;
    %load/vec4 v0x7fc8ac42dae0_0;
    %store/vec4 v0x7fc8ac42cc20_0, 0, 3;
    %jmp T_4.35;
T_4.32 ;
    %load/vec4 v0x7fc8ac42d5c0_0;
    %store/vec4 v0x7fc8ac42cc20_0, 0, 3;
    %jmp T_4.35;
T_4.33 ;
    %load/vec4 v0x7fc8ac42d670_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fc8ac42cc20_0, 0, 3;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac42da30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.36 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.37 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.38 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fc8ac42e370_0, 0, 16;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac42e420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.45 ;
    %load/vec4 v0x7fc8ac42e2c0_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fc8ac42e2c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.46 ;
    %load/vec4 v0x7fc8ac42e0b0_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fc8ac42e0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.47 ;
    %load/vec4 v0x7fc8ac42e160_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fc8ac42e160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.48 ;
    %load/vec4 v0x7fc8ac42e370_0;
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.49 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fc8ac42e2c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.50 ;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7fc8ac42e210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc8ac42c450_0, 0, 16;
    %jmp T_4.52;
T_4.52 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac42dec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc8ac42de10_0, 0, 3;
    %jmp T_4.57;
T_4.53 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc8ac42de10_0, 0, 3;
    %jmp T_4.57;
T_4.54 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc8ac42de10_0, 0, 3;
    %jmp T_4.57;
T_4.55 ;
    %load/vec4 v0x7fc8ac42d5c0_0;
    %store/vec4 v0x7fc8ac42de10_0, 0, 3;
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc8ac42f050;
T_5 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac42f6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc8ac42f850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac42f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac42f410_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc8ac42f620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x7fc8ac42f850_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fc8ac42f550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x7fc8ac42f850_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fc8ac42f960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x7fc8ac42f850_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fc8ac42f7c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x7fc8ac42f850_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc8ac42f850_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac42f410_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac42f4a0_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %load/vec4 v0x7fc8ac42f370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac42f850_0, 4, 1;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac42f850_0, 4, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac42f850_0, 4, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7fc8ac42f850_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac42f850_0, 4, 1;
T_5.24 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac42f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac42f4a0_0, 0, 1;
T_5.16 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc8ac429b50;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac429fc0_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fc8ac429b50;
T_7 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac42a060_0;
    %load/vec4 v0x7fc8ac429f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac429fc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc8ac42a060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac429fc0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fc8ac429f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fc8ac429e70_0;
    %assign/vec4 v0x7fc8ac429fc0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc8ac4294f0;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac429960_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fc8ac4294f0;
T_9 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac429a10_0;
    %load/vec4 v0x7fc8ac4298b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac429960_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc8ac429a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac429960_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fc8ac4298b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fc8ac429810_0;
    %assign/vec4 v0x7fc8ac429960_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc8ac418f60;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4292f0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fc8ac418f60;
T_11 ;
    %wait E_0x7fc8ac40bcc0;
    %load/vec4 v0x7fc8ac429390_0;
    %load/vec4 v0x7fc8ac429260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac4292f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fc8ac429390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac4292f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fc8ac429260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fc8ac4291c0_0;
    %assign/vec4 v0x7fc8ac4292f0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fc8ac42a1d0;
T_12 ;
    %wait E_0x7fc8ac409a90;
    %load/vec4 v0x7fc8ac42a410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %add;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %add;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %sub;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %and;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %or;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %load/vec4 v0x7fc8ac42a640_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x7fc8ac42a580_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fc8ac42a640_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7fc8ac42a4d0_0, 0, 16;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc8ac4186e0;
T_13 ;
    %wait E_0x7fc8ac4093d0;
    %load/vec4 v0x7fc8ac431fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x7fc8ac42fd30_0;
    %store/vec4 v0x7fc8ac430010_0, 0, 16;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7fc8ac42fd30_0;
    %store/vec4 v0x7fc8ac430010_0, 0, 16;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x7fc8ac4308d0_0;
    %store/vec4 v0x7fc8ac430010_0, 0, 16;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7fc8ac42fb80_0;
    %store/vec4 v0x7fc8ac430010_0, 0, 16;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac432120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x7fc8ac4325d0_0;
    %store/vec4 v0x7fc8ac432070_0, 0, 16;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x7fc8ac4325d0_0;
    %store/vec4 v0x7fc8ac432070_0, 0, 16;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x7fc8ac432710_0;
    %store/vec4 v0x7fc8ac432070_0, 0, 16;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x7fc8ac430140_0;
    %store/vec4 v0x7fc8ac432070_0, 0, 16;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac432280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %load/vec4 v0x7fc8ac432710_0;
    %store/vec4 v0x7fc8ac4321d0_0, 0, 16;
    %jmp T_13.14;
T_13.10 ;
    %load/vec4 v0x7fc8ac4325d0_0;
    %store/vec4 v0x7fc8ac4321d0_0, 0, 16;
    %jmp T_13.14;
T_13.11 ;
    %load/vec4 v0x7fc8ac432710_0;
    %store/vec4 v0x7fc8ac4321d0_0, 0, 16;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v0x7fc8ac430140_0;
    %store/vec4 v0x7fc8ac4321d0_0, 0, 16;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac432e20_0, 0, 1;
    %load/vec4 v0x7fc8ac4314b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %load/vec4 v0x7fc8ac42fb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac432e20_0, 0, 1;
T_13.19 ;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x7fc8ac42fb80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac432e20_0, 0, 1;
T_13.23 ;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x7fc8ac42fb80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fc8ac431420_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac432e20_0, 0, 1;
T_13.27 ;
T_13.25 ;
T_13.22 ;
T_13.18 ;
T_13.15 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc8ac4186e0;
T_14 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac42fca0_0;
    %assign/vec4 v0x7fc8ac42fc10_0, 0;
    %load/vec4 v0x7fc8ac4327a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac431060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac4315f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac431d60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fc8ac432ec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac431750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac431060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac431d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac4315f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fc8ac432ec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac431c00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc8ac42fca0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac431060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac4315f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac42fc10_0, 4, 5;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7fc8ac432830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac431060_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac42fc10_0, 4, 5;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac4315f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac431d60_0, 0;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fc8ac4186e0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac430260_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7fc8ac4186e0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac430300_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fc8ac4186e0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4303b0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fc8ac4186e0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac430460_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fc8ac4186e0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac430510_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fc8ac4186e0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4305c0_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7fc8ac4186e0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4301d0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7fc8ac4186e0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432a00_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7fc8ac4186e0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432ab0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7fc8ac4186e0;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432b60_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7fc8ac4186e0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432c10_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7fc8ac4186e0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432cc0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7fc8ac4186e0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432d70_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fc8ac4186e0;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432970_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7fc8ac4186e0;
T_29 ;
    %wait E_0x7fc8ac404970;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x7fc8ac432660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.3 ;
    %load/vec4 v0x7fc8ac430260_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.4 ;
    %load/vec4 v0x7fc8ac430300_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.5 ;
    %load/vec4 v0x7fc8ac4303b0_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x7fc8ac430460_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x7fc8ac430510_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x7fc8ac4305c0_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x7fc8ac4301d0_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac431190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.13 ;
    %load/vec4 v0x7fc8ac430260_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.14 ;
    %load/vec4 v0x7fc8ac430300_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.15 ;
    %load/vec4 v0x7fc8ac4303b0_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.16 ;
    %load/vec4 v0x7fc8ac430460_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.17 ;
    %load/vec4 v0x7fc8ac430510_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.18 ;
    %load/vec4 v0x7fc8ac4305c0_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.19 ;
    %load/vec4 v0x7fc8ac4301d0_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.21;
T_29.21 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fc8ac432660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.23 ;
    %load/vec4 v0x7fc8ac432a00_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.24 ;
    %load/vec4 v0x7fc8ac432ab0_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.25 ;
    %load/vec4 v0x7fc8ac432b60_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.26 ;
    %load/vec4 v0x7fc8ac432c10_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.27 ;
    %load/vec4 v0x7fc8ac432cc0_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.28 ;
    %load/vec4 v0x7fc8ac432d70_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.29 ;
    %load/vec4 v0x7fc8ac432970_0;
    %store/vec4 v0x7fc8ac4325d0_0, 0, 16;
    %jmp T_29.31;
T_29.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc8ac431190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.33 ;
    %load/vec4 v0x7fc8ac432a00_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.34 ;
    %load/vec4 v0x7fc8ac432ab0_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.35 ;
    %load/vec4 v0x7fc8ac432b60_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.36 ;
    %load/vec4 v0x7fc8ac432c10_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.37 ;
    %load/vec4 v0x7fc8ac432cc0_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.38 ;
    %load/vec4 v0x7fc8ac432d70_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.39 ;
    %load/vec4 v0x7fc8ac432970_0;
    %store/vec4 v0x7fc8ac432710_0, 0, 16;
    %jmp T_29.41;
T_29.41 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fc8ac4186e0;
T_30 ;
    %wait E_0x7fc8ac40bcc0;
    %load/vec4 v0x7fc8ac4327a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac430260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac430300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac4303b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac430460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac430510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac432a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac432ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac432b60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac432c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac432cc0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fc8ac431c00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc8ac431750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7fc8ac433030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc8ac432a00_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7fc8ac432540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x7fc8ac4312d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %jmp T_30.13;
T_30.8 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac430260_0, 0;
    %jmp T_30.13;
T_30.9 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac430300_0, 0;
    %jmp T_30.13;
T_30.10 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac4303b0_0, 0;
    %jmp T_30.13;
T_30.11 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac430460_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac430510_0, 0;
    %jmp T_30.13;
T_30.13 ;
    %pop/vec4 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x7fc8ac4312d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %jmp T_30.19;
T_30.14 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432a00_0, 0;
    %jmp T_30.19;
T_30.15 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432ab0_0, 0;
    %jmp T_30.19;
T_30.16 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432b60_0, 0;
    %jmp T_30.19;
T_30.17 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432c10_0, 0;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432cc0_0, 0;
    %jmp T_30.19;
T_30.19 ;
    %pop/vec4 1;
T_30.7 ;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %load/vec4 v0x7fc8ac4327a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac4305c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac432d70_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x7fc8ac431a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.24, 4;
    %load/vec4 v0x7fc8ac4305c0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fc8ac4305c0_0, 0;
    %jmp T_30.25;
T_30.24 ;
    %load/vec4 v0x7fc8ac432d70_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fc8ac432d70_0, 0;
T_30.25 ;
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x7fc8ac4316a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.28, 4;
    %load/vec4 v0x7fc8ac4305c0_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fc8ac4305c0_0, 0;
    %jmp T_30.29;
T_30.28 ;
    %load/vec4 v0x7fc8ac432d70_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fc8ac432d70_0, 0;
T_30.29 ;
    %jmp T_30.27;
T_30.26 ;
    %load/vec4 v0x7fc8ac432540_0;
    %load/vec4 v0x7fc8ac4312d0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.32, 4;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac4305c0_0, 0;
    %jmp T_30.33;
T_30.32 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432d70_0, 0;
T_30.33 ;
T_30.30 ;
T_30.27 ;
T_30.23 ;
T_30.21 ;
    %load/vec4 v0x7fc8ac4327a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc8ac4301d0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fc8ac432970_0, 0;
    %jmp T_30.35;
T_30.34 ;
    %load/vec4 v0x7fc8ac431d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.36, 8;
    %load/vec4 v0x7fc8ac4301d0_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fc8ac4301d0_0, 0;
    %jmp T_30.37;
T_30.36 ;
    %load/vec4 v0x7fc8ac431960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.40, 4;
    %load/vec4 v0x7fc8ac4301d0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fc8ac4301d0_0, 0;
    %jmp T_30.41;
T_30.40 ;
    %load/vec4 v0x7fc8ac432970_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fc8ac432970_0, 0;
T_30.41 ;
    %jmp T_30.39;
T_30.38 ;
    %load/vec4 v0x7fc8ac432830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.42, 8;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fc8ac432970_0, 0;
    %jmp T_30.43;
T_30.42 ;
    %load/vec4 v0x7fc8ac432540_0;
    %load/vec4 v0x7fc8ac4312d0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.44, 8;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.46, 4;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac4301d0_0, 0;
    %jmp T_30.47;
T_30.46 ;
    %load/vec4 v0x7fc8ac431240_0;
    %assign/vec4 v0x7fc8ac432970_0, 0;
T_30.47 ;
T_30.44 ;
T_30.43 ;
T_30.39 ;
T_30.37 ;
T_30.35 ;
    %load/vec4 v0x7fc8ac4327a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.48, 8;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7fc8ac4330e0_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fc8ac4328e0_0, 0;
    %jmp T_30.49;
T_30.48 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc8ac42fc10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.50, 5;
    %load/vec4 v0x7fc8ac431060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.52, 4;
    %load/vec4 v0x7fc8ac42fc10_0;
    %assign/vec4 v0x7fc8ac4330e0_0, 0;
    %jmp T_30.53;
T_30.52 ;
    %load/vec4 v0x7fc8ac42fc10_0;
    %assign/vec4 v0x7fc8ac4328e0_0, 0;
T_30.53 ;
T_30.50 ;
T_30.49 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fc8ac435bf0;
T_31 ;
    %vpi_call 12 17 "$readmemh", "bios.hex", v0x7fc8ac4361a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x7fc8ac435bf0;
T_32 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac4362c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7fc8ac435ee0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436230_0, 4, 8;
    %load/vec4 v0x7fc8ac436020_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436230_0, 4, 8;
    %ix/getv 4, v0x7fc8ac435e50_0;
    %load/vec4a v0x7fc8ac4361a0, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fc8ac436230_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fc8ac435e50_0;
    %store/vec4a v0x7fc8ac4361a0, 4, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fc8ac436020_0;
    %ix/getv 3, v0x7fc8ac435e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc8ac4361a0, 0, 4;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fc8ac435bf0;
T_33 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac435ee0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436230_0, 4, 8;
    %ix/getv 4, v0x7fc8ac435e50_0;
    %load/vec4a v0x7fc8ac4361a0, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436230_0, 4, 8;
    %jmp T_33.1;
T_33.0 ;
    %ix/getv 4, v0x7fc8ac435e50_0;
    %load/vec4a v0x7fc8ac4361a0, 4;
    %store/vec4 v0x7fc8ac436230_0, 0, 16;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fc8ac4363f0;
T_34 ;
    %wait E_0x7fc8ac436880;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7fc8ac438e20_0, 0, 1;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7fc8ac439390_0, 0, 1;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7fc8ac438f40_0, 0, 1;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7fc8ac438fd0_0, 0, 1;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac438060_0;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fc8ac4394d0_0, 0, 1;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7fc8ac439430_0;
    %store/vec4 v0x7fc8ac437b00_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fc8ac438060_0;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7fc8ac437b00_0, 0, 1;
T_34.1 ;
    %load/vec4 v0x7fc8ac4375d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7fc8ac438eb0_0, 0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x7fc8ac437210_0;
    %store/vec4 v0x7fc8ac437380_0, 0, 8;
    %load/vec4 v0x7fc8ac4372d0_0;
    %store/vec4 v0x7fc8ac437470_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7fc8ac437a50_0;
    %store/vec4 v0x7fc8ac437380_0, 0, 8;
    %load/vec4 v0x7fc8ac437520_0;
    %store/vec4 v0x7fc8ac437470_0, 0, 8;
T_34.3 ;
    %load/vec4 v0x7fc8ac438a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %load/vec4 v0x7fc8ac437f00_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.4 ;
    %load/vec4 v0x7fc8ac437380_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.5 ;
    %load/vec4 v0x7fc8ac437470_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.6 ;
    %load/vec4 v0x7fc8ac4375d0_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.7 ;
    %load/vec4 v0x7fc8ac437680_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x7fc8ac437840_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x7fc8ac437790_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x7fc8ac4378f0_0;
    %store/vec4 v0x7fc8ac439100_0, 0, 8;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fc8ac4363f0;
T_35 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac439250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437fb0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437520_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437680_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437840_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437f00_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437210_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac4372d0_0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fc8ac439630_0;
    %nor/r;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7fc8ac438a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %jmp T_35.10;
T_35.4 ;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %load/vec4 v0x7fc8ac439570_0;
    %assign/vec4 v0x7fc8ac437210_0, 1;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v0x7fc8ac439570_0;
    %assign/vec4 v0x7fc8ac437fb0_0, 1;
T_35.12 ;
    %jmp T_35.10;
T_35.5 ;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.13, 8;
    %load/vec4 v0x7fc8ac439570_0;
    %assign/vec4 v0x7fc8ac4372d0_0, 1;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0x7fc8ac439570_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437520_0, 4, 5;
T_35.14 ;
    %jmp T_35.10;
T_35.6 ;
    %load/vec4 v0x7fc8ac439570_0;
    %assign/vec4 v0x7fc8ac437680_0, 1;
    %jmp T_35.10;
T_35.7 ;
    %load/vec4 v0x7fc8ac439570_0;
    %assign/vec4 v0x7fc8ac437840_0, 1;
    %jmp T_35.10;
T_35.8 ;
    %load/vec4 v0x7fc8ac439570_0;
    %assign/vec4 v0x7fc8ac437f00_0, 1;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.2 ;
    %load/vec4 v0x7fc8ac4391c0_0;
    %nor/r;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac438a30_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
T_35.15 ;
    %load/vec4 v0x7fc8ac4378f0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_35.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
T_35.17 ;
    %load/vec4 v0x7fc8ac4378f0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_35.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
T_35.19 ;
    %load/vec4 v0x7fc8ac4378f0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
T_35.21 ;
    %load/vec4 v0x7fc8ac4378f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_35.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
T_35.23 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fc8ac4363f0;
T_36 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %load/vec4 v0x7fc8ac4379a0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4378f0_0, 4, 5;
T_36.1 ;
    %load/vec4 v0x7fc8ac438c70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4379a0_0, 4, 5;
    %load/vec4 v0x7fc8ac438d90_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4379a0_0, 4, 5;
    %load/vec4 v0x7fc8ac4392f0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4379a0_0, 4, 5;
    %load/vec4 v0x7fc8ac438d00_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4379a0_0, 4, 5;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fc8ac4363f0;
T_37 ;
    %wait E_0x7fc8ac433610;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8ac438640_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fc8ac438640_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac4375d0_0, 4, 5;
    %load/vec4 v0x7fc8ac437520_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fc8ac437790_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc8ac4386f0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fc8ac4386f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac4375d0_0, 4, 3;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fc8ac437520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fc8ac437790_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc8ac4387a0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fc8ac4387a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac4375d0_0, 4, 3;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fc8ac437520_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fc8ac437790_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc8ac437d00_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fc8ac437d00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac4375d0_0, 4, 3;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x7fc8ac437520_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7fc8ac4378f0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fc8ac437840_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc8ac4384e0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fc8ac4384e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac4375d0_0, 4, 3;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc8ac438590_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fc8ac438590_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac4375d0_0, 4, 3;
T_37.7 ;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fc8ac4363f0;
T_38 ;
    %wait E_0x7fc8ac429720;
    %fork t_1, S_0x7fc8ac436bb0;
    %jmp t_0;
    .scope S_0x7fc8ac436bb0;
t_1 ;
    %load/vec4 v0x7fc8ac439250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fc8ac436d70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac438ac0_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fc8ac436d70_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc8ac439630_0;
    %nor/r;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac438a30_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_38.2, 9;
    %load/vec4 v0x7fc8ac4372d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436d70_0, 4, 8;
    %load/vec4 v0x7fc8ac437210_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436d70_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac438ac0_0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x7fc8ac436d70_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fc8ac436d70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac438ac0_0, 1;
T_38.3 ;
T_38.1 ;
    %end;
    .scope S_0x7fc8ac4363f0;
t_0 %join;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fc8ac4363f0;
T_39 ;
    %wait E_0x7fc8ac429720;
    %fork t_3, S_0x7fc8ac436e20;
    %jmp t_2;
    .scope S_0x7fc8ac436e20;
t_3 ;
    %load/vec4 v0x7fc8ac439250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc8ac436ff0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac437c50_0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fc8ac439060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x7fc8ac436ff0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436ff0_0, 4, 1;
    %load/vec4 v0x7fc8ac437b00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436ff0_0, 4, 1;
T_39.2 ;
    %load/vec4 v0x7fc8ac436ff0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac437c50_0, 1;
T_39.4 ;
    %load/vec4 v0x7fc8ac436ff0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_39.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac437c50_0, 1;
T_39.6 ;
T_39.1 ;
    %end;
    .scope S_0x7fc8ac4363f0;
t_2 %join;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fc8ac4363f0;
T_40 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac439250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437a50_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac4370a0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac437160_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac437e70_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac437ba0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac437de0_0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fc8ac438a30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac4391c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.2 ;
    %load/vec4 v0x7fc8ac438a30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac4391c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.4 ;
    %load/vec4 v0x7fc8ac439060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437c50_0;
    %load/vec4 v0x7fc8ac4370a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac4370a0_0, 1;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x7fc8ac4370a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc8ac4370a0_0, 1;
T_40.9 ;
    %load/vec4 v0x7fc8ac4370a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x7fc8ac437c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac437160_0, 1;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x7fc8ac437160_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc8ac437160_0, 1;
T_40.13 ;
    %load/vec4 v0x7fc8ac437160_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.14 ;
T_40.10 ;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.16, 4;
    %load/vec4 v0x7fc8ac4370a0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0x7fc8ac437ba0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc8ac437ba0_0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7fc8ac437de0_0, 1;
T_40.18 ;
    %jmp T_40.17;
T_40.16 ;
    %load/vec4 v0x7fc8ac4370a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_40.20, 4;
    %load/vec4 v0x7fc8ac437ba0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc8ac437ba0_0, 1;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_40.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac437ba0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %load/vec4 v0x7fc8ac437c50_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %jmp T_40.23;
T_40.22 ;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fc8ac437ba0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac437ba0_0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc8ac437ba0_0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.28, 8;
    %load/vec4 v0x7fc8ac437c50_0;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_40.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.30 ;
    %jmp T_40.29;
T_40.28 ;
    %load/vec4 v0x7fc8ac437c50_0;
    %load/vec4 v0x7fc8ac437de0_0;
    %cmp/ne;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.32 ;
T_40.29 ;
    %jmp T_40.27;
T_40.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %load/vec4 v0x7fc8ac437c50_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.27 ;
    %load/vec4 v0x7fc8ac437e70_0;
    %assign/vec4 v0x7fc8ac437a50_0, 1;
    %load/vec4 v0x7fc8ac437790_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %load/vec4 v0x7fc8ac438a30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac4391c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_40.34 ;
    %jmp T_40.25;
T_40.24 ;
    %load/vec4 v0x7fc8ac437e70_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %load/vec4 v0x7fc8ac437c50_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_40.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %load/vec4 v0x7fc8ac437c50_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
T_40.36 ;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_40.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %load/vec4 v0x7fc8ac437c50_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
T_40.38 ;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_40.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
    %load/vec4 v0x7fc8ac437c50_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437e70_0, 4, 5;
T_40.40 ;
    %load/vec4 v0x7fc8ac437c50_0;
    %load/vec4 v0x7fc8ac437de0_0;
    %xor;
    %assign/vec4 v0x7fc8ac437de0_0, 1;
T_40.25 ;
T_40.23 ;
T_40.20 ;
T_40.17 ;
T_40.6 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fc8ac4363f0;
T_41 ;
    %wait E_0x7fc8ac429720;
    %fork t_5, S_0x7fc8ac436930;
    %jmp t_4;
    .scope S_0x7fc8ac436930;
t_5 ;
    %load/vec4 v0x7fc8ac439250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc8ac436af0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac438440_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac438440_0, 1;
    %load/vec4 v0x7fc8ac439060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x7fc8ac436af0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fc8ac436af0_0, 0, 5;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fc8ac4383a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0x7fc8ac436af0_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_41.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac438440_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436af0_0, 4, 4;
T_41.8 ;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x7fc8ac436af0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_41.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac438440_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436af0_0, 4, 4;
T_41.10 ;
T_41.7 ;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc8ac436af0_0, 4, 1;
    %load/vec4 v0x7fc8ac436af0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_41.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac438440_0, 1;
T_41.12 ;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %end;
    .scope S_0x7fc8ac4363f0;
t_4 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fc8ac4363f0;
T_42 ;
    %wait E_0x7fc8ac429720;
    %load/vec4 v0x7fc8ac439250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc8ac4382f0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac438060_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac438250_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac4381b0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac4383a0_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fc8ac438440_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac4381b0_0, 1;
    %load/vec4 v0x7fc8ac4381b0_0;
    %assign/vec4 v0x7fc8ac4383a0_0, 1;
    %load/vec4 v0x7fc8ac438100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %load/vec4 v0x7fc8ac438100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
    %load/vec4 v0x7fc8ac438100_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fc8ac438100_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fc8ac438100_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fc8ac438100_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
    %jmp T_42.12;
T_42.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac4381b0_0, 1;
T_42.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_42.9 ;
    %load/vec4 v0x7fc8ac4382f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fc8ac438060_0, 1;
    %load/vec4 v0x7fc8ac4382f0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac4382f0_0, 4, 5;
    %load/vec4 v0x7fc8ac4382f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fc8ac438250_0;
    %xor;
    %assign/vec4 v0x7fc8ac438250_0, 1;
    %jmp T_42.8;
T_42.4 ;
    %load/vec4 v0x7fc8ac437790_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
T_42.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac438060_0, 1;
    %jmp T_42.8;
T_42.5 ;
    %load/vec4 v0x7fc8ac437fb0_0;
    %assign/vec4 v0x7fc8ac4382f0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc8ac438060_0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fc8ac438250_0, 1;
    %load/vec4 v0x7fc8ac438100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
    %jmp T_42.8;
T_42.6 ;
    %load/vec4 v0x7fc8ac438250_0;
    %assign/vec4 v0x7fc8ac438060_0, 1;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.15, 4;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fc8ac438060_0, 1;
T_42.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc8ac438100_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc8ac4381b0_0, 1;
    %jmp T_42.8;
T_42.8 ;
    %pop/vec4 1;
T_42.2 ;
    %load/vec4 v0x7fc8ac439630_0;
    %nor/r;
    %load/vec4 v0x7fc8ac438be0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fc8ac438a30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc8ac437680_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc8ac437790_0, 4, 5;
T_42.17 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fc8ac418580;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac439fe0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x7fc8ac418420;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac43ad40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac43af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac43add0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac43af80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc8ac43add0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc8ac43add0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x7fc8ac418420;
T_45 ;
    %delay 5, 0;
    %load/vec4 v0x7fc8ac43ad40_0;
    %nor/r;
    %store/vec4 v0x7fc8ac43ad40_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fc8ac418420;
T_46 ;
    %vpi_call 2 40 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 0> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 1> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 2> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 3> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 4> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 5> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 6> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 7> {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 8> {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 128> {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 129> {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 130> {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 230> {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 231> {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 232> {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 233> {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 235> {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 236> {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 237> {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 238> {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 239> {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 240> {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 241> {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 242> {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 243> {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 244> {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 245> {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fc8ac4361a0, 246> {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x7fc8ac418420;
T_47 ;
    %vpi_call 2 74 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x7fc8ac418420;
T_48 ;
    %delay 10000, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
