============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 05 2024  11:55:23 am
  Module:                 sdrc_req_gen
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (3408 ps) Setup Check with Pin r2b_raddr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) b2r_ack
          Clock: (R) clk
       Endpoint: (F) r2b_raddr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     118                  
       Uncertainty:-     200                  
     Required Time:=    9682                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    4274                  
             Slack:=    3408                  

Exceptions/Constraints:
  input_delay             2000            constraints_top.sdc_line_7_45_1 

#--------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  b2r_ack                   -       -     R     (arrival)      5  1.8     0     0    2000    (-,-) 
  g1854__1617/Y             -       A->Y  F     NAND2X1        7  2.1   147    99    2099    (-,-) 
  g1803__5107/Y             -       B->Y  R     NOR2BX1        4  1.2    93   130    2229    (-,-) 
  ADD_TC_OP82_g485__1705/Y  -       B->Y  R     AND2XL         2  1.0    49   146    2375    (-,-) 
  ADD_TC_OP82_g483__1617/CO -       A->CO R     ADDFX1         1  0.8    43   210    2584    (-,-) 
  ADD_TC_OP82_g482__3680/CO -       A->CO R     ADDFX1         1  0.8    43   206    2791    (-,-) 
  ADD_TC_OP82_g481__6783/CO -       A->CO R     ADDFX1         1  0.8    43   206    2997    (-,-) 
  ADD_TC_OP82_g480__5526/CO -       A->CO R     ADDFX1         1  0.8    43   206    3204    (-,-) 
  ADD_TC_OP82_g479__8428/CO -       A->CO R     ADDFX1         1  0.8    43   206    3410    (-,-) 
  ADD_TC_OP82_g478__4319/CO -       A->CO R     ADDFX1         2  0.4    34   202    3612    (-,-) 
  ADD_TC_OP82_g477__6260/Y  -       B->Y  R     AND2XL         3  0.6    34   111    3723    (-,-) 
  ADD_TC_OP82_g475__2398/Y  -       B->Y  R     AND2XL         3  0.8    41   115    3839    (-,-) 
  ADD_TC_OP82_g473__6417/Y  -       B->Y  R     AND2XL         3  0.6    34   115    3953    (-,-) 
  ADD_TC_OP82_g471__1666/Y  -       B->Y  R     AND2XL         3  0.8    41   115    4068    (-,-) 
  ADD_TC_OP82_g469__2883/Y  -       B->Y  R     AND2XL         3  0.6    34   115    4183    (-,-) 
  ADD_TC_OP82_g467__9315/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4294    (-,-) 
  ADD_TC_OP82_g465__4733/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4406    (-,-) 
  ADD_TC_OP82_g463__5115/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4517    (-,-) 
  ADD_TC_OP82_g461__6131/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4628    (-,-) 
  ADD_TC_OP82_g459__8246/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4740    (-,-) 
  ADD_TC_OP82_g457__1705/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4851    (-,-) 
  ADD_TC_OP82_g455__1617/Y  -       B->Y  R     AND2XL         3  0.6    34   111    4962    (-,-) 
  ADD_TC_OP82_g453__6783/Y  -       B->Y  R     AND2XL         3  0.6    34   111    5074    (-,-) 
  ADD_TC_OP82_g451__8428/Y  -       B->Y  R     AND2XL         3  0.6    34   111    5185    (-,-) 
  ADD_TC_OP82_g449__6260/Y  -       B->Y  R     AND2XL         3  0.6    34   111    5296    (-,-) 
  ADD_TC_OP82_g447__2398/Y  -       B->Y  R     AND2XL         3  0.6    34   111    5407    (-,-) 
  ADD_TC_OP82_g445__6417/Y  -       B->Y  R     AND2XL         3  0.8    41   115    5523    (-,-) 
  ADD_TC_OP82_g443__1666/Y  -       B->Y  F     NAND2X1        2  0.6    69    70    5592    (-,-) 
  ADD_TC_OP82_g442__2346/Y  -       B0->Y F     OA21X1         1  0.2    24    96    5689    (-,-) 
  g2205__2883/Y             -       B0->Y F     AO22XL         1  0.3    31   122    5810    (-,-) 
  g2152__4319/Y             -       C0->Y R     AOI221X1       3  1.0   140   114    5924    (-,-) 
  g2105__1881/Y             -       B1->Y R     OA22X1         1  0.4    29   208    6132    (-,-) 
  g2085__2346/Y             -       C0->Y F     OAI221X1       1  0.3   147   141    6274    (-,-) 
  r2b_raddr_reg[12]/D       <<<     -     F     DFFHQX1        1    -     -     0    6274    (-,-) 
#--------------------------------------------------------------------------------------------------

