// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_los (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        obstacles_0_address0,
        obstacles_0_ce0,
        obstacles_0_q0,
        obstacles_1_address0,
        obstacles_1_ce0,
        obstacles_1_q0,
        obstacles_2_address0,
        obstacles_2_ce0,
        obstacles_2_q0,
        obstacles_3_address0,
        obstacles_3_ce0,
        obstacles_3_q0,
        obstacles_4_address0,
        obstacles_4_ce0,
        obstacles_4_q0,
        obstacles_5_address0,
        obstacles_5_ce0,
        obstacles_5_q0,
        obstacles_6_address0,
        obstacles_6_ce0,
        obstacles_6_q0,
        obstacles_7_address0,
        obstacles_7_ce0,
        obstacles_7_q0,
        results_0_address0,
        results_0_ce0,
        results_0_we0,
        results_0_d0,
        results_1_address0,
        results_1_ce0,
        results_1_we0,
        results_1_d0,
        results_2_address0,
        results_2_ce0,
        results_2_we0,
        results_2_d0,
        results_3_address0,
        results_3_ce0,
        results_3_we0,
        results_3_d0,
        results_4_address0,
        results_4_ce0,
        results_4_we0,
        results_4_d0,
        results_5_address0,
        results_5_ce0,
        results_5_we0,
        results_5_d0,
        results_6_address0,
        results_6_ce0,
        results_6_we0,
        results_6_d0,
        results_7_address0,
        results_7_ce0,
        results_7_we0,
        results_7_d0
);

parameter    ap_ST_fsm_state1 = 57'd1;
parameter    ap_ST_fsm_state2 = 57'd2;
parameter    ap_ST_fsm_state3 = 57'd4;
parameter    ap_ST_fsm_state4 = 57'd8;
parameter    ap_ST_fsm_state5 = 57'd16;
parameter    ap_ST_fsm_state6 = 57'd32;
parameter    ap_ST_fsm_state7 = 57'd64;
parameter    ap_ST_fsm_state8 = 57'd128;
parameter    ap_ST_fsm_state9 = 57'd256;
parameter    ap_ST_fsm_state10 = 57'd512;
parameter    ap_ST_fsm_state11 = 57'd1024;
parameter    ap_ST_fsm_state12 = 57'd2048;
parameter    ap_ST_fsm_state13 = 57'd4096;
parameter    ap_ST_fsm_state14 = 57'd8192;
parameter    ap_ST_fsm_state15 = 57'd16384;
parameter    ap_ST_fsm_state16 = 57'd32768;
parameter    ap_ST_fsm_state17 = 57'd65536;
parameter    ap_ST_fsm_state18 = 57'd131072;
parameter    ap_ST_fsm_state19 = 57'd262144;
parameter    ap_ST_fsm_state20 = 57'd524288;
parameter    ap_ST_fsm_state21 = 57'd1048576;
parameter    ap_ST_fsm_state22 = 57'd2097152;
parameter    ap_ST_fsm_state23 = 57'd4194304;
parameter    ap_ST_fsm_state24 = 57'd8388608;
parameter    ap_ST_fsm_state25 = 57'd16777216;
parameter    ap_ST_fsm_state26 = 57'd33554432;
parameter    ap_ST_fsm_state27 = 57'd67108864;
parameter    ap_ST_fsm_state28 = 57'd134217728;
parameter    ap_ST_fsm_state29 = 57'd268435456;
parameter    ap_ST_fsm_state30 = 57'd536870912;
parameter    ap_ST_fsm_state31 = 57'd1073741824;
parameter    ap_ST_fsm_state32 = 57'd2147483648;
parameter    ap_ST_fsm_state33 = 57'd4294967296;
parameter    ap_ST_fsm_state34 = 57'd8589934592;
parameter    ap_ST_fsm_state35 = 57'd17179869184;
parameter    ap_ST_fsm_state36 = 57'd34359738368;
parameter    ap_ST_fsm_state37 = 57'd68719476736;
parameter    ap_ST_fsm_state38 = 57'd137438953472;
parameter    ap_ST_fsm_state39 = 57'd274877906944;
parameter    ap_ST_fsm_state40 = 57'd549755813888;
parameter    ap_ST_fsm_state41 = 57'd1099511627776;
parameter    ap_ST_fsm_state42 = 57'd2199023255552;
parameter    ap_ST_fsm_state43 = 57'd4398046511104;
parameter    ap_ST_fsm_state44 = 57'd8796093022208;
parameter    ap_ST_fsm_state45 = 57'd17592186044416;
parameter    ap_ST_fsm_state46 = 57'd35184372088832;
parameter    ap_ST_fsm_state47 = 57'd70368744177664;
parameter    ap_ST_fsm_state48 = 57'd140737488355328;
parameter    ap_ST_fsm_state49 = 57'd281474976710656;
parameter    ap_ST_fsm_state50 = 57'd562949953421312;
parameter    ap_ST_fsm_state51 = 57'd1125899906842624;
parameter    ap_ST_fsm_state52 = 57'd2251799813685248;
parameter    ap_ST_fsm_state53 = 57'd4503599627370496;
parameter    ap_ST_fsm_state54 = 57'd9007199254740992;
parameter    ap_ST_fsm_state55 = 57'd18014398509481984;
parameter    ap_ST_fsm_state56 = 57'd36028797018963968;
parameter    ap_ST_fsm_state57 = 57'd72057594037927936;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] obstacles_0_address0;
output   obstacles_0_ce0;
input  [0:0] obstacles_0_q0;
output  [9:0] obstacles_1_address0;
output   obstacles_1_ce0;
input  [0:0] obstacles_1_q0;
output  [9:0] obstacles_2_address0;
output   obstacles_2_ce0;
input  [0:0] obstacles_2_q0;
output  [9:0] obstacles_3_address0;
output   obstacles_3_ce0;
input  [0:0] obstacles_3_q0;
output  [9:0] obstacles_4_address0;
output   obstacles_4_ce0;
input  [0:0] obstacles_4_q0;
output  [9:0] obstacles_5_address0;
output   obstacles_5_ce0;
input  [0:0] obstacles_5_q0;
output  [9:0] obstacles_6_address0;
output   obstacles_6_ce0;
input  [0:0] obstacles_6_q0;
output  [9:0] obstacles_7_address0;
output   obstacles_7_ce0;
input  [0:0] obstacles_7_q0;
output  [9:0] results_0_address0;
output   results_0_ce0;
output   results_0_we0;
output  [0:0] results_0_d0;
output  [9:0] results_1_address0;
output   results_1_ce0;
output   results_1_we0;
output  [0:0] results_1_d0;
output  [9:0] results_2_address0;
output   results_2_ce0;
output   results_2_we0;
output  [0:0] results_2_d0;
output  [9:0] results_3_address0;
output   results_3_ce0;
output   results_3_we0;
output  [0:0] results_3_d0;
output  [9:0] results_4_address0;
output   results_4_ce0;
output   results_4_we0;
output  [0:0] results_4_d0;
output  [9:0] results_5_address0;
output   results_5_ce0;
output   results_5_we0;
output  [0:0] results_5_d0;
output  [9:0] results_6_address0;
output   results_6_ce0;
output   results_6_we0;
output  [0:0] results_6_d0;
output  [9:0] results_7_address0;
output   results_7_ce0;
output   results_7_we0;
output  [0:0] results_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg results_0_ce0;
reg results_0_we0;
reg results_1_ce0;
reg results_1_we0;
reg results_2_ce0;
reg results_2_we0;
reg results_3_ce0;
reg results_3_we0;
reg results_4_ce0;
reg results_4_we0;
reg results_5_ce0;
reg results_5_we0;
reg results_6_ce0;
reg results_6_we0;
reg results_7_ce0;
reg results_7_we0;

(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] add_ln34_fu_490_p2;
reg   [10:0] add_ln34_reg_2010;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln35_fu_502_p2;
reg   [0:0] icmp_ln35_reg_2018;
wire   [4:0] select_ln34_1_fu_514_p3;
reg   [4:0] select_ln34_1_reg_2023;
wire   [3:0] trunc_ln34_fu_522_p1;
reg   [3:0] trunc_ln34_reg_2029;
wire   [6:0] select_ln34_fu_541_p3;
reg   [6:0] select_ln34_reg_2056;
wire    ap_CS_fsm_state3;
wire   [5:0] sub_ln34_fu_550_p2;
reg   [5:0] sub_ln34_reg_2062;
wire   [0:0] icmp_ln40_fu_566_p2;
reg   [0:0] icmp_ln40_reg_2069;
wire   [6:0] dx_fu_572_p2;
reg   [6:0] dx_reg_2075;
wire   [5:0] trunc_ln45_fu_578_p1;
reg   [5:0] trunc_ln45_reg_2080;
wire   [5:0] sub_ln34_1_fu_585_p2;
reg   [5:0] sub_ln34_1_reg_2086;
wire    ap_CS_fsm_state4;
wire   [6:0] dx_1_fu_599_p3;
reg   [6:0] dx_1_reg_2091;
wire   [1:0] select_ln39_fu_605_p3;
reg   [1:0] select_ln39_reg_2096;
wire   [6:0] err_fu_612_p2;
reg   [6:0] err_reg_2101;
wire   [0:0] icmp_ln74_fu_631_p2;
reg   [0:0] icmp_ln74_reg_2106;
wire    ap_CS_fsm_state7;
wire   [9:0] add_ln75_fu_637_p2;
reg   [9:0] add_ln75_reg_2110;
wire   [10:0] add_ln80_fu_674_p2;
reg   [10:0] add_ln80_reg_2118;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln81_fu_686_p2;
reg   [0:0] icmp_ln81_reg_2126;
wire   [4:0] select_ln80_1_fu_698_p3;
reg   [4:0] select_ln80_1_reg_2131;
wire   [3:0] trunc_ln80_fu_706_p1;
reg   [3:0] trunc_ln80_reg_2137;
wire   [6:0] select_ln80_fu_725_p3;
reg   [6:0] select_ln80_reg_2164;
wire    ap_CS_fsm_state10;
wire   [5:0] sub_ln80_fu_734_p2;
reg   [5:0] sub_ln80_reg_2170;
wire   [0:0] icmp_ln86_fu_750_p2;
reg   [0:0] icmp_ln86_reg_2177;
wire   [6:0] dx_2_fu_756_p2;
reg   [6:0] dx_2_reg_2183;
wire   [5:0] trunc_ln91_fu_762_p1;
reg   [5:0] trunc_ln91_reg_2188;
wire   [5:0] sub_ln80_1_fu_769_p2;
reg   [5:0] sub_ln80_1_reg_2194;
wire    ap_CS_fsm_state11;
wire   [6:0] dx_3_fu_783_p3;
reg   [6:0] dx_3_reg_2199;
wire   [1:0] select_ln85_fu_789_p3;
reg   [1:0] select_ln85_reg_2204;
wire   [6:0] err_35_fu_796_p2;
reg   [6:0] err_35_reg_2209;
wire   [0:0] icmp_ln121_fu_815_p2;
reg   [0:0] icmp_ln121_reg_2214;
wire    ap_CS_fsm_state14;
wire   [9:0] add_ln122_fu_821_p2;
reg   [9:0] add_ln122_reg_2218;
wire   [10:0] add_ln127_fu_858_p2;
reg   [10:0] add_ln127_reg_2226;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln128_fu_870_p2;
reg   [0:0] icmp_ln128_reg_2234;
wire   [4:0] select_ln127_1_fu_882_p3;
reg   [4:0] select_ln127_1_reg_2239;
wire   [3:0] trunc_ln127_fu_890_p1;
reg   [3:0] trunc_ln127_reg_2245;
wire   [6:0] select_ln127_fu_909_p3;
reg   [6:0] select_ln127_reg_2272;
wire    ap_CS_fsm_state17;
wire   [5:0] sub_ln127_fu_918_p2;
reg   [5:0] sub_ln127_reg_2278;
wire   [0:0] icmp_ln133_fu_934_p2;
reg   [0:0] icmp_ln133_reg_2285;
wire   [6:0] dx_4_fu_940_p2;
reg   [6:0] dx_4_reg_2291;
wire   [5:0] trunc_ln138_fu_946_p1;
reg   [5:0] trunc_ln138_reg_2296;
wire   [5:0] sub_ln127_1_fu_953_p2;
reg   [5:0] sub_ln127_1_reg_2302;
wire    ap_CS_fsm_state18;
wire   [6:0] dx_5_fu_967_p3;
reg   [6:0] dx_5_reg_2307;
wire   [1:0] select_ln132_fu_973_p3;
reg   [1:0] select_ln132_reg_2312;
wire   [6:0] err_36_fu_980_p2;
reg   [6:0] err_36_reg_2317;
wire   [0:0] icmp_ln168_fu_999_p2;
reg   [0:0] icmp_ln168_reg_2322;
wire    ap_CS_fsm_state21;
wire   [9:0] add_ln169_fu_1005_p2;
reg   [9:0] add_ln169_reg_2326;
wire   [10:0] add_ln174_fu_1042_p2;
reg   [10:0] add_ln174_reg_2334;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln175_fu_1054_p2;
reg   [0:0] icmp_ln175_reg_2342;
wire   [4:0] select_ln174_1_fu_1066_p3;
reg   [4:0] select_ln174_1_reg_2347;
wire   [3:0] trunc_ln174_fu_1074_p1;
reg   [3:0] trunc_ln174_reg_2353;
wire   [6:0] select_ln174_fu_1093_p3;
reg   [6:0] select_ln174_reg_2380;
wire    ap_CS_fsm_state24;
wire   [5:0] sub_ln174_fu_1102_p2;
reg   [5:0] sub_ln174_reg_2386;
wire   [0:0] icmp_ln180_fu_1118_p2;
reg   [0:0] icmp_ln180_reg_2393;
wire   [6:0] dx_6_fu_1124_p2;
reg   [6:0] dx_6_reg_2399;
wire   [5:0] trunc_ln185_fu_1130_p1;
reg   [5:0] trunc_ln185_reg_2404;
wire   [5:0] sub_ln174_1_fu_1137_p2;
reg   [5:0] sub_ln174_1_reg_2410;
wire    ap_CS_fsm_state25;
wire   [6:0] dx_7_fu_1151_p3;
reg   [6:0] dx_7_reg_2415;
wire   [1:0] select_ln179_fu_1157_p3;
reg   [1:0] select_ln179_reg_2420;
wire   [6:0] err_37_fu_1164_p2;
reg   [6:0] err_37_reg_2425;
wire   [0:0] icmp_ln215_fu_1183_p2;
reg   [0:0] icmp_ln215_reg_2430;
wire    ap_CS_fsm_state28;
wire   [9:0] add_ln216_fu_1189_p2;
reg   [9:0] add_ln216_reg_2434;
wire   [10:0] add_ln221_fu_1226_p2;
reg   [10:0] add_ln221_reg_2442;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln222_fu_1238_p2;
reg   [0:0] icmp_ln222_reg_2450;
wire   [4:0] select_ln221_1_fu_1250_p3;
reg   [4:0] select_ln221_1_reg_2455;
wire   [3:0] trunc_ln221_fu_1258_p1;
reg   [3:0] trunc_ln221_reg_2461;
wire   [6:0] select_ln221_fu_1277_p3;
reg   [6:0] select_ln221_reg_2488;
wire    ap_CS_fsm_state31;
wire   [5:0] sub_ln221_fu_1286_p2;
reg   [5:0] sub_ln221_reg_2494;
wire   [0:0] icmp_ln227_fu_1302_p2;
reg   [0:0] icmp_ln227_reg_2501;
wire   [6:0] dx_8_fu_1308_p2;
reg   [6:0] dx_8_reg_2507;
wire   [5:0] trunc_ln232_fu_1314_p1;
reg   [5:0] trunc_ln232_reg_2512;
wire   [5:0] sub_ln221_1_fu_1321_p2;
reg   [5:0] sub_ln221_1_reg_2518;
wire    ap_CS_fsm_state32;
wire   [6:0] dx_9_fu_1335_p3;
reg   [6:0] dx_9_reg_2523;
wire   [1:0] select_ln226_fu_1341_p3;
reg   [1:0] select_ln226_reg_2528;
wire   [6:0] err_38_fu_1348_p2;
reg   [6:0] err_38_reg_2533;
wire   [0:0] icmp_ln262_fu_1367_p2;
reg   [0:0] icmp_ln262_reg_2538;
wire    ap_CS_fsm_state35;
wire   [9:0] add_ln263_fu_1373_p2;
reg   [9:0] add_ln263_reg_2542;
wire   [10:0] add_ln268_fu_1410_p2;
reg   [10:0] add_ln268_reg_2550;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln269_fu_1422_p2;
reg   [0:0] icmp_ln269_reg_2558;
wire   [4:0] select_ln268_1_fu_1434_p3;
reg   [4:0] select_ln268_1_reg_2563;
wire   [3:0] trunc_ln268_fu_1442_p1;
reg   [3:0] trunc_ln268_reg_2569;
wire   [6:0] select_ln268_fu_1461_p3;
reg   [6:0] select_ln268_reg_2596;
wire    ap_CS_fsm_state38;
wire   [5:0] sub_ln268_fu_1470_p2;
reg   [5:0] sub_ln268_reg_2602;
wire   [0:0] icmp_ln274_fu_1486_p2;
reg   [0:0] icmp_ln274_reg_2609;
wire   [6:0] dx_10_fu_1492_p2;
reg   [6:0] dx_10_reg_2615;
wire   [5:0] trunc_ln279_fu_1498_p1;
reg   [5:0] trunc_ln279_reg_2620;
wire   [5:0] sub_ln268_1_fu_1505_p2;
reg   [5:0] sub_ln268_1_reg_2626;
wire    ap_CS_fsm_state39;
wire   [6:0] dx_11_fu_1519_p3;
reg   [6:0] dx_11_reg_2631;
wire   [1:0] select_ln273_fu_1525_p3;
reg   [1:0] select_ln273_reg_2636;
wire   [6:0] err_39_fu_1532_p2;
reg   [6:0] err_39_reg_2641;
wire   [0:0] icmp_ln309_fu_1551_p2;
reg   [0:0] icmp_ln309_reg_2646;
wire    ap_CS_fsm_state42;
wire   [9:0] add_ln310_fu_1557_p2;
reg   [9:0] add_ln310_reg_2650;
wire   [10:0] add_ln315_fu_1594_p2;
reg   [10:0] add_ln315_reg_2658;
wire    ap_CS_fsm_state44;
wire   [0:0] icmp_ln316_fu_1606_p2;
reg   [0:0] icmp_ln316_reg_2666;
wire   [4:0] select_ln315_1_fu_1618_p3;
reg   [4:0] select_ln315_1_reg_2671;
wire   [3:0] trunc_ln315_fu_1626_p1;
reg   [3:0] trunc_ln315_reg_2677;
wire   [6:0] select_ln315_fu_1645_p3;
reg   [6:0] select_ln315_reg_2704;
wire    ap_CS_fsm_state45;
wire   [5:0] sub_ln315_fu_1654_p2;
reg   [5:0] sub_ln315_reg_2710;
wire   [0:0] icmp_ln321_fu_1670_p2;
reg   [0:0] icmp_ln321_reg_2717;
wire   [6:0] dx_12_fu_1676_p2;
reg   [6:0] dx_12_reg_2723;
wire   [5:0] trunc_ln326_fu_1682_p1;
reg   [5:0] trunc_ln326_reg_2728;
wire   [5:0] sub_ln315_1_fu_1689_p2;
reg   [5:0] sub_ln315_1_reg_2734;
wire    ap_CS_fsm_state46;
wire   [1:0] select_ln321_fu_1694_p3;
reg   [1:0] select_ln321_reg_2739;
wire   [6:0] dx_13_fu_1710_p3;
reg   [6:0] dx_13_reg_2744;
wire   [6:0] err_40_fu_1716_p2;
reg   [6:0] err_40_reg_2749;
wire   [0:0] icmp_ln356_fu_1735_p2;
reg   [0:0] icmp_ln356_reg_2754;
wire    ap_CS_fsm_state49;
wire   [9:0] add_ln357_fu_1741_p2;
reg   [9:0] add_ln357_reg_2758;
wire   [10:0] add_ln362_fu_1778_p2;
reg   [10:0] add_ln362_reg_2766;
wire    ap_CS_fsm_state51;
wire   [0:0] icmp_ln363_fu_1790_p2;
reg   [0:0] icmp_ln363_reg_2774;
wire   [4:0] select_ln362_1_fu_1802_p3;
reg   [4:0] select_ln362_1_reg_2779;
wire   [3:0] trunc_ln362_fu_1810_p1;
reg   [3:0] trunc_ln362_reg_2785;
wire   [6:0] select_ln362_fu_1814_p3;
reg   [6:0] select_ln362_reg_2791;
wire    ap_CS_fsm_state52;
wire   [5:0] sub_ln362_fu_1823_p2;
reg   [5:0] sub_ln362_reg_2797;
wire   [0:0] icmp_ln368_fu_1839_p2;
reg   [0:0] icmp_ln368_reg_2804;
wire   [6:0] dx_14_fu_1845_p2;
reg   [6:0] dx_14_reg_2810;
wire   [5:0] trunc_ln373_fu_1851_p1;
reg   [5:0] trunc_ln373_reg_2815;
wire   [5:0] sub_ln362_1_fu_1858_p2;
reg   [5:0] sub_ln362_1_reg_2821;
wire    ap_CS_fsm_state53;
wire   [1:0] select_ln368_fu_1863_p3;
reg   [1:0] select_ln368_reg_2826;
wire   [6:0] dx_15_fu_1879_p3;
reg   [6:0] dx_15_reg_2831;
wire   [6:0] err_41_fu_1885_p2;
reg   [6:0] err_41_reg_2836;
wire   [0:0] icmp_ln403_fu_1904_p2;
reg   [0:0] icmp_ln403_reg_2841;
wire    ap_CS_fsm_state56;
wire   [9:0] add_ln404_fu_1910_p2;
reg   [9:0] add_ln404_reg_2845;
wire    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_address0;
wire    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_address0;
wire    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_address0;
wire    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_address0;
wire    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_address0;
wire    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_address0;
wire    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_address0;
wire    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out_ap_vld;
wire    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start;
wire    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done;
wire    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_idle;
wire    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_ready;
wire   [9:0] grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_address0;
wire    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_ce0;
wire   [31:0] grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out;
wire    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out_ap_vld;
reg    grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
reg    grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
reg    grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
reg    grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
reg    grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire   [63:0] zext_ln75_fu_643_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln122_fu_827_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln169_fu_1011_p1;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln216_fu_1195_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln263_fu_1379_p1;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln310_fu_1563_p1;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln357_fu_1747_p1;
wire    ap_CS_fsm_state50;
wire   [63:0] zext_ln404_fu_1916_p1;
wire    ap_CS_fsm_state57;
reg   [6:0] x_pixel_fu_114;
wire   [6:0] x_pixel_2_fu_647_p2;
wire   [0:0] icmp_ln34_fu_484_p2;
reg   [4:0] y_pixel_fu_118;
reg   [10:0] indvar_flatten_fu_122;
reg   [6:0] x_pixel_1_fu_158;
wire   [6:0] x_pixel_4_fu_831_p2;
wire   [0:0] icmp_ln80_fu_668_p2;
reg   [4:0] y_pixel_1_fu_162;
reg   [10:0] indvar_flatten9_fu_166;
reg   [6:0] x_pixel_3_fu_170;
wire   [6:0] x_pixel_6_fu_1015_p2;
wire   [0:0] icmp_ln127_fu_852_p2;
reg   [4:0] y_pixel_2_fu_174;
reg   [10:0] indvar_flatten19_fu_178;
reg   [6:0] x_pixel_5_fu_182;
wire   [6:0] x_pixel_8_fu_1199_p2;
wire   [0:0] icmp_ln174_fu_1036_p2;
reg   [4:0] y_pixel_3_fu_186;
reg   [10:0] indvar_flatten29_fu_190;
reg   [6:0] x_pixel_7_fu_194;
wire   [6:0] x_pixel_10_fu_1383_p2;
wire   [0:0] icmp_ln221_fu_1220_p2;
reg   [4:0] y_pixel_4_fu_198;
reg   [10:0] indvar_flatten39_fu_202;
reg   [6:0] x_pixel_9_fu_206;
wire   [6:0] x_pixel_12_fu_1567_p2;
wire   [0:0] icmp_ln268_fu_1404_p2;
reg   [4:0] y_pixel_5_fu_210;
reg   [10:0] indvar_flatten49_fu_214;
reg   [6:0] x_pixel_11_fu_218;
wire   [6:0] x_pixel_14_fu_1751_p2;
wire   [0:0] icmp_ln315_fu_1588_p2;
reg   [4:0] y_pixel_6_fu_222;
reg   [10:0] indvar_flatten59_fu_226;
reg   [6:0] x_pixel_13_fu_230;
wire   [6:0] x_pixel_15_fu_1920_p2;
wire   [0:0] icmp_ln362_fu_1772_p2;
reg   [4:0] y_pixel_7_fu_234;
reg   [10:0] indvar_flatten69_fu_238;
wire   [4:0] add_ln34_1_fu_508_p2;
wire   [5:0] zext_ln34_fu_547_p1;
wire   [1:0] tmp_fu_556_p4;
wire   [5:0] xor_ln40_fu_590_p2;
wire  signed [6:0] sext_ln40_fu_595_p1;
wire   [6:0] zext_ln34_1_fu_582_p1;
wire   [9:0] zext_ln35_fu_625_p1;
wire   [9:0] p_mid2_fu_618_p3;
wire   [4:0] add_ln80_1_fu_692_p2;
wire   [5:0] zext_ln80_fu_731_p1;
wire   [1:0] tmp_13_fu_740_p4;
wire   [5:0] xor_ln86_fu_774_p2;
wire  signed [6:0] sext_ln86_fu_779_p1;
wire   [6:0] zext_ln80_1_fu_766_p1;
wire   [9:0] zext_ln81_fu_809_p1;
wire   [9:0] p_mid_fu_802_p3;
wire   [4:0] add_ln127_1_fu_876_p2;
wire   [5:0] zext_ln127_fu_915_p1;
wire   [1:0] tmp_14_fu_924_p4;
wire   [5:0] xor_ln133_fu_958_p2;
wire  signed [6:0] sext_ln133_fu_963_p1;
wire   [6:0] zext_ln127_1_fu_950_p1;
wire   [9:0] zext_ln128_fu_993_p1;
wire   [9:0] p_mid1_fu_986_p3;
wire   [4:0] add_ln174_1_fu_1060_p2;
wire   [5:0] zext_ln174_fu_1099_p1;
wire   [1:0] tmp_15_fu_1108_p4;
wire   [5:0] xor_ln180_fu_1142_p2;
wire  signed [6:0] sext_ln180_fu_1147_p1;
wire   [6:0] zext_ln174_1_fu_1134_p1;
wire   [9:0] zext_ln175_fu_1177_p1;
wire   [9:0] p_mid3_fu_1170_p3;
wire   [4:0] add_ln221_1_fu_1244_p2;
wire   [5:0] zext_ln221_fu_1283_p1;
wire   [1:0] tmp_16_fu_1292_p4;
wire   [5:0] xor_ln227_fu_1326_p2;
wire  signed [6:0] sext_ln227_fu_1331_p1;
wire   [6:0] zext_ln221_1_fu_1318_p1;
wire   [9:0] zext_ln222_fu_1361_p1;
wire   [9:0] p_mid4_fu_1354_p3;
wire   [4:0] add_ln268_1_fu_1428_p2;
wire   [5:0] zext_ln268_fu_1467_p1;
wire   [1:0] tmp_17_fu_1476_p4;
wire   [5:0] xor_ln274_fu_1510_p2;
wire  signed [6:0] sext_ln274_fu_1515_p1;
wire   [6:0] zext_ln268_1_fu_1502_p1;
wire   [9:0] zext_ln269_fu_1545_p1;
wire   [9:0] p_mid5_fu_1538_p3;
wire   [4:0] add_ln315_1_fu_1612_p2;
wire   [5:0] zext_ln315_fu_1651_p1;
wire   [1:0] tmp_18_fu_1660_p4;
wire   [5:0] xor_ln321_fu_1701_p2;
wire  signed [6:0] sext_ln321_fu_1706_p1;
wire   [6:0] zext_ln315_1_fu_1686_p1;
wire   [9:0] zext_ln316_fu_1729_p1;
wire   [9:0] p_mid6_fu_1722_p3;
wire   [4:0] add_ln362_1_fu_1796_p2;
wire   [5:0] zext_ln362_fu_1820_p1;
wire   [1:0] tmp_19_fu_1829_p4;
wire   [5:0] xor_ln368_fu_1870_p2;
wire  signed [6:0] sext_ln368_fu_1875_p1;
wire   [6:0] zext_ln362_1_fu_1855_p1;
wire   [9:0] zext_ln363_fu_1898_p1;
wire   [9:0] p_mid7_fu_1891_p3;
reg   [56:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'd1;
#0 grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg = 1'b0;
#0 grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg = 1'b0;
#0 x_pixel_fu_114 = 7'd0;
#0 y_pixel_fu_118 = 5'd0;
#0 indvar_flatten_fu_122 = 11'd0;
#0 x_pixel_1_fu_158 = 7'd0;
#0 y_pixel_1_fu_162 = 5'd0;
#0 indvar_flatten9_fu_166 = 11'd0;
#0 x_pixel_3_fu_170 = 7'd0;
#0 y_pixel_2_fu_174 = 5'd0;
#0 indvar_flatten19_fu_178 = 11'd0;
#0 x_pixel_5_fu_182 = 7'd0;
#0 y_pixel_3_fu_186 = 5'd0;
#0 indvar_flatten29_fu_190 = 11'd0;
#0 x_pixel_7_fu_194 = 7'd0;
#0 y_pixel_4_fu_198 = 5'd0;
#0 indvar_flatten39_fu_202 = 11'd0;
#0 x_pixel_9_fu_206 = 7'd0;
#0 y_pixel_5_fu_210 = 5'd0;
#0 indvar_flatten49_fu_214 = 11'd0;
#0 x_pixel_11_fu_218 = 7'd0;
#0 y_pixel_6_fu_222 = 5'd0;
#0 indvar_flatten59_fu_226 = 11'd0;
#0 x_pixel_13_fu_230 = 7'd0;
#0 y_pixel_7_fu_234 = 5'd0;
#0 indvar_flatten69_fu_238 = 11'd0;
end

main_los_Pipeline_VITIS_LOOP_58_2 grp_los_Pipeline_VITIS_LOOP_58_2_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_ready),
    .sext_ln56(err_reg_2101),
    .zext_ln34_3(trunc_ln34_reg_2029),
    .zext_ln45(trunc_ln45_reg_2080),
    .sext_ln34(sub_ln34_1_reg_2086),
    .zext_ln34_1(sub_ln34_reg_2062),
    .select_ln39(select_ln39_reg_2096),
    .sext_ln40_1(dx_1_reg_2091),
    .obstacles_0_address0(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_address0),
    .obstacles_0_ce0(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_ce0),
    .obstacles_0_q0(obstacles_0_q0),
    .sight_0_1_out(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out),
    .sight_0_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_104_4 grp_los_Pipeline_VITIS_LOOP_104_4_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_ready),
    .sext_ln102(err_35_reg_2209),
    .zext_ln80_3(trunc_ln80_reg_2137),
    .zext_ln91(trunc_ln91_reg_2188),
    .sext_ln80(sub_ln80_1_reg_2194),
    .zext_ln80_1(sub_ln80_reg_2170),
    .select_ln85(select_ln85_reg_2204),
    .sext_ln86_1(dx_3_reg_2199),
    .obstacles_1_address0(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_address0),
    .obstacles_1_ce0(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_ce0),
    .obstacles_1_q0(obstacles_1_q0),
    .sight_1_1_out(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out),
    .sight_1_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_151_6 grp_los_Pipeline_VITIS_LOOP_151_6_fu_382(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_ready),
    .sext_ln149(err_36_reg_2317),
    .zext_ln127_3(trunc_ln127_reg_2245),
    .zext_ln138(trunc_ln138_reg_2296),
    .sext_ln127(sub_ln127_1_reg_2302),
    .zext_ln127_1(sub_ln127_reg_2278),
    .select_ln132(select_ln132_reg_2312),
    .sext_ln133_1(dx_5_reg_2307),
    .obstacles_2_address0(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_address0),
    .obstacles_2_ce0(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_ce0),
    .obstacles_2_q0(obstacles_2_q0),
    .sight_2_1_out(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out),
    .sight_2_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_198_8 grp_los_Pipeline_VITIS_LOOP_198_8_fu_396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_ready),
    .sext_ln196(err_37_reg_2425),
    .zext_ln174_3(trunc_ln174_reg_2353),
    .zext_ln185(trunc_ln185_reg_2404),
    .sext_ln174(sub_ln174_1_reg_2410),
    .zext_ln174_1(sub_ln174_reg_2386),
    .select_ln179(select_ln179_reg_2420),
    .sext_ln180_1(dx_7_reg_2415),
    .obstacles_3_address0(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_address0),
    .obstacles_3_ce0(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_ce0),
    .obstacles_3_q0(obstacles_3_q0),
    .sight_3_1_out(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out),
    .sight_3_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_245_10 grp_los_Pipeline_VITIS_LOOP_245_10_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_ready),
    .sext_ln243(err_38_reg_2533),
    .zext_ln221_3(trunc_ln221_reg_2461),
    .zext_ln232(trunc_ln232_reg_2512),
    .sext_ln221(sub_ln221_1_reg_2518),
    .zext_ln221_1(sub_ln221_reg_2494),
    .select_ln226(select_ln226_reg_2528),
    .sext_ln227_1(dx_9_reg_2523),
    .obstacles_4_address0(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_address0),
    .obstacles_4_ce0(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_ce0),
    .obstacles_4_q0(obstacles_4_q0),
    .sight_4_1_out(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out),
    .sight_4_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_292_12 grp_los_Pipeline_VITIS_LOOP_292_12_fu_424(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_ready),
    .zext_ln268_3(trunc_ln268_reg_2569),
    .zext_ln279(trunc_ln279_reg_2620),
    .sext_ln290(err_39_reg_2641),
    .sext_ln268(sub_ln268_1_reg_2626),
    .zext_ln268_1(sub_ln268_reg_2602),
    .select_ln273(select_ln273_reg_2636),
    .sext_ln274_1(dx_11_reg_2631),
    .obstacles_5_address0(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_address0),
    .obstacles_5_ce0(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_ce0),
    .obstacles_5_q0(obstacles_5_q0),
    .sight_5_1_out(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out),
    .sight_5_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_339_14 grp_los_Pipeline_VITIS_LOOP_339_14_fu_438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_ready),
    .zext_ln326(trunc_ln326_reg_2728),
    .zext_ln315_3(trunc_ln315_reg_2677),
    .sext_ln337(err_40_reg_2749),
    .sext_ln315(sub_ln315_1_reg_2734),
    .zext_ln315_1(sub_ln315_reg_2710),
    .select_ln321(select_ln321_reg_2739),
    .sext_ln320(dx_13_reg_2744),
    .obstacles_6_address0(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_address0),
    .obstacles_6_ce0(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_ce0),
    .obstacles_6_q0(obstacles_6_q0),
    .sight_6_1_out(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out),
    .sight_6_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out_ap_vld)
);

main_los_Pipeline_VITIS_LOOP_386_16 grp_los_Pipeline_VITIS_LOOP_386_16_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start),
    .ap_done(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done),
    .ap_idle(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_idle),
    .ap_ready(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_ready),
    .zext_ln373(trunc_ln373_reg_2815),
    .zext_ln362_3(trunc_ln362_reg_2785),
    .sext_ln384(err_41_reg_2836),
    .sext_ln362(sub_ln362_1_reg_2821),
    .zext_ln362_1(sub_ln362_reg_2797),
    .select_ln368(select_ln368_reg_2826),
    .sext_ln367(dx_15_reg_2831),
    .obstacles_7_address0(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_address0),
    .obstacles_7_ce0(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_ce0),
    .obstacles_7_q0(obstacles_7_q0),
    .sight_7_1_out(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out),
    .sight_7_1_out_ap_vld(grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_ready == 1'b1)) begin
            grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        indvar_flatten19_fu_178 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten19_fu_178 <= add_ln127_reg_2226;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln127_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        indvar_flatten29_fu_190 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        indvar_flatten29_fu_190 <= add_ln174_reg_2334;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln174_fu_1036_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        indvar_flatten39_fu_202 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        indvar_flatten39_fu_202 <= add_ln221_reg_2442;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln221_fu_1220_p2 == 1'd1))) begin
        indvar_flatten49_fu_214 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        indvar_flatten49_fu_214 <= add_ln268_reg_2550;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (icmp_ln268_fu_1404_p2 == 1'd1))) begin
        indvar_flatten59_fu_226 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        indvar_flatten59_fu_226 <= add_ln315_reg_2658;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln315_fu_1588_p2 == 1'd1))) begin
        indvar_flatten69_fu_238 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        indvar_flatten69_fu_238 <= add_ln362_reg_2766;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_484_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten9_fu_166 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten9_fu_166 <= add_ln80_reg_2118;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_122 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_fu_122 <= add_ln34_reg_2010;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (icmp_ln268_fu_1404_p2 == 1'd1))) begin
        x_pixel_11_fu_218 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        x_pixel_11_fu_218 <= x_pixel_14_fu_1751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln315_fu_1588_p2 == 1'd1))) begin
        x_pixel_13_fu_230 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        x_pixel_13_fu_230 <= x_pixel_15_fu_1920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_484_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        x_pixel_1_fu_158 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        x_pixel_1_fu_158 <= x_pixel_4_fu_831_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        x_pixel_3_fu_170 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        x_pixel_3_fu_170 <= x_pixel_6_fu_1015_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln127_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        x_pixel_5_fu_182 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        x_pixel_5_fu_182 <= x_pixel_8_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln174_fu_1036_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        x_pixel_7_fu_194 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        x_pixel_7_fu_194 <= x_pixel_10_fu_1383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln221_fu_1220_p2 == 1'd1))) begin
        x_pixel_9_fu_206 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        x_pixel_9_fu_206 <= x_pixel_12_fu_1567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_pixel_fu_114 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_pixel_fu_114 <= x_pixel_2_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_484_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        y_pixel_1_fu_162 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        y_pixel_1_fu_162 <= select_ln80_1_reg_2131;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        y_pixel_2_fu_174 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        y_pixel_2_fu_174 <= select_ln127_1_reg_2239;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln127_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        y_pixel_3_fu_186 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        y_pixel_3_fu_186 <= select_ln174_1_reg_2347;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln174_fu_1036_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        y_pixel_4_fu_198 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        y_pixel_4_fu_198 <= select_ln221_1_reg_2455;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln221_fu_1220_p2 == 1'd1))) begin
        y_pixel_5_fu_210 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        y_pixel_5_fu_210 <= select_ln268_1_reg_2563;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (icmp_ln268_fu_1404_p2 == 1'd1))) begin
        y_pixel_6_fu_222 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        y_pixel_6_fu_222 <= select_ln315_1_reg_2671;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln315_fu_1588_p2 == 1'd1))) begin
        y_pixel_7_fu_234 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        y_pixel_7_fu_234 <= select_ln362_1_reg_2779;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_pixel_fu_118 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_pixel_fu_118 <= select_ln34_1_reg_2023;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln122_reg_2218 <= add_ln122_fu_821_p2;
        icmp_ln121_reg_2214 <= icmp_ln121_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln127_reg_2226 <= add_ln127_fu_858_p2;
        icmp_ln128_reg_2234 <= icmp_ln128_fu_870_p2;
        select_ln127_1_reg_2239 <= select_ln127_1_fu_882_p3;
        trunc_ln127_reg_2245 <= trunc_ln127_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln169_reg_2326 <= add_ln169_fu_1005_p2;
        icmp_ln168_reg_2322 <= icmp_ln168_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln174_reg_2334 <= add_ln174_fu_1042_p2;
        icmp_ln175_reg_2342 <= icmp_ln175_fu_1054_p2;
        select_ln174_1_reg_2347 <= select_ln174_1_fu_1066_p3;
        trunc_ln174_reg_2353 <= trunc_ln174_fu_1074_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln216_reg_2434 <= add_ln216_fu_1189_p2;
        icmp_ln215_reg_2430 <= icmp_ln215_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln221_reg_2442 <= add_ln221_fu_1226_p2;
        icmp_ln222_reg_2450 <= icmp_ln222_fu_1238_p2;
        select_ln221_1_reg_2455 <= select_ln221_1_fu_1250_p3;
        trunc_ln221_reg_2461 <= trunc_ln221_fu_1258_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_ln263_reg_2542 <= add_ln263_fu_1373_p2;
        icmp_ln262_reg_2538 <= icmp_ln262_fu_1367_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln268_reg_2550 <= add_ln268_fu_1410_p2;
        icmp_ln269_reg_2558 <= icmp_ln269_fu_1422_p2;
        select_ln268_1_reg_2563 <= select_ln268_1_fu_1434_p3;
        trunc_ln268_reg_2569 <= trunc_ln268_fu_1442_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln310_reg_2650 <= add_ln310_fu_1557_p2;
        icmp_ln309_reg_2646 <= icmp_ln309_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        add_ln315_reg_2658 <= add_ln315_fu_1594_p2;
        icmp_ln316_reg_2666 <= icmp_ln316_fu_1606_p2;
        select_ln315_1_reg_2671 <= select_ln315_1_fu_1618_p3;
        trunc_ln315_reg_2677 <= trunc_ln315_fu_1626_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln34_reg_2010 <= add_ln34_fu_490_p2;
        icmp_ln35_reg_2018 <= icmp_ln35_fu_502_p2;
        select_ln34_1_reg_2023 <= select_ln34_1_fu_514_p3;
        trunc_ln34_reg_2029 <= trunc_ln34_fu_522_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_ln357_reg_2758 <= add_ln357_fu_1741_p2;
        icmp_ln356_reg_2754 <= icmp_ln356_fu_1735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        add_ln362_reg_2766 <= add_ln362_fu_1778_p2;
        icmp_ln363_reg_2774 <= icmp_ln363_fu_1790_p2;
        select_ln362_1_reg_2779 <= select_ln362_1_fu_1802_p3;
        trunc_ln362_reg_2785 <= trunc_ln362_fu_1810_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        add_ln404_reg_2845 <= add_ln404_fu_1910_p2;
        icmp_ln403_reg_2841 <= icmp_ln403_fu_1904_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln75_reg_2110 <= add_ln75_fu_637_p2;
        icmp_ln74_reg_2106 <= icmp_ln74_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln80_reg_2118 <= add_ln80_fu_674_p2;
        icmp_ln81_reg_2126 <= icmp_ln81_fu_686_p2;
        select_ln80_1_reg_2131 <= select_ln80_1_fu_698_p3;
        trunc_ln80_reg_2137 <= trunc_ln80_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        dx_10_reg_2615 <= dx_10_fu_1492_p2;
        icmp_ln274_reg_2609 <= icmp_ln274_fu_1486_p2;
        select_ln268_reg_2596 <= select_ln268_fu_1461_p3;
        sub_ln268_reg_2602 <= sub_ln268_fu_1470_p2;
        trunc_ln279_reg_2620 <= trunc_ln279_fu_1498_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        dx_11_reg_2631 <= dx_11_fu_1519_p3;
        err_39_reg_2641 <= err_39_fu_1532_p2;
        select_ln273_reg_2636[1] <= select_ln273_fu_1525_p3[1];
        sub_ln268_1_reg_2626 <= sub_ln268_1_fu_1505_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        dx_12_reg_2723 <= dx_12_fu_1676_p2;
        icmp_ln321_reg_2717 <= icmp_ln321_fu_1670_p2;
        select_ln315_reg_2704 <= select_ln315_fu_1645_p3;
        sub_ln315_reg_2710 <= sub_ln315_fu_1654_p2;
        trunc_ln326_reg_2728 <= trunc_ln326_fu_1682_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        dx_13_reg_2744 <= dx_13_fu_1710_p3;
        err_40_reg_2749 <= err_40_fu_1716_p2;
        select_ln321_reg_2739[1] <= select_ln321_fu_1694_p3[1];
        sub_ln315_1_reg_2734 <= sub_ln315_1_fu_1689_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        dx_14_reg_2810 <= dx_14_fu_1845_p2;
        icmp_ln368_reg_2804 <= icmp_ln368_fu_1839_p2;
        select_ln362_reg_2791 <= select_ln362_fu_1814_p3;
        sub_ln362_reg_2797 <= sub_ln362_fu_1823_p2;
        trunc_ln373_reg_2815 <= trunc_ln373_fu_1851_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        dx_15_reg_2831 <= dx_15_fu_1879_p3;
        err_41_reg_2836 <= err_41_fu_1885_p2;
        select_ln368_reg_2826[1] <= select_ln368_fu_1863_p3[1];
        sub_ln362_1_reg_2821 <= sub_ln362_1_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dx_1_reg_2091 <= dx_1_fu_599_p3;
        err_reg_2101 <= err_fu_612_p2;
        select_ln39_reg_2096[1] <= select_ln39_fu_605_p3[1];
        sub_ln34_1_reg_2086 <= sub_ln34_1_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dx_2_reg_2183 <= dx_2_fu_756_p2;
        icmp_ln86_reg_2177 <= icmp_ln86_fu_750_p2;
        select_ln80_reg_2164 <= select_ln80_fu_725_p3;
        sub_ln80_reg_2170 <= sub_ln80_fu_734_p2;
        trunc_ln91_reg_2188 <= trunc_ln91_fu_762_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        dx_3_reg_2199 <= dx_3_fu_783_p3;
        err_35_reg_2209 <= err_35_fu_796_p2;
        select_ln85_reg_2204[1] <= select_ln85_fu_789_p3[1];
        sub_ln80_1_reg_2194 <= sub_ln80_1_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        dx_4_reg_2291 <= dx_4_fu_940_p2;
        icmp_ln133_reg_2285 <= icmp_ln133_fu_934_p2;
        select_ln127_reg_2272 <= select_ln127_fu_909_p3;
        sub_ln127_reg_2278 <= sub_ln127_fu_918_p2;
        trunc_ln138_reg_2296 <= trunc_ln138_fu_946_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dx_5_reg_2307 <= dx_5_fu_967_p3;
        err_36_reg_2317 <= err_36_fu_980_p2;
        select_ln132_reg_2312[1] <= select_ln132_fu_973_p3[1];
        sub_ln127_1_reg_2302 <= sub_ln127_1_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dx_6_reg_2399 <= dx_6_fu_1124_p2;
        icmp_ln180_reg_2393 <= icmp_ln180_fu_1118_p2;
        select_ln174_reg_2380 <= select_ln174_fu_1093_p3;
        sub_ln174_reg_2386 <= sub_ln174_fu_1102_p2;
        trunc_ln185_reg_2404 <= trunc_ln185_fu_1130_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dx_7_reg_2415 <= dx_7_fu_1151_p3;
        err_37_reg_2425 <= err_37_fu_1164_p2;
        select_ln179_reg_2420[1] <= select_ln179_fu_1157_p3[1];
        sub_ln174_1_reg_2410 <= sub_ln174_1_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        dx_8_reg_2507 <= dx_8_fu_1308_p2;
        icmp_ln227_reg_2501 <= icmp_ln227_fu_1302_p2;
        select_ln221_reg_2488 <= select_ln221_fu_1277_p3;
        sub_ln221_reg_2494 <= sub_ln221_fu_1286_p2;
        trunc_ln232_reg_2512 <= trunc_ln232_fu_1314_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        dx_9_reg_2523 <= dx_9_fu_1335_p3;
        err_38_reg_2533 <= err_38_fu_1348_p2;
        select_ln226_reg_2528[1] <= select_ln226_fu_1341_p3[1];
        sub_ln221_1_reg_2518 <= sub_ln221_1_fu_1321_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dx_reg_2075 <= dx_fu_572_p2;
        icmp_ln40_reg_2069 <= icmp_ln40_fu_566_p2;
        select_ln34_reg_2056 <= select_ln34_fu_541_p3;
        sub_ln34_reg_2062 <= sub_ln34_fu_550_p2;
        trunc_ln45_reg_2080 <= trunc_ln45_fu_578_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state51) & (icmp_ln362_fu_1772_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln362_fu_1772_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        results_0_ce0 = 1'b1;
    end else begin
        results_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln74_reg_2106 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        results_0_we0 = 1'b1;
    end else begin
        results_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        results_1_ce0 = 1'b1;
    end else begin
        results_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln121_reg_2214 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        results_1_we0 = 1'b1;
    end else begin
        results_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        results_2_ce0 = 1'b1;
    end else begin
        results_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln168_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        results_2_we0 = 1'b1;
    end else begin
        results_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        results_3_ce0 = 1'b1;
    end else begin
        results_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln215_reg_2430 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        results_3_we0 = 1'b1;
    end else begin
        results_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        results_4_ce0 = 1'b1;
    end else begin
        results_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln262_reg_2538 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        results_4_we0 = 1'b1;
    end else begin
        results_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        results_5_ce0 = 1'b1;
    end else begin
        results_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln309_reg_2646 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        results_5_we0 = 1'b1;
    end else begin
        results_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        results_6_ce0 = 1'b1;
    end else begin
        results_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln356_reg_2754 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        results_6_we0 = 1'b1;
    end else begin
        results_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        results_7_ce0 = 1'b1;
    end else begin
        results_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln403_reg_2841 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
        results_7_we0 = 1'b1;
    end else begin
        results_7_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln34_fu_484_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln80_fu_668_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln127_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln174_fu_1036_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln221_fu_1220_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (icmp_ln268_fu_1404_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln315_fu_1588_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (icmp_ln362_fu_1772_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln122_fu_821_p2 = (zext_ln81_fu_809_p1 + p_mid_fu_802_p3);

assign add_ln127_1_fu_876_p2 = (y_pixel_2_fu_174 + 5'd1);

assign add_ln127_fu_858_p2 = (indvar_flatten19_fu_178 + 11'd1);

assign add_ln169_fu_1005_p2 = (zext_ln128_fu_993_p1 + p_mid1_fu_986_p3);

assign add_ln174_1_fu_1060_p2 = (y_pixel_3_fu_186 + 5'd1);

assign add_ln174_fu_1042_p2 = (indvar_flatten29_fu_190 + 11'd1);

assign add_ln216_fu_1189_p2 = (zext_ln175_fu_1177_p1 + p_mid3_fu_1170_p3);

assign add_ln221_1_fu_1244_p2 = (y_pixel_4_fu_198 + 5'd1);

assign add_ln221_fu_1226_p2 = (indvar_flatten39_fu_202 + 11'd1);

assign add_ln263_fu_1373_p2 = (zext_ln222_fu_1361_p1 + p_mid4_fu_1354_p3);

assign add_ln268_1_fu_1428_p2 = (y_pixel_5_fu_210 + 5'd1);

assign add_ln268_fu_1410_p2 = (indvar_flatten49_fu_214 + 11'd1);

assign add_ln310_fu_1557_p2 = (zext_ln269_fu_1545_p1 + p_mid5_fu_1538_p3);

assign add_ln315_1_fu_1612_p2 = (y_pixel_6_fu_222 + 5'd1);

assign add_ln315_fu_1594_p2 = (indvar_flatten59_fu_226 + 11'd1);

assign add_ln34_1_fu_508_p2 = (y_pixel_fu_118 + 5'd1);

assign add_ln34_fu_490_p2 = (indvar_flatten_fu_122 + 11'd1);

assign add_ln357_fu_1741_p2 = (zext_ln316_fu_1729_p1 + p_mid6_fu_1722_p3);

assign add_ln362_1_fu_1796_p2 = (y_pixel_7_fu_234 + 5'd1);

assign add_ln362_fu_1778_p2 = (indvar_flatten69_fu_238 + 11'd1);

assign add_ln404_fu_1910_p2 = (zext_ln363_fu_1898_p1 + p_mid7_fu_1891_p3);

assign add_ln75_fu_637_p2 = (zext_ln35_fu_625_p1 + p_mid2_fu_618_p3);

assign add_ln80_1_fu_692_p2 = (y_pixel_1_fu_162 + 5'd1);

assign add_ln80_fu_674_p2 = (indvar_flatten9_fu_166 + 11'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign dx_10_fu_1492_p2 = (7'd32 - select_ln268_fu_1461_p3);

assign dx_11_fu_1519_p3 = ((icmp_ln274_reg_2609[0:0] == 1'b1) ? dx_10_reg_2615 : sext_ln274_fu_1515_p1);

assign dx_12_fu_1676_p2 = (7'd32 - select_ln315_fu_1645_p3);

assign dx_13_fu_1710_p3 = ((icmp_ln321_reg_2717[0:0] == 1'b1) ? dx_12_reg_2723 : sext_ln321_fu_1706_p1);

assign dx_14_fu_1845_p2 = (7'd32 - select_ln362_fu_1814_p3);

assign dx_15_fu_1879_p3 = ((icmp_ln368_reg_2804[0:0] == 1'b1) ? dx_14_reg_2810 : sext_ln368_fu_1875_p1);

assign dx_1_fu_599_p3 = ((icmp_ln40_reg_2069[0:0] == 1'b1) ? dx_reg_2075 : sext_ln40_fu_595_p1);

assign dx_2_fu_756_p2 = (7'd32 - select_ln80_fu_725_p3);

assign dx_3_fu_783_p3 = ((icmp_ln86_reg_2177[0:0] == 1'b1) ? dx_2_reg_2183 : sext_ln86_fu_779_p1);

assign dx_4_fu_940_p2 = (7'd32 - select_ln127_fu_909_p3);

assign dx_5_fu_967_p3 = ((icmp_ln133_reg_2285[0:0] == 1'b1) ? dx_4_reg_2291 : sext_ln133_fu_963_p1);

assign dx_6_fu_1124_p2 = (7'd32 - select_ln174_fu_1093_p3);

assign dx_7_fu_1151_p3 = ((icmp_ln180_reg_2393[0:0] == 1'b1) ? dx_6_reg_2399 : sext_ln180_fu_1147_p1);

assign dx_8_fu_1308_p2 = (7'd32 - select_ln221_fu_1277_p3);

assign dx_9_fu_1335_p3 = ((icmp_ln227_reg_2501[0:0] == 1'b1) ? dx_8_reg_2507 : sext_ln227_fu_1331_p1);

assign dx_fu_572_p2 = (7'd32 - select_ln34_fu_541_p3);

assign err_35_fu_796_p2 = (dx_3_fu_783_p3 - zext_ln80_1_fu_766_p1);

assign err_36_fu_980_p2 = (dx_5_fu_967_p3 - zext_ln127_1_fu_950_p1);

assign err_37_fu_1164_p2 = (dx_7_fu_1151_p3 - zext_ln174_1_fu_1134_p1);

assign err_38_fu_1348_p2 = (dx_9_fu_1335_p3 - zext_ln221_1_fu_1318_p1);

assign err_39_fu_1532_p2 = (dx_11_fu_1519_p3 - zext_ln268_1_fu_1502_p1);

assign err_40_fu_1716_p2 = (dx_13_fu_1710_p3 - zext_ln315_1_fu_1686_p1);

assign err_41_fu_1885_p2 = (dx_15_fu_1879_p3 - zext_ln362_1_fu_1855_p1);

assign err_fu_612_p2 = (dx_1_fu_599_p3 - zext_ln34_1_fu_582_p1);

assign grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start = grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start = grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start = grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start = grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start = grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start = grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start = grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_ap_start_reg;

assign grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start = grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_ap_start_reg;

assign icmp_ln121_fu_815_p2 = ((grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_sight_1_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_852_p2 = ((indvar_flatten19_fu_178 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_870_p2 = ((x_pixel_3_fu_170 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_934_p2 = ((tmp_14_fu_924_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_999_p2 = ((grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_sight_2_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_1036_p2 = ((indvar_flatten29_fu_190 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_1054_p2 = ((x_pixel_5_fu_182 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_1118_p2 = ((tmp_15_fu_1108_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_1183_p2 = ((grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_sight_3_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_1220_p2 = ((indvar_flatten39_fu_202 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_1238_p2 = ((x_pixel_7_fu_194 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1302_p2 = ((tmp_16_fu_1292_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln262_fu_1367_p2 = ((grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_sight_4_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln268_fu_1404_p2 = ((indvar_flatten49_fu_214 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_1422_p2 = ((x_pixel_9_fu_206 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln274_fu_1486_p2 = ((tmp_17_fu_1476_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_1551_p2 = ((grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_sight_5_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_1588_p2 = ((indvar_flatten59_fu_226 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_1606_p2 = ((x_pixel_11_fu_218 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_1670_p2 = ((tmp_18_fu_1660_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_484_p2 = ((indvar_flatten_fu_122 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln356_fu_1735_p2 = ((grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_sight_6_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_502_p2 = ((x_pixel_fu_114 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_1772_p2 = ((indvar_flatten69_fu_238 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_1790_p2 = ((x_pixel_13_fu_230 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln368_fu_1839_p2 = ((tmp_19_fu_1829_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln403_fu_1904_p2 = ((grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_sight_7_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_566_p2 = ((tmp_fu_556_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_631_p2 = ((grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_sight_0_1_out == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_668_p2 = ((indvar_flatten9_fu_166 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_686_p2 = ((x_pixel_1_fu_158 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_750_p2 = ((tmp_13_fu_740_p4 == 2'd0) ? 1'b1 : 1'b0);

assign obstacles_0_address0 = grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_address0;

assign obstacles_0_ce0 = grp_los_Pipeline_VITIS_LOOP_58_2_fu_354_obstacles_0_ce0;

assign obstacles_1_address0 = grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_address0;

assign obstacles_1_ce0 = grp_los_Pipeline_VITIS_LOOP_104_4_fu_368_obstacles_1_ce0;

assign obstacles_2_address0 = grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_address0;

assign obstacles_2_ce0 = grp_los_Pipeline_VITIS_LOOP_151_6_fu_382_obstacles_2_ce0;

assign obstacles_3_address0 = grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_address0;

assign obstacles_3_ce0 = grp_los_Pipeline_VITIS_LOOP_198_8_fu_396_obstacles_3_ce0;

assign obstacles_4_address0 = grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_address0;

assign obstacles_4_ce0 = grp_los_Pipeline_VITIS_LOOP_245_10_fu_410_obstacles_4_ce0;

assign obstacles_5_address0 = grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_address0;

assign obstacles_5_ce0 = grp_los_Pipeline_VITIS_LOOP_292_12_fu_424_obstacles_5_ce0;

assign obstacles_6_address0 = grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_address0;

assign obstacles_6_ce0 = grp_los_Pipeline_VITIS_LOOP_339_14_fu_438_obstacles_6_ce0;

assign obstacles_7_address0 = grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_address0;

assign obstacles_7_ce0 = grp_los_Pipeline_VITIS_LOOP_386_16_fu_452_obstacles_7_ce0;

assign p_mid1_fu_986_p3 = {{trunc_ln127_reg_2245}, {6'd0}};

assign p_mid2_fu_618_p3 = {{trunc_ln34_reg_2029}, {6'd0}};

assign p_mid3_fu_1170_p3 = {{trunc_ln174_reg_2353}, {6'd0}};

assign p_mid4_fu_1354_p3 = {{trunc_ln221_reg_2461}, {6'd0}};

assign p_mid5_fu_1538_p3 = {{trunc_ln268_reg_2569}, {6'd0}};

assign p_mid6_fu_1722_p3 = {{trunc_ln315_reg_2677}, {6'd0}};

assign p_mid7_fu_1891_p3 = {{trunc_ln362_reg_2785}, {6'd0}};

assign p_mid_fu_802_p3 = {{trunc_ln80_reg_2137}, {6'd0}};

assign results_0_address0 = zext_ln75_fu_643_p1;

assign results_0_d0 = 1'd1;

assign results_1_address0 = zext_ln122_fu_827_p1;

assign results_1_d0 = 1'd1;

assign results_2_address0 = zext_ln169_fu_1011_p1;

assign results_2_d0 = 1'd1;

assign results_3_address0 = zext_ln216_fu_1195_p1;

assign results_3_d0 = 1'd1;

assign results_4_address0 = zext_ln263_fu_1379_p1;

assign results_4_d0 = 1'd1;

assign results_5_address0 = zext_ln310_fu_1563_p1;

assign results_5_d0 = 1'd1;

assign results_6_address0 = zext_ln357_fu_1747_p1;

assign results_6_d0 = 1'd1;

assign results_7_address0 = zext_ln404_fu_1916_p1;

assign results_7_d0 = 1'd1;

assign select_ln127_1_fu_882_p3 = ((icmp_ln128_fu_870_p2[0:0] == 1'b1) ? add_ln127_1_fu_876_p2 : y_pixel_2_fu_174);

assign select_ln127_fu_909_p3 = ((icmp_ln128_reg_2234[0:0] == 1'b1) ? 7'd0 : x_pixel_3_fu_170);

assign select_ln132_fu_973_p3 = ((icmp_ln133_reg_2285[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln174_1_fu_1066_p3 = ((icmp_ln175_fu_1054_p2[0:0] == 1'b1) ? add_ln174_1_fu_1060_p2 : y_pixel_3_fu_186);

assign select_ln174_fu_1093_p3 = ((icmp_ln175_reg_2342[0:0] == 1'b1) ? 7'd0 : x_pixel_5_fu_182);

assign select_ln179_fu_1157_p3 = ((icmp_ln180_reg_2393[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln221_1_fu_1250_p3 = ((icmp_ln222_fu_1238_p2[0:0] == 1'b1) ? add_ln221_1_fu_1244_p2 : y_pixel_4_fu_198);

assign select_ln221_fu_1277_p3 = ((icmp_ln222_reg_2450[0:0] == 1'b1) ? 7'd0 : x_pixel_7_fu_194);

assign select_ln226_fu_1341_p3 = ((icmp_ln227_reg_2501[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln268_1_fu_1434_p3 = ((icmp_ln269_fu_1422_p2[0:0] == 1'b1) ? add_ln268_1_fu_1428_p2 : y_pixel_5_fu_210);

assign select_ln268_fu_1461_p3 = ((icmp_ln269_reg_2558[0:0] == 1'b1) ? 7'd0 : x_pixel_9_fu_206);

assign select_ln273_fu_1525_p3 = ((icmp_ln274_reg_2609[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln315_1_fu_1618_p3 = ((icmp_ln316_fu_1606_p2[0:0] == 1'b1) ? add_ln315_1_fu_1612_p2 : y_pixel_6_fu_222);

assign select_ln315_fu_1645_p3 = ((icmp_ln316_reg_2666[0:0] == 1'b1) ? 7'd0 : x_pixel_11_fu_218);

assign select_ln321_fu_1694_p3 = ((icmp_ln321_reg_2717[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln34_1_fu_514_p3 = ((icmp_ln35_fu_502_p2[0:0] == 1'b1) ? add_ln34_1_fu_508_p2 : y_pixel_fu_118);

assign select_ln34_fu_541_p3 = ((icmp_ln35_reg_2018[0:0] == 1'b1) ? 7'd0 : x_pixel_fu_114);

assign select_ln362_1_fu_1802_p3 = ((icmp_ln363_fu_1790_p2[0:0] == 1'b1) ? add_ln362_1_fu_1796_p2 : y_pixel_7_fu_234);

assign select_ln362_fu_1814_p3 = ((icmp_ln363_reg_2774[0:0] == 1'b1) ? 7'd0 : x_pixel_13_fu_230);

assign select_ln368_fu_1863_p3 = ((icmp_ln368_reg_2804[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln39_fu_605_p3 = ((icmp_ln40_reg_2069[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign select_ln80_1_fu_698_p3 = ((icmp_ln81_fu_686_p2[0:0] == 1'b1) ? add_ln80_1_fu_692_p2 : y_pixel_1_fu_162);

assign select_ln80_fu_725_p3 = ((icmp_ln81_reg_2126[0:0] == 1'b1) ? 7'd0 : x_pixel_1_fu_158);

assign select_ln85_fu_789_p3 = ((icmp_ln86_reg_2177[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign sext_ln133_fu_963_p1 = $signed(xor_ln133_fu_958_p2);

assign sext_ln180_fu_1147_p1 = $signed(xor_ln180_fu_1142_p2);

assign sext_ln227_fu_1331_p1 = $signed(xor_ln227_fu_1326_p2);

assign sext_ln274_fu_1515_p1 = $signed(xor_ln274_fu_1510_p2);

assign sext_ln321_fu_1706_p1 = $signed(xor_ln321_fu_1701_p2);

assign sext_ln368_fu_1875_p1 = $signed(xor_ln368_fu_1870_p2);

assign sext_ln40_fu_595_p1 = $signed(xor_ln40_fu_590_p2);

assign sext_ln86_fu_779_p1 = $signed(xor_ln86_fu_774_p2);

assign sub_ln127_1_fu_953_p2 = (6'd0 - sub_ln127_reg_2278);

assign sub_ln127_fu_918_p2 = ($signed(6'd32) - $signed(zext_ln127_fu_915_p1));

assign sub_ln174_1_fu_1137_p2 = (6'd0 - sub_ln174_reg_2386);

assign sub_ln174_fu_1102_p2 = ($signed(6'd32) - $signed(zext_ln174_fu_1099_p1));

assign sub_ln221_1_fu_1321_p2 = (6'd0 - sub_ln221_reg_2494);

assign sub_ln221_fu_1286_p2 = ($signed(6'd32) - $signed(zext_ln221_fu_1283_p1));

assign sub_ln268_1_fu_1505_p2 = (6'd0 - sub_ln268_reg_2602);

assign sub_ln268_fu_1470_p2 = ($signed(6'd32) - $signed(zext_ln268_fu_1467_p1));

assign sub_ln315_1_fu_1689_p2 = (6'd0 - sub_ln315_reg_2710);

assign sub_ln315_fu_1654_p2 = ($signed(6'd32) - $signed(zext_ln315_fu_1651_p1));

assign sub_ln34_1_fu_585_p2 = (6'd0 - sub_ln34_reg_2062);

assign sub_ln34_fu_550_p2 = ($signed(6'd32) - $signed(zext_ln34_fu_547_p1));

assign sub_ln362_1_fu_1858_p2 = (6'd0 - sub_ln362_reg_2797);

assign sub_ln362_fu_1823_p2 = ($signed(6'd32) - $signed(zext_ln362_fu_1820_p1));

assign sub_ln80_1_fu_769_p2 = (6'd0 - sub_ln80_reg_2170);

assign sub_ln80_fu_734_p2 = ($signed(6'd32) - $signed(zext_ln80_fu_731_p1));

assign tmp_13_fu_740_p4 = {{select_ln80_fu_725_p3[6:5]}};

assign tmp_14_fu_924_p4 = {{select_ln127_fu_909_p3[6:5]}};

assign tmp_15_fu_1108_p4 = {{select_ln174_fu_1093_p3[6:5]}};

assign tmp_16_fu_1292_p4 = {{select_ln221_fu_1277_p3[6:5]}};

assign tmp_17_fu_1476_p4 = {{select_ln268_fu_1461_p3[6:5]}};

assign tmp_18_fu_1660_p4 = {{select_ln315_fu_1645_p3[6:5]}};

assign tmp_19_fu_1829_p4 = {{select_ln362_fu_1814_p3[6:5]}};

assign tmp_fu_556_p4 = {{select_ln34_fu_541_p3[6:5]}};

assign trunc_ln127_fu_890_p1 = select_ln127_1_fu_882_p3[3:0];

assign trunc_ln138_fu_946_p1 = select_ln127_fu_909_p3[5:0];

assign trunc_ln174_fu_1074_p1 = select_ln174_1_fu_1066_p3[3:0];

assign trunc_ln185_fu_1130_p1 = select_ln174_fu_1093_p3[5:0];

assign trunc_ln221_fu_1258_p1 = select_ln221_1_fu_1250_p3[3:0];

assign trunc_ln232_fu_1314_p1 = select_ln221_fu_1277_p3[5:0];

assign trunc_ln268_fu_1442_p1 = select_ln268_1_fu_1434_p3[3:0];

assign trunc_ln279_fu_1498_p1 = select_ln268_fu_1461_p3[5:0];

assign trunc_ln315_fu_1626_p1 = select_ln315_1_fu_1618_p3[3:0];

assign trunc_ln326_fu_1682_p1 = select_ln315_fu_1645_p3[5:0];

assign trunc_ln34_fu_522_p1 = select_ln34_1_fu_514_p3[3:0];

assign trunc_ln362_fu_1810_p1 = select_ln362_1_fu_1802_p3[3:0];

assign trunc_ln373_fu_1851_p1 = select_ln362_fu_1814_p3[5:0];

assign trunc_ln45_fu_578_p1 = select_ln34_fu_541_p3[5:0];

assign trunc_ln80_fu_706_p1 = select_ln80_1_fu_698_p3[3:0];

assign trunc_ln91_fu_762_p1 = select_ln80_fu_725_p3[5:0];

assign x_pixel_10_fu_1383_p2 = (select_ln221_reg_2488 + 7'd1);

assign x_pixel_12_fu_1567_p2 = (select_ln268_reg_2596 + 7'd1);

assign x_pixel_14_fu_1751_p2 = (select_ln315_reg_2704 + 7'd1);

assign x_pixel_15_fu_1920_p2 = (select_ln362_reg_2791 + 7'd1);

assign x_pixel_2_fu_647_p2 = (select_ln34_reg_2056 + 7'd1);

assign x_pixel_4_fu_831_p2 = (select_ln80_reg_2164 + 7'd1);

assign x_pixel_6_fu_1015_p2 = (select_ln127_reg_2272 + 7'd1);

assign x_pixel_8_fu_1199_p2 = (select_ln174_reg_2380 + 7'd1);

assign xor_ln133_fu_958_p2 = (trunc_ln138_reg_2296 ^ 6'd32);

assign xor_ln180_fu_1142_p2 = (trunc_ln185_reg_2404 ^ 6'd32);

assign xor_ln227_fu_1326_p2 = (trunc_ln232_reg_2512 ^ 6'd32);

assign xor_ln274_fu_1510_p2 = (trunc_ln279_reg_2620 ^ 6'd32);

assign xor_ln321_fu_1701_p2 = (trunc_ln326_reg_2728 ^ 6'd32);

assign xor_ln368_fu_1870_p2 = (trunc_ln373_reg_2815 ^ 6'd32);

assign xor_ln40_fu_590_p2 = (trunc_ln45_reg_2080 ^ 6'd32);

assign xor_ln86_fu_774_p2 = (trunc_ln91_reg_2188 ^ 6'd32);

assign zext_ln122_fu_827_p1 = add_ln122_reg_2218;

assign zext_ln127_1_fu_950_p1 = sub_ln127_reg_2278;

assign zext_ln127_fu_915_p1 = select_ln127_1_reg_2239;

assign zext_ln128_fu_993_p1 = select_ln127_reg_2272;

assign zext_ln169_fu_1011_p1 = add_ln169_reg_2326;

assign zext_ln174_1_fu_1134_p1 = sub_ln174_reg_2386;

assign zext_ln174_fu_1099_p1 = select_ln174_1_reg_2347;

assign zext_ln175_fu_1177_p1 = select_ln174_reg_2380;

assign zext_ln216_fu_1195_p1 = add_ln216_reg_2434;

assign zext_ln221_1_fu_1318_p1 = sub_ln221_reg_2494;

assign zext_ln221_fu_1283_p1 = select_ln221_1_reg_2455;

assign zext_ln222_fu_1361_p1 = select_ln221_reg_2488;

assign zext_ln263_fu_1379_p1 = add_ln263_reg_2542;

assign zext_ln268_1_fu_1502_p1 = sub_ln268_reg_2602;

assign zext_ln268_fu_1467_p1 = select_ln268_1_reg_2563;

assign zext_ln269_fu_1545_p1 = select_ln268_reg_2596;

assign zext_ln310_fu_1563_p1 = add_ln310_reg_2650;

assign zext_ln315_1_fu_1686_p1 = sub_ln315_reg_2710;

assign zext_ln315_fu_1651_p1 = select_ln315_1_reg_2671;

assign zext_ln316_fu_1729_p1 = select_ln315_reg_2704;

assign zext_ln34_1_fu_582_p1 = sub_ln34_reg_2062;

assign zext_ln34_fu_547_p1 = select_ln34_1_reg_2023;

assign zext_ln357_fu_1747_p1 = add_ln357_reg_2758;

assign zext_ln35_fu_625_p1 = select_ln34_reg_2056;

assign zext_ln362_1_fu_1855_p1 = sub_ln362_reg_2797;

assign zext_ln362_fu_1820_p1 = select_ln362_1_reg_2779;

assign zext_ln363_fu_1898_p1 = select_ln362_reg_2791;

assign zext_ln404_fu_1916_p1 = add_ln404_reg_2845;

assign zext_ln75_fu_643_p1 = add_ln75_reg_2110;

assign zext_ln80_1_fu_766_p1 = sub_ln80_reg_2170;

assign zext_ln80_fu_731_p1 = select_ln80_1_reg_2131;

assign zext_ln81_fu_809_p1 = select_ln80_reg_2164;

always @ (posedge ap_clk) begin
    select_ln39_reg_2096[0] <= 1'b1;
    select_ln85_reg_2204[0] <= 1'b1;
    select_ln132_reg_2312[0] <= 1'b1;
    select_ln179_reg_2420[0] <= 1'b1;
    select_ln226_reg_2528[0] <= 1'b1;
    select_ln273_reg_2636[0] <= 1'b1;
    select_ln321_reg_2739[0] <= 1'b1;
    select_ln368_reg_2826[0] <= 1'b1;
end

endmodule //main_los
