#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27b5a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27b5770 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x27c4690 .functor NOT 1, L_0x27fd7a0, C4<0>, C4<0>, C4<0>;
L_0x27fd530 .functor XOR 25, L_0x27fd3f0, L_0x27fd490, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27fd690 .functor XOR 25, L_0x27fd530, L_0x27fd5f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27f9b90_0 .net *"_ivl_10", 24 0, L_0x27fd5f0;  1 drivers
v0x27f9c90_0 .net *"_ivl_12", 24 0, L_0x27fd690;  1 drivers
v0x27f9d70_0 .net *"_ivl_2", 24 0, L_0x27fd350;  1 drivers
v0x27f9e30_0 .net *"_ivl_4", 24 0, L_0x27fd3f0;  1 drivers
v0x27f9f10_0 .net *"_ivl_6", 24 0, L_0x27fd490;  1 drivers
v0x27fa040_0 .net *"_ivl_8", 24 0, L_0x27fd530;  1 drivers
v0x27fa120_0 .net "a", 0 0, v0x27f7ff0_0;  1 drivers
v0x27fa1c0_0 .net "b", 0 0, v0x27f80b0_0;  1 drivers
v0x27fa260_0 .net "c", 0 0, v0x27f8150_0;  1 drivers
v0x27fa300_0 .var "clk", 0 0;
v0x27fa3a0_0 .net "d", 0 0, v0x27f8290_0;  1 drivers
v0x27fa440_0 .net "e", 0 0, v0x27f8380_0;  1 drivers
v0x27fa4e0_0 .net "out_dut", 24 0, L_0x27fd1f0;  1 drivers
v0x27fa580_0 .net "out_ref", 24 0, L_0x27c4f50;  1 drivers
v0x27fa620_0 .var/2u "stats1", 159 0;
v0x27fa6e0_0 .var/2u "strobe", 0 0;
v0x27fa7a0_0 .net "tb_match", 0 0, L_0x27fd7a0;  1 drivers
v0x27fa970_0 .net "tb_mismatch", 0 0, L_0x27c4690;  1 drivers
L_0x27fd350 .concat [ 25 0 0 0], L_0x27c4f50;
L_0x27fd3f0 .concat [ 25 0 0 0], L_0x27c4f50;
L_0x27fd490 .concat [ 25 0 0 0], L_0x27fd1f0;
L_0x27fd5f0 .concat [ 25 0 0 0], L_0x27c4f50;
L_0x27fd7a0 .cmp/eeq 25, L_0x27fd350, L_0x27fd690;
S_0x27cc970 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x27b5770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27cd410 .functor NOT 25, L_0x27fb4b0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27c4f50 .functor XOR 25, L_0x27cd410, L_0x27fb600, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27c4900_0 .net *"_ivl_0", 4 0, L_0x27faa50;  1 drivers
v0x27c49a0_0 .net *"_ivl_10", 24 0, L_0x27fb4b0;  1 drivers
v0x27f7280_0 .net *"_ivl_12", 24 0, L_0x27cd410;  1 drivers
v0x27f7340_0 .net *"_ivl_14", 24 0, L_0x27fb600;  1 drivers
v0x27f7420_0 .net *"_ivl_2", 4 0, L_0x27fac00;  1 drivers
v0x27f7550_0 .net *"_ivl_4", 4 0, L_0x27fae20;  1 drivers
v0x27f7630_0 .net *"_ivl_6", 4 0, L_0x27fb040;  1 drivers
v0x27f7710_0 .net *"_ivl_8", 4 0, L_0x27fb290;  1 drivers
v0x27f77f0_0 .net "a", 0 0, v0x27f7ff0_0;  alias, 1 drivers
v0x27f78b0_0 .net "b", 0 0, v0x27f80b0_0;  alias, 1 drivers
v0x27f7970_0 .net "c", 0 0, v0x27f8150_0;  alias, 1 drivers
v0x27f7a30_0 .net "d", 0 0, v0x27f8290_0;  alias, 1 drivers
v0x27f7af0_0 .net "e", 0 0, v0x27f8380_0;  alias, 1 drivers
v0x27f7bb0_0 .net "out", 24 0, L_0x27c4f50;  alias, 1 drivers
LS_0x27faa50_0_0 .concat [ 1 1 1 1], v0x27f7ff0_0, v0x27f7ff0_0, v0x27f7ff0_0, v0x27f7ff0_0;
LS_0x27faa50_0_4 .concat [ 1 0 0 0], v0x27f7ff0_0;
L_0x27faa50 .concat [ 4 1 0 0], LS_0x27faa50_0_0, LS_0x27faa50_0_4;
LS_0x27fac00_0_0 .concat [ 1 1 1 1], v0x27f80b0_0, v0x27f80b0_0, v0x27f80b0_0, v0x27f80b0_0;
LS_0x27fac00_0_4 .concat [ 1 0 0 0], v0x27f80b0_0;
L_0x27fac00 .concat [ 4 1 0 0], LS_0x27fac00_0_0, LS_0x27fac00_0_4;
LS_0x27fae20_0_0 .concat [ 1 1 1 1], v0x27f8150_0, v0x27f8150_0, v0x27f8150_0, v0x27f8150_0;
LS_0x27fae20_0_4 .concat [ 1 0 0 0], v0x27f8150_0;
L_0x27fae20 .concat [ 4 1 0 0], LS_0x27fae20_0_0, LS_0x27fae20_0_4;
LS_0x27fb040_0_0 .concat [ 1 1 1 1], v0x27f8290_0, v0x27f8290_0, v0x27f8290_0, v0x27f8290_0;
LS_0x27fb040_0_4 .concat [ 1 0 0 0], v0x27f8290_0;
L_0x27fb040 .concat [ 4 1 0 0], LS_0x27fb040_0_0, LS_0x27fb040_0_4;
LS_0x27fb290_0_0 .concat [ 1 1 1 1], v0x27f8380_0, v0x27f8380_0, v0x27f8380_0, v0x27f8380_0;
LS_0x27fb290_0_4 .concat [ 1 0 0 0], v0x27f8380_0;
L_0x27fb290 .concat [ 4 1 0 0], LS_0x27fb290_0_0, LS_0x27fb290_0_4;
LS_0x27fb4b0_0_0 .concat [ 5 5 5 5], L_0x27fb290, L_0x27fb040, L_0x27fae20, L_0x27fac00;
LS_0x27fb4b0_0_4 .concat [ 5 0 0 0], L_0x27faa50;
L_0x27fb4b0 .concat [ 20 5 0 0], LS_0x27fb4b0_0_0, LS_0x27fb4b0_0_4;
LS_0x27fb600_0_0 .concat [ 1 1 1 1], v0x27f8380_0, v0x27f8290_0, v0x27f8150_0, v0x27f80b0_0;
LS_0x27fb600_0_4 .concat [ 1 1 1 1], v0x27f7ff0_0, v0x27f8380_0, v0x27f8290_0, v0x27f8150_0;
LS_0x27fb600_0_8 .concat [ 1 1 1 1], v0x27f80b0_0, v0x27f7ff0_0, v0x27f8380_0, v0x27f8290_0;
LS_0x27fb600_0_12 .concat [ 1 1 1 1], v0x27f8150_0, v0x27f80b0_0, v0x27f7ff0_0, v0x27f8380_0;
LS_0x27fb600_0_16 .concat [ 1 1 1 1], v0x27f8290_0, v0x27f8150_0, v0x27f80b0_0, v0x27f7ff0_0;
LS_0x27fb600_0_20 .concat [ 1 1 1 1], v0x27f8380_0, v0x27f8290_0, v0x27f8150_0, v0x27f80b0_0;
LS_0x27fb600_0_24 .concat [ 1 0 0 0], v0x27f7ff0_0;
LS_0x27fb600_1_0 .concat [ 4 4 4 4], LS_0x27fb600_0_0, LS_0x27fb600_0_4, LS_0x27fb600_0_8, LS_0x27fb600_0_12;
LS_0x27fb600_1_4 .concat [ 4 4 1 0], LS_0x27fb600_0_16, LS_0x27fb600_0_20, LS_0x27fb600_0_24;
L_0x27fb600 .concat [ 16 9 0 0], LS_0x27fb600_1_0, LS_0x27fb600_1_4;
S_0x27f7d50 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x27b5770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x27f7ff0_0 .var "a", 0 0;
v0x27f80b0_0 .var "b", 0 0;
v0x27f8150_0 .var "c", 0 0;
v0x27f81f0_0 .net "clk", 0 0, v0x27fa300_0;  1 drivers
v0x27f8290_0 .var "d", 0 0;
v0x27f8380_0 .var "e", 0 0;
E_0x27c9930/0 .event negedge, v0x27f81f0_0;
E_0x27c9930/1 .event posedge, v0x27f81f0_0;
E_0x27c9930 .event/or E_0x27c9930/0, E_0x27c9930/1;
S_0x27f8440 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x27b5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27fc9d0 .functor NOT 25, L_0x27fc720, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27fd1f0 .functor XOR 25, L_0x27fc9d0, L_0x27fcf60, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27f8720_0 .net *"_ivl_0", 4 0, L_0x27fb870;  1 drivers
v0x27f8800_0 .net *"_ivl_10", 24 0, L_0x27fc720;  1 drivers
v0x27f88e0_0 .net *"_ivl_14", 4 0, L_0x27fca90;  1 drivers
v0x27f89d0_0 .net *"_ivl_16", 4 0, L_0x27fcb70;  1 drivers
v0x27f8ab0_0 .net *"_ivl_18", 4 0, L_0x27fcca0;  1 drivers
v0x27f8be0_0 .net *"_ivl_2", 4 0, L_0x27fbb60;  1 drivers
v0x27f8cc0_0 .net *"_ivl_20", 4 0, L_0x27fcd40;  1 drivers
v0x27f8da0_0 .net *"_ivl_22", 4 0, L_0x27fce80;  1 drivers
v0x27f8e80_0 .net *"_ivl_4", 4 0, L_0x27fbe50;  1 drivers
v0x27f8ff0_0 .net *"_ivl_6", 4 0, L_0x27fc140;  1 drivers
v0x27f90d0_0 .net *"_ivl_8", 4 0, L_0x27fc430;  1 drivers
v0x27f91b0_0 .net "a", 0 0, v0x27f7ff0_0;  alias, 1 drivers
v0x27f9250_0 .net "b", 0 0, v0x27f80b0_0;  alias, 1 drivers
v0x27f9340_0 .net "c", 0 0, v0x27f8150_0;  alias, 1 drivers
v0x27f9430_0 .net "d", 0 0, v0x27f8290_0;  alias, 1 drivers
v0x27f9520_0 .net "e", 0 0, v0x27f8380_0;  alias, 1 drivers
v0x27f9610_0 .net "out", 24 0, L_0x27fd1f0;  alias, 1 drivers
v0x27f96f0_0 .net "vector1", 24 0, L_0x27fc9d0;  1 drivers
v0x27f97d0_0 .net "vector2", 24 0, L_0x27fcf60;  1 drivers
LS_0x27fb870_0_0 .concat [ 1 1 1 1], v0x27f7ff0_0, v0x27f7ff0_0, v0x27f7ff0_0, v0x27f7ff0_0;
LS_0x27fb870_0_4 .concat [ 1 0 0 0], v0x27f7ff0_0;
L_0x27fb870 .concat [ 4 1 0 0], LS_0x27fb870_0_0, LS_0x27fb870_0_4;
LS_0x27fbb60_0_0 .concat [ 1 1 1 1], v0x27f80b0_0, v0x27f80b0_0, v0x27f80b0_0, v0x27f80b0_0;
LS_0x27fbb60_0_4 .concat [ 1 0 0 0], v0x27f80b0_0;
L_0x27fbb60 .concat [ 4 1 0 0], LS_0x27fbb60_0_0, LS_0x27fbb60_0_4;
LS_0x27fbe50_0_0 .concat [ 1 1 1 1], v0x27f8150_0, v0x27f8150_0, v0x27f8150_0, v0x27f8150_0;
LS_0x27fbe50_0_4 .concat [ 1 0 0 0], v0x27f8150_0;
L_0x27fbe50 .concat [ 4 1 0 0], LS_0x27fbe50_0_0, LS_0x27fbe50_0_4;
LS_0x27fc140_0_0 .concat [ 1 1 1 1], v0x27f8290_0, v0x27f8290_0, v0x27f8290_0, v0x27f8290_0;
LS_0x27fc140_0_4 .concat [ 1 0 0 0], v0x27f8290_0;
L_0x27fc140 .concat [ 4 1 0 0], LS_0x27fc140_0_0, LS_0x27fc140_0_4;
LS_0x27fc430_0_0 .concat [ 1 1 1 1], v0x27f8380_0, v0x27f8380_0, v0x27f8380_0, v0x27f8380_0;
LS_0x27fc430_0_4 .concat [ 1 0 0 0], v0x27f8380_0;
L_0x27fc430 .concat [ 4 1 0 0], LS_0x27fc430_0_0, LS_0x27fc430_0_4;
LS_0x27fc720_0_0 .concat [ 5 5 5 5], L_0x27fc430, L_0x27fc140, L_0x27fbe50, L_0x27fbb60;
LS_0x27fc720_0_4 .concat [ 5 0 0 0], L_0x27fb870;
L_0x27fc720 .concat [ 20 5 0 0], LS_0x27fc720_0_0, LS_0x27fc720_0_4;
LS_0x27fca90_0_0 .concat [ 1 1 1 1], v0x27f7ff0_0, v0x27f7ff0_0, v0x27f7ff0_0, v0x27f7ff0_0;
LS_0x27fca90_0_4 .concat [ 1 0 0 0], v0x27f7ff0_0;
L_0x27fca90 .concat [ 4 1 0 0], LS_0x27fca90_0_0, LS_0x27fca90_0_4;
LS_0x27fcb70_0_0 .concat [ 1 1 1 1], v0x27f80b0_0, v0x27f80b0_0, v0x27f80b0_0, v0x27f80b0_0;
LS_0x27fcb70_0_4 .concat [ 1 0 0 0], v0x27f80b0_0;
L_0x27fcb70 .concat [ 4 1 0 0], LS_0x27fcb70_0_0, LS_0x27fcb70_0_4;
LS_0x27fcca0_0_0 .concat [ 1 1 1 1], v0x27f8150_0, v0x27f8150_0, v0x27f8150_0, v0x27f8150_0;
LS_0x27fcca0_0_4 .concat [ 1 0 0 0], v0x27f8150_0;
L_0x27fcca0 .concat [ 4 1 0 0], LS_0x27fcca0_0_0, LS_0x27fcca0_0_4;
LS_0x27fcd40_0_0 .concat [ 1 1 1 1], v0x27f8290_0, v0x27f8290_0, v0x27f8290_0, v0x27f8290_0;
LS_0x27fcd40_0_4 .concat [ 1 0 0 0], v0x27f8290_0;
L_0x27fcd40 .concat [ 4 1 0 0], LS_0x27fcd40_0_0, LS_0x27fcd40_0_4;
LS_0x27fce80_0_0 .concat [ 1 1 1 1], v0x27f8380_0, v0x27f8380_0, v0x27f8380_0, v0x27f8380_0;
LS_0x27fce80_0_4 .concat [ 1 0 0 0], v0x27f8380_0;
L_0x27fce80 .concat [ 4 1 0 0], LS_0x27fce80_0_0, LS_0x27fce80_0_4;
LS_0x27fcf60_0_0 .concat [ 5 5 5 5], L_0x27fce80, L_0x27fcd40, L_0x27fcca0, L_0x27fcb70;
LS_0x27fcf60_0_4 .concat [ 5 0 0 0], L_0x27fca90;
L_0x27fcf60 .concat [ 20 5 0 0], LS_0x27fcf60_0_0, LS_0x27fcf60_0_4;
S_0x27f9970 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x27b5770;
 .timescale -12 -12;
E_0x27c94b0 .event anyedge, v0x27fa6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fa6e0_0;
    %nor/r;
    %assign/vec4 v0x27fa6e0_0, 0;
    %wait E_0x27c94b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f7d50;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27c9930;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x27f8380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f80b0_0, 0;
    %assign/vec4 v0x27f7ff0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x27b5770;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fa300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fa6e0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x27b5770;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27fa300_0;
    %inv;
    %store/vec4 v0x27fa300_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x27b5770;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f81f0_0, v0x27fa970_0, v0x27fa120_0, v0x27fa1c0_0, v0x27fa260_0, v0x27fa3a0_0, v0x27fa440_0, v0x27fa580_0, v0x27fa4e0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27b5770;
T_5 ;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x27b5770;
T_6 ;
    %wait E_0x27c9930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fa620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa620_0, 4, 32;
    %load/vec4 v0x27fa7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa620_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fa620_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa620_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27fa580_0;
    %load/vec4 v0x27fa580_0;
    %load/vec4 v0x27fa4e0_0;
    %xor;
    %load/vec4 v0x27fa580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa620_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27fa620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fa620_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/vector5/iter0/response25/top_module.sv";
