<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 702a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6853.03 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8208.32 --|
|-- Mem Ch  2: Reads (MB/s):  7127.85 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8095.89 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7127.85 --||-- NODE 1 Mem Read (MB/s) :  6853.03 --|
|-- NODE 0 Mem Write(MB/s) :  8095.89 --||-- NODE 1 Mem Write(MB/s) :  8208.32 --|
|-- NODE 0 P. Write (T/s):     135496 --||-- NODE 1 P. Write (T/s):     128206 --|
|-- NODE 0 Memory (MB/s):    15223.74 --||-- NODE 1 Memory (MB/s):    15061.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13980.88                --|
            |--                System Write Throughput(MB/s):      16304.21                --|
            |--               System Memory Throughput(MB/s):      30285.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7150
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     301 K       484 K    21 M   158 M    134 M     0     422 K
 1     585 K       401 K    19 M   177 M    147 M     0     442 K
-----------------------------------------------------------------------
 *     886 K       886 K    40 M   335 M    282 M     0     864 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 80.47        Core1: 113.09        
Core2: 50.50        Core3: 62.98        
Core4: 99.17        Core5: 100.31        
Core6: 28.51        Core7: 75.76        
Core8: 36.85        Core9: 36.08        
Core10: 96.43        Core11: 75.96        
Core12: 82.68        Core13: 38.54        
Core14: 103.95        Core15: 65.84        
Core16: 77.96        Core17: 41.74        
Core18: 79.81        Core19: 30.54        
Core20: 53.73        Core21: 52.23        
Core22: 75.33        Core23: 37.54        
Core24: 57.39        Core25: 31.46        
Core26: 100.39        Core27: 55.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.46
Socket1: 67.46
DDR read Latency(ns)
Socket0: 212.69
Socket1: 217.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 82.08        Core1: 113.61        
Core2: 50.65        Core3: 63.93        
Core4: 101.78        Core5: 92.50        
Core6: 44.47        Core7: 83.10        
Core8: 38.27        Core9: 38.28        
Core10: 93.31        Core11: 73.90        
Core12: 84.04        Core13: 44.25        
Core14: 99.22        Core15: 69.91        
Core16: 54.19        Core17: 46.06        
Core18: 77.55        Core19: 30.71        
Core20: 53.45        Core21: 62.60        
Core22: 70.60        Core23: 34.16        
Core24: 58.61        Core25: 16.35        
Core26: 97.49        Core27: 56.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.36
Socket1: 67.69
DDR read Latency(ns)
Socket0: 217.94
Socket1: 221.15
irq_total: 190108.613712703
cpu_total: 34.35
cpu_0: 54.75
cpu_1: 53.75
cpu_2: 2.26
cpu_3: 14.15
cpu_4: 50.43
cpu_5: 63.65
cpu_6: 2.86
cpu_7: 66.71
cpu_8: 41.99
cpu_9: 10.96
cpu_10: 10.30
cpu_11: 43.99
cpu_12: 70.30
cpu_13: 18.14
cpu_14: 57.48
cpu_15: 53.75
cpu_16: 12.56
cpu_17: 1.20
cpu_18: 42.06
cpu_19: 26.78
cpu_20: 1.99
cpu_21: 64.45
cpu_22: 60.66
cpu_23: 3.59
cpu_24: 10.56
cpu_25: 37.34
cpu_26: 69.57
cpu_27: 15.48
enp130s0f0_rx_packets_phy: 488277
enp130s0f1_rx_packets_phy: 443388
enp4s0f0_rx_packets_phy: 464095
enp4s0f1_rx_packets_phy: 415712
Total_rx_packets_phy: 1811472
enp130s0f0_rx_packets: 488285
enp130s0f1_rx_packets: 443375
enp4s0f0_rx_packets: 464106
enp4s0f1_rx_packets: 415730
Total_rx_packets: 1811496
enp130s0f0_rx_bytes_phy: 4403259890
enp130s0f1_rx_bytes_phy: 3998452673
enp4s0f0_rx_bytes_phy: 4185190722
enp4s0f1_rx_bytes_phy: 3748842640
Total_rx_bytes_phy: 16335745925
enp130s0f0_tx_bytes: 2066503
enp130s0f1_tx_bytes: 2161669
enp4s0f0_tx_bytes: 2158136
enp4s0f1_tx_bytes: 1066988
Total_tx_bytes: 7453296
enp130s0f0_tx_bytes_phy: 5528218
enp130s0f1_tx_bytes_phy: 5634323
enp4s0f0_tx_bytes_phy: 4156000
enp4s0f1_tx_bytes_phy: 4376028
Total_tx_bytes_phy: 19694569
enp130s0f0_rx_bytes: 4375609197
enp130s0f1_rx_bytes: 3973415265
enp4s0f0_rx_bytes: 4159182353
enp4s0f1_rx_bytes: 3727437449
Total_rx_bytes: 16235644264
enp130s0f0_tx_packets_phy: 83443
enp130s0f1_tx_packets_phy: 84965
enp4s0f0_tx_packets_phy: 61872
enp4s0f1_tx_packets_phy: 66859
Total_tx_packets_phy: 297139
enp130s0f0_tx_packets: 31310
enp130s0f1_tx_packets: 32752
enp4s0f0_tx_packets: 32699
enp4s0f1_tx_packets: 16166
Total_tx_packets: 112927


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 82.34        Core1: 116.25        
Core2: 36.66        Core3: 64.90        
Core4: 102.94        Core5: 95.96        
Core6: 44.97        Core7: 89.58        
Core8: 36.65        Core9: 31.49        
Core10: 86.51        Core11: 74.39        
Core12: 84.73        Core13: 53.02        
Core14: 97.69        Core15: 73.02        
Core16: 70.56        Core17: 46.57        
Core18: 72.89        Core19: 31.24        
Core20: 47.19        Core21: 74.63        
Core22: 67.30        Core23: 36.65        
Core24: 56.02        Core25: 18.89        
Core26: 95.57        Core27: 56.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.10
Socket1: 72.07
DDR read Latency(ns)
Socket0: 224.51
Socket1: 217.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.94        Core1: 111.16        
Core2: 47.55        Core3: 61.39        
Core4: 97.55        Core5: 99.73        
Core6: 42.07        Core7: 70.61        
Core8: 33.88        Core9: 26.87        
Core10: 104.39        Core11: 73.38        
Core12: 80.89        Core13: 40.52        
Core14: 99.40        Core15: 19.67        
Core16: 62.33        Core17: 56.58        
Core18: 81.76        Core19: 28.85        
Core20: 53.24        Core21: 56.86        
Core22: 76.03        Core23: 25.44        
Core24: 57.90        Core25: 34.83        
Core26: 101.15        Core27: 51.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.32
Socket1: 58.19
DDR read Latency(ns)
Socket0: 210.79
Socket1: 224.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 77.39        Core1: 112.32        
Core2: 52.76        Core3: 63.19        
Core4: 92.20        Core5: 99.90        
Core6: 54.82        Core7: 61.52        
Core8: 33.94        Core9: 39.16        
Core10: 104.68        Core11: 79.58        
Core12: 78.55        Core13: 50.63        
Core14: 123.17        Core15: 73.33        
Core16: 85.32        Core17: 44.40        
Core18: 95.59        Core19: 31.34        
Core20: 49.69        Core21: 76.02        
Core22: 89.12        Core23: 39.96        
Core24: 68.54        Core25: 36.83        
Core26: 120.31        Core27: 43.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.17
Socket1: 70.92
DDR read Latency(ns)
Socket0: 194.51
Socket1: 214.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 74.79        Core1: 102.96        
Core2: 48.84        Core3: 66.53        
Core4: 81.31        Core5: 90.00        
Core6: 49.84        Core7: 100.99        
Core8: 36.33        Core9: 53.89        
Core10: 74.92        Core11: 79.49        
Core12: 79.42        Core13: 52.77        
Core14: 111.63        Core15: 84.70        
Core16: 74.20        Core17: 48.16        
Core18: 88.11        Core19: 31.81        
Core20: 44.75        Core21: 77.91        
Core22: 79.10        Core23: 41.95        
Core24: 34.67        Core25: 33.71        
Core26: 110.17        Core27: 58.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 83.31
Socket1: 76.90
DDR read Latency(ns)
Socket0: 209.55
Socket1: 215.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29623
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14431323006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14431337250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215672307; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215672307; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215759747; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215759747; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012208849; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5744590; Consumed Joules: 350.62; Watts: 58.34; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1537012; Consumed DRAM Joules: 23.52; DRAM Watts: 3.91
S1P0; QPIClocks: 14429153574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14429166570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214660662; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214660662; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214590958; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214590958; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012230534; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5793798; Consumed Joules: 353.63; Watts: 58.84; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1641549; Consumed DRAM Joules: 25.12; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74ed
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.08   0.65    1.22      48 M     58 M    0.16    0.21    0.09    0.11     3360     3045        5     63
   1    1     0.05   0.07   0.71    1.20      46 M     54 M    0.16    0.15    0.10    0.12     3472       60     3644     59
   2    0     0.01   0.39   0.04    0.65     491 K   1267 K    0.61    0.13    0.00    0.01      168       15        9     63
   3    1     0.07   0.48   0.15    0.62    4142 K   4777 K    0.13    0.31    0.01    0.01      280       42        8     60
   4    0     0.03   0.05   0.63    1.21      46 M     53 M    0.14    0.15    0.14    0.16     3640     3493        7     63
   5    1     0.09   0.12   0.79    1.20      47 M     59 M    0.20    0.18    0.05    0.06     3584       64     3338     59
   6    0     0.02   0.74   0.02    0.65     358 K    833 K    0.57    0.21    0.00    0.00        0       27       10     64
   7    1     0.04   0.04   0.84    1.20      62 M     72 M    0.14    0.14    0.17    0.20     7392        9     7706     58
   8    0     0.14   0.34   0.41    0.89      15 M     27 M    0.42    0.49    0.01    0.02      840      735        2     63
   9    1     0.13   0.84   0.15    0.67    1498 K   6239 K    0.76    0.37    0.00    0.00      168       51       13     59
  10    0     0.03   0.50   0.07    0.60    3044 K   3669 K    0.17    0.07    0.01    0.01       56       48        3     62
  11    1     0.06   0.12   0.49    1.00      47 M     54 M    0.13    0.22    0.08    0.09     3360        3     7055     59
  12    0     0.08   0.09   0.85    1.22      62 M     73 M    0.16    0.20    0.08    0.09     7448     6850       24     62
  13    1     0.10   0.67   0.15    0.60    3891 K   5913 K    0.34    0.40    0.00    0.01      280      173       19     59
  14    0     0.06   0.13   0.43    0.93      49 M     54 M    0.10    0.24    0.08    0.09     2912        3     6261     62
  15    1     0.12   0.18   0.69    1.20      44 M     61 M    0.27    0.51    0.04    0.05     9296     4078        0     59
  16    0     0.07   0.71   0.10    0.72    2833 K   4054 K    0.30    0.24    0.00    0.01       56       82        8     63
  17    1     0.00   0.20   0.02    0.60     255 K    637 K    0.60    0.12    0.01    0.02      112       29        5     60
  18    0     0.06   0.13   0.46    0.97      49 M     55 M    0.10    0.23    0.08    0.09     3192        6     6014     63
  19    1     0.06   0.37   0.16    0.60    7066 K     14 M    0.51    0.67    0.01    0.02      504      290        1     61
  20    0     0.01   0.77   0.02    0.65     225 K    544 K    0.59    0.17    0.00    0.00      112       28        6     63
  21    1     0.11   0.15   0.71    1.19      55 M     74 M    0.25    0.28    0.05    0.07     2576     5131        6     60
  22    0     0.13   0.16   0.79    1.22      54 M     66 M    0.18    0.24    0.04    0.05     3360       27     7030     63
  23    1     0.06   0.47   0.14    0.65    1621 K   2825 K    0.43    0.18    0.00    0.00        0       26        7     61
  24    0     0.04   0.68   0.06    0.60    1298 K   2667 K    0.51    0.13    0.00    0.01      168       81        4     64
  25    1     0.09   0.31   0.31    0.77      18 M     27 M    0.35    0.49    0.02    0.03      504      900        2     61
  26    0     0.05   0.05   0.92    1.22      81 M     93 M    0.12    0.17    0.17    0.19     6328     1280     8246     62
  27    1     0.08   0.52   0.15    0.63    4233 K   5080 K    0.17    0.21    0.01    0.01      392       77     1035     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.15   0.39    1.08     416 M    494 M    0.16    0.23    0.05    0.06    31640    15720    27629     57
 SKT    1     0.08   0.19   0.39    1.00     345 M    445 M    0.23    0.32    0.03    0.04    31920    10933    22838     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.17   0.39    1.04     761 M    940 M    0.19    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  109 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.49 %

 C1 core residency: 42.20 %; C3 core residency: 2.90 %; C6 core residency: 17.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       27 G     27 G   |   28%    28%   
 SKT    1       23 G     23 G   |   24%    24%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  102 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    36.44    39.67     292.06      19.47         263.21
 SKT   1    28.92    44.48     301.70      21.04         362.27
---------------------------------------------------------------------------------------------------------------
       *    65.37    84.15     593.76      40.51         308.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 76c4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7406.70 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7793.05 --|
|-- Mem Ch  2: Reads (MB/s):  6846.87 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8183.53 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6846.87 --||-- NODE 1 Mem Read (MB/s) :  7406.70 --|
|-- NODE 0 Mem Write(MB/s) :  8183.53 --||-- NODE 1 Mem Write(MB/s) :  7793.05 --|
|-- NODE 0 P. Write (T/s):     131090 --||-- NODE 1 P. Write (T/s):     163802 --|
|-- NODE 0 Memory (MB/s):    15030.40 --||-- NODE 1 Memory (MB/s):    15199.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14253.58                --|
            |--                System Write Throughput(MB/s):      15976.57                --|
            |--               System Memory Throughput(MB/s):      30230.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77ed
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     727 K       678 K    21 M   204 M    155 M     0     843 K
 1     347 K       418 K    22 M   147 M    138 M     0     457 K
-----------------------------------------------------------------------
 *    1074 K      1096 K    44 M   351 M    294 M     0    1300 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.75        Core1: 87.22        
Core2: 30.89        Core3: 64.17        
Core4: 34.07        Core5: 65.00        
Core6: 48.98        Core7: 61.68        
Core8: 35.69        Core9: 41.27        
Core10: 29.52        Core11: 70.62        
Core12: 59.67        Core13: 29.71        
Core14: 119.10        Core15: 81.36        
Core16: 37.29        Core17: 72.03        
Core18: 120.84        Core19: 52.00        
Core20: 41.73        Core21: 25.59        
Core22: 105.14        Core23: 48.61        
Core24: 74.97        Core25: 34.18        
Core26: 94.02        Core27: 40.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.77
Socket1: 60.74
DDR read Latency(ns)
Socket0: 204.25
Socket1: 212.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.40        Core1: 80.03        
Core2: 21.14        Core3: 65.80        
Core4: 30.85        Core5: 61.50        
Core6: 51.85        Core7: 69.91        
Core8: 35.92        Core9: 41.29        
Core10: 30.65        Core11: 77.62        
Core12: 16.75        Core13: 34.16        
Core14: 131.51        Core15: 83.37        
Core16: 41.38        Core17: 61.50        
Core18: 133.91        Core19: 52.61        
Core20: 66.10        Core21: 26.45        
Core22: 117.34        Core23: 32.63        
Core24: 84.46        Core25: 36.14        
Core26: 105.59        Core27: 41.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.08
Socket1: 61.49
DDR read Latency(ns)
Socket0: 214.78
Socket1: 210.02
irq_total: 169120.793826158
cpu_total: 37.05
cpu_0: 59.11
cpu_1: 70.74
cpu_2: 11.17
cpu_3: 34.11
cpu_4: 30.12
cpu_5: 53.46
cpu_6: 2.46
cpu_7: 60.70
cpu_8: 56.05
cpu_9: 1.80
cpu_10: 9.24
cpu_11: 55.92
cpu_12: 58.38
cpu_13: 1.66
cpu_14: 70.94
cpu_15: 47.81
cpu_16: 1.73
cpu_17: 0.80
cpu_18: 64.56
cpu_19: 43.88
cpu_20: 1.73
cpu_21: 51.80
cpu_22: 68.75
cpu_23: 4.72
cpu_24: 16.16
cpu_25: 55.05
cpu_26: 80.92
cpu_27: 23.94
enp130s0f0_rx_packets: 454671
enp130s0f1_rx_packets: 409214
enp4s0f0_rx_packets: 488283
enp4s0f1_rx_packets: 440020
Total_rx_packets: 1792188
enp130s0f0_rx_bytes: 4074912127
enp130s0f1_rx_bytes: 3677998876
enp4s0f0_rx_bytes: 4376502743
enp4s0f1_rx_bytes: 3943585494
Total_rx_bytes: 16072999240
enp130s0f0_tx_bytes: 1025887
enp130s0f1_tx_bytes: 2038321
enp4s0f0_tx_bytes: 1825556
enp4s0f1_tx_bytes: 2470544
Total_tx_bytes: 7360308
enp130s0f0_rx_packets_phy: 454686
enp130s0f1_rx_packets_phy: 409223
enp4s0f0_rx_packets_phy: 488271
enp4s0f1_rx_packets_phy: 440018
Total_rx_packets_phy: 1792198
enp130s0f0_tx_bytes_phy: 4430686
enp130s0f1_tx_bytes_phy: 5461537
enp4s0f0_tx_bytes_phy: 3651064
enp4s0f1_tx_bytes_phy: 5930875
Total_tx_bytes_phy: 19474162
enp130s0f0_tx_packets_phy: 67771
enp130s0f1_tx_packets_phy: 82441
enp4s0f0_tx_packets_phy: 54455
enp4s0f1_tx_packets_phy: 89161
Total_tx_packets_phy: 293828
enp130s0f0_tx_packets: 15543
enp130s0f1_tx_packets: 30883
enp4s0f0_tx_packets: 27659
enp4s0f1_tx_packets: 37432
Total_tx_packets: 111517
enp130s0f0_rx_bytes_phy: 4099587655
enp130s0f1_rx_bytes_phy: 3690373252
enp4s0f0_rx_bytes_phy: 4403199574
enp4s0f1_rx_bytes_phy: 3968067282
Total_rx_bytes_phy: 16161227763


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.72        Core1: 86.44        
Core2: 21.56        Core3: 63.83        
Core4: 33.52        Core5: 55.39        
Core6: 56.37        Core7: 68.57        
Core8: 53.46        Core9: 42.15        
Core10: 31.66        Core11: 72.90        
Core12: 22.53        Core13: 31.80        
Core14: 125.87        Core15: 82.38        
Core16: 38.15        Core17: 56.42        
Core18: 127.86        Core19: 53.30        
Core20: 52.34        Core21: 26.44        
Core22: 112.73        Core23: 50.48        
Core24: 57.99        Core25: 36.38        
Core26: 102.88        Core27: 40.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.53
Socket1: 61.28
DDR read Latency(ns)
Socket0: 207.28
Socket1: 213.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 76.26        Core1: 90.97        
Core2: 27.47        Core3: 63.81        
Core4: 34.04        Core5: 60.74        
Core6: 53.00        Core7: 70.83        
Core8: 76.59        Core9: 41.86        
Core10: 28.29        Core11: 72.44        
Core12: 46.12        Core13: 33.43        
Core14: 124.14        Core15: 80.59        
Core16: 40.24        Core17: 48.51        
Core18: 126.75        Core19: 51.56        
Core20: 42.91        Core21: 26.79        
Core22: 113.39        Core23: 46.69        
Core24: 85.67        Core25: 18.42        
Core26: 103.70        Core27: 39.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.20
Socket1: 59.54
DDR read Latency(ns)
Socket0: 193.36
Socket1: 212.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.58        Core1: 95.68        
Core2: 35.47        Core3: 63.78        
Core4: 33.79        Core5: 55.25        
Core6: 58.83        Core7: 71.73        
Core8: 79.03        Core9: 52.13        
Core10: 33.82        Core11: 75.36        
Core12: 65.35        Core13: 29.97        
Core14: 127.64        Core15: 82.48        
Core16: 35.28        Core17: 56.11        
Core18: 130.70        Core19: 51.97        
Core20: 42.77        Core21: 26.61        
Core22: 115.62        Core23: 45.90        
Core24: 87.22        Core25: 24.66        
Core26: 110.84        Core27: 39.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.83
Socket1: 61.07
DDR read Latency(ns)
Socket0: 190.79
Socket1: 212.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 75.07        Core1: 92.15        
Core2: 22.30        Core3: 65.10        
Core4: 34.84        Core5: 57.29        
Core6: 49.04        Core7: 70.10        
Core8: 72.73        Core9: 42.35        
Core10: 31.82        Core11: 71.66        
Core12: 24.06        Core13: 29.58        
Core14: 120.85        Core15: 80.90        
Core16: 34.94        Core17: 40.53        
Core18: 123.79        Core19: 52.58        
Core20: 44.77        Core21: 26.65        
Core22: 109.92        Core23: 47.64        
Core24: 80.83        Core25: 35.49        
Core26: 95.47        Core27: 41.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.64
Socket1: 61.99
DDR read Latency(ns)
Socket0: 198.44
Socket1: 213.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31313
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14430286026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14430301814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215156794; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215156794; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215227095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215227095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012151330; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5943594; Consumed Joules: 362.77; Watts: 60.35; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1559713; Consumed DRAM Joules: 23.86; DRAM Watts: 3.97
S1P0; QPIClocks: 14429013822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14429028202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214606360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214606360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214532088; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214532088; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012269031; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5573130; Consumed Joules: 340.16; Watts: 56.59; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1649221; Consumed DRAM Joules: 25.23; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b86
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.18   0.68    1.13      43 M     57 M    0.25    0.39    0.03    0.05     3416     4003       10     63
   1    1     0.09   0.10   0.89    1.20      71 M     82 M    0.14    0.18    0.08    0.09     7504       48     7764     60
   2    0     0.11   0.64   0.16    0.69    1590 K   5915 K    0.73    0.39    0.00    0.01       56       36        9     63
   3    1     0.18   0.75   0.24    0.67    8058 K     11 M    0.29    0.16    0.00    0.01      224      327        7     60
   4    0     0.07   0.32   0.22    0.64      14 M     23 M    0.36    0.51    0.02    0.03      728      732        4     63
   5    1     0.16   0.22   0.73    1.20      47 M     59 M    0.21    0.28    0.03    0.04     5656      329     7215     60
   6    0     0.03   0.83   0.03    0.67     523 K   1163 K    0.55    0.19    0.00    0.00      336       33       14     63
   7    1     0.08   0.12   0.68    1.19      53 M     61 M    0.13    0.23    0.06    0.07     5768       14     7150     60
   8    0     0.07   0.10   0.70    1.18      58 M     70 M    0.16    0.26    0.09    0.10     8232     5193        6     62
   9    1     0.02   0.67   0.03    0.62     302 K    975 K    0.69    0.11    0.00    0.01        0       20        9     60
  10    0     0.06   0.74   0.08    0.63    1045 K   3392 K    0.69    0.44    0.00    0.01      112       28       19     62
  11    1     0.05   0.10   0.52    1.03      52 M     60 M    0.13    0.19    0.10    0.12     4368        4     6094     59
  12    0     0.11   0.16   0.70    1.18      41 M     56 M    0.26    0.42    0.04    0.05     2240     4050      164     62
  13    1     0.01   0.54   0.03    0.62     250 K    992 K    0.75    0.12    0.00    0.01      112       24        6     59
  14    0     0.09   0.10   0.89    1.20      63 M     74 M    0.14    0.16    0.07    0.08      224       21      171     61
  15    1     0.02   0.07   0.37    0.85      53 M     59 M    0.11    0.16    0.22    0.24     4536     3827        1     60
  16    0     0.02   0.46   0.03    0.67     421 K   1401 K    0.70    0.23    0.00    0.01      224       31        7     63
  17    1     0.01   0.83   0.01    0.88     199 K    369 K    0.46    0.49    0.00    0.00       56       19        5     61
  18    0     0.06   0.07   0.80    1.20      60 M     70 M    0.14    0.14    0.11    0.12      112       21       23     62
  19    1     0.04   0.13   0.33    0.79      28 M     37 M    0.25    0.37    0.07    0.09     1512      960        1     62
  20    0     0.02   0.76   0.03    0.67     335 K    734 K    0.54    0.18    0.00    0.00        0       26       11     63
  21    1     0.09   0.42   0.21    0.64    6677 K     14 M    0.55    0.71    0.01    0.02      672      177        2     62
  22    0     0.09   0.10   0.90    1.20      68 M     81 M    0.16    0.19    0.08    0.09     8344       43     7552     63
  23    1     0.03   0.39   0.07    0.63    1457 K   1834 K    0.21    0.12    0.01    0.01      168       15        9     62
  24    0     0.07   0.52   0.14    0.63    3930 K   4662 K    0.16    0.31    0.01    0.01        0       59       10     63
  25    1     0.09   0.33   0.27    0.73      16 M     25 M    0.34    0.51    0.02    0.03      728      746        0     62
  26    0     0.12   0.11   1.08    1.20      86 M    100 M    0.14    0.19    0.07    0.08     7840      239    11562     61
  27    1     0.12   0.72   0.16    0.61    3955 K   5926 K    0.33    0.36    0.00    0.01       56       87        4     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.16   0.46    1.09     445 M    550 M    0.19    0.27    0.04    0.05    31864    14515    19562     56
 SKT    1     0.07   0.22   0.33    0.94     343 M    421 M    0.19    0.29    0.03    0.04    31360     6597    28267     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.39    1.02     788 M    972 M    0.19    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  110 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.43 %

 C1 core residency: 43.26 %; C3 core residency: 3.84 %; C6 core residency: 14.46 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  108 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.67    43.67     303.01      19.89         327.66
 SKT   1    34.10    42.40     286.35      21.02         278.69
---------------------------------------------------------------------------------------------------------------
       *    66.76    86.07     589.35      40.91         306.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)
perl: warning: Setting locale failed.

 This utility measures memory bandwidth per channel or per DIMM rank in real-timeperl: warning: Please check that your locale settings:


	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d5a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7739.77 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7385.19 --|
|-- Mem Ch  2: Reads (MB/s):  6500.87 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8123.10 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6500.87 --||-- NODE 1 Mem Read (MB/s) :  7739.77 --|
|-- NODE 0 Mem Write(MB/s) :  8123.10 --||-- NODE 1 Mem Write(MB/s) :  7385.19 --|
|-- NODE 0 P. Write (T/s):     120793 --||-- NODE 1 P. Write (T/s):     155623 --|
|-- NODE 0 Memory (MB/s):    14623.97 --||-- NODE 1 Memory (MB/s):    15124.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14240.63                --|
            |--                System Write Throughput(MB/s):      15508.29                --|
            |--               System Memory Throughput(MB/s):      29748.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e95
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     393 K       365 K    17 M   144 M    132 M     0     397 K
 1     174 K       492 K    19 M   143 M    118 M     0      99 K
-----------------------------------------------------------------------
 *     567 K       858 K    36 M   287 M    250 M     0     497 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.20        Core1: 75.41        
Core2: 51.00        Core3: 62.93        
Core4: 38.20        Core5: 68.95        
Core6: 33.64        Core7: 101.70        
Core8: 84.90        Core9: 79.60        
Core10: 68.34        Core11: 85.95        
Core12: 87.01        Core13: 90.08        
Core14: 137.17        Core15: 110.87        
Core16: 75.61        Core17: 63.27        
Core18: 129.52        Core19: 113.89        
Core20: 47.55        Core21: 105.35        
Core22: 133.83        Core23: 37.69        
Core24: 50.92        Core25: 108.82        
Core26: 125.89        Core27: 47.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.07
Socket1: 94.87
DDR read Latency(ns)
Socket0: 211.80
Socket1: 234.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.88        Core1: 76.89        
Core2: 49.45        Core3: 66.34        
Core4: 28.10        Core5: 64.18        
Core6: 37.16        Core7: 102.17        
Core8: 82.79        Core9: 53.28        
Core10: 82.15        Core11: 87.07        
Core12: 82.46        Core13: 89.10        
Core14: 140.86        Core15: 107.67        
Core16: 74.64        Core17: 60.05        
Core18: 133.34        Core19: 112.50        
Core20: 42.51        Core21: 104.90        
Core22: 140.27        Core23: 42.51        
Core24: 51.68        Core25: 106.33        
Core26: 129.25        Core27: 52.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.80
Socket1: 93.38
DDR read Latency(ns)
Socket0: 206.41
Socket1: 231.40
irq_total: 117366.02575226
cpu_total: 37.09
cpu_0: 45.61
cpu_1: 60.24
cpu_2: 4.85
cpu_3: 4.19
cpu_4: 34.57
cpu_5: 62.77
cpu_6: 4.72
cpu_7: 66.62
cpu_8: 56.52
cpu_9: 12.90
cpu_10: 14.83
cpu_11: 71.81
cpu_12: 58.84
cpu_13: 11.57
cpu_14: 53.46
cpu_15: 58.11
cpu_16: 3.39
cpu_17: 3.86
cpu_18: 67.62
cpu_19: 53.19
cpu_20: 19.95
cpu_21: 64.89
cpu_22: 58.18
cpu_23: 3.12
cpu_24: 10.90
cpu_25: 58.98
cpu_26: 69.15
cpu_27: 3.86
enp130s0f0_tx_bytes: 390705
enp130s0f1_tx_bytes: 377591
enp4s0f0_tx_bytes: 1193182
enp4s0f1_tx_bytes: 3051465
Total_tx_bytes: 5012943
enp130s0f0_rx_packets_phy: 435699
enp130s0f1_rx_packets_phy: 371208
enp4s0f0_rx_packets_phy: 470497
enp4s0f1_rx_packets_phy: 433739
Total_rx_packets_phy: 1711143
enp130s0f0_rx_bytes_phy: 3929125691
enp130s0f1_rx_bytes_phy: 3347549388
enp4s0f0_rx_bytes_phy: 4242750639
enp4s0f1_rx_bytes_phy: 3911465008
Total_rx_bytes_phy: 15430890726
enp130s0f0_tx_bytes_phy: 3789392
enp130s0f1_tx_bytes_phy: 3618580
enp4s0f0_tx_bytes_phy: 3056077
enp4s0f1_tx_bytes_phy: 6511465
Total_tx_bytes_phy: 16975514
enp130s0f0_tx_packets: 5919
enp130s0f1_tx_packets: 5721
enp4s0f0_tx_packets: 18078
enp4s0f1_tx_packets: 46234
Total_tx_packets: 75952
enp130s0f0_tx_packets_phy: 58654
enp130s0f1_tx_packets_phy: 56004
enp4s0f0_tx_packets_phy: 46056
enp4s0f1_tx_packets_phy: 97407
Total_tx_packets_phy: 258121
enp130s0f0_rx_bytes: 3906047535
enp130s0f1_rx_bytes: 3329586433
enp4s0f0_rx_bytes: 4217478106
enp4s0f1_rx_bytes: 3886614259
Total_rx_bytes: 15339726333
enp130s0f0_rx_packets: 435698
enp130s0f1_rx_packets: 371233
enp4s0f0_rx_packets: 470500
enp4s0f1_rx_packets: 433740
Total_rx_packets: 1711171


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.77        Core1: 74.01        
Core2: 51.06        Core3: 35.81        
Core4: 36.44        Core5: 72.69        
Core6: 36.59        Core7: 101.33        
Core8: 84.52        Core9: 79.07        
Core10: 70.12        Core11: 85.26        
Core12: 87.35        Core13: 88.22        
Core14: 136.27        Core15: 110.00        
Core16: 51.33        Core17: 65.97        
Core18: 128.74        Core19: 116.51        
Core20: 46.33        Core21: 107.87        
Core22: 134.08        Core23: 34.15        
Core24: 51.09        Core25: 111.87        
Core26: 124.25        Core27: 48.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.50
Socket1: 95.66
DDR read Latency(ns)
Socket0: 215.28
Socket1: 239.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.71        Core1: 73.77        
Core2: 54.43        Core3: 66.71        
Core4: 38.22        Core5: 70.86        
Core6: 45.36        Core7: 101.29        
Core8: 84.14        Core9: 77.08        
Core10: 72.20        Core11: 85.97        
Core12: 86.83        Core13: 53.53        
Core14: 136.62        Core15: 111.96        
Core16: 55.24        Core17: 57.90        
Core18: 130.49        Core19: 116.86        
Core20: 44.96        Core21: 107.73        
Core22: 135.27        Core23: 40.78        
Core24: 51.80        Core25: 108.96        
Core26: 125.24        Core27: 49.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.57
Socket1: 95.33
DDR read Latency(ns)
Socket0: 214.45
Socket1: 239.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 75.28        
Core2: 51.93        Core3: 62.84        
Core4: 39.79        Core5: 68.16        
Core6: 39.10        Core7: 102.47        
Core8: 83.69        Core9: 79.68        
Core10: 79.18        Core11: 85.80        
Core12: 85.97        Core13: 87.58        
Core14: 140.63        Core15: 108.89        
Core16: 61.95        Core17: 68.38        
Core18: 134.37        Core19: 113.53        
Core20: 46.08        Core21: 105.18        
Core22: 135.73        Core23: 39.72        
Core24: 53.62        Core25: 105.93        
Core26: 122.10        Core27: 47.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.86
Socket1: 94.10
DDR read Latency(ns)
Socket0: 213.38
Socket1: 233.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.93        Core1: 73.23        
Core2: 50.19        Core3: 61.39        
Core4: 37.61        Core5: 74.26        
Core6: 32.16        Core7: 101.09        
Core8: 84.73        Core9: 51.97        
Core10: 66.20        Core11: 84.51        
Core12: 88.16        Core13: 83.64        
Core14: 135.88        Core15: 111.18        
Core16: 68.26        Core17: 61.87        
Core18: 127.04        Core19: 113.05        
Core20: 43.90        Core21: 107.71        
Core22: 131.25        Core23: 38.24        
Core24: 51.00        Core25: 111.01        
Core26: 124.67        Core27: 48.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.95
Socket1: 95.26
DDR read Latency(ns)
Socket0: 216.40
Socket1: 238.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1571
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14434561206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14434580750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217304097; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217304097; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217406787; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217406787; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013202501; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5718617; Consumed Joules: 349.04; Watts: 58.05; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1505977; Consumed DRAM Joules: 23.04; DRAM Watts: 3.83
S1P0; QPIClocks: 14431518894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14431538394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215886123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215886123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215788570; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215788570; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013231727; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5976583; Consumed Joules: 364.78; Watts: 60.67; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1611471; Consumed DRAM Joules: 24.66; DRAM Watts: 4.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.25   0.48    0.98      18 M     30 M    0.41    0.51    0.02    0.03     1512      934       13     63
   1    1     0.08   0.12   0.70    1.23      57 M     67 M    0.14    0.18    0.07    0.08     3920      126     8047     60
   2    0     0.02   0.50   0.03    0.63     473 K   1091 K    0.57    0.14    0.00    0.01        0       23        7     63
   3    1     0.01   0.34   0.02    0.60     620 K   1003 K    0.38    0.17    0.01    0.01      168       23       16     60
   4    0     0.07   0.26   0.27    0.71      15 M     24 M    0.37    0.55    0.02    0.04      280      830        4     64
   5    1     0.09   0.12   0.75    1.23      60 M     69 M    0.13    0.19    0.07    0.07     3976      330     7331     59
   6    0     0.02   0.57   0.04    0.67     381 K   1373 K    0.72    0.15    0.00    0.01        0       28        9     63
   7    1     0.07   0.09   0.78    1.23      55 M     63 M    0.14    0.14    0.08    0.09     5264       26     5017     58
   8    0     0.06   0.08   0.69    1.20      55 M     64 M    0.15    0.19    0.09    0.11     6272     5079       47     63
   9    1     0.05   0.59   0.09    0.63    3078 K   3901 K    0.21    0.16    0.01    0.01       56       50        6     60
  10    0     0.07   0.62   0.11    0.63    2841 K   3649 K    0.22    0.27    0.00    0.01       56       17        5     62
  11    1     0.08   0.10   0.83    1.23      68 M     77 M    0.11    0.18    0.08    0.09     6104      144     6971     58
  12    0     0.06   0.08   0.72    1.20      54 M     63 M    0.15    0.19    0.09    0.11     6272     4693      181     62
  13    1     0.04   0.49   0.08    0.61    2981 K   3778 K    0.21    0.07    0.01    0.01      224      168      116     59
  14    0     0.03   0.04   0.62    1.15      43 M     50 M    0.14    0.13    0.16    0.18     3360       17     2542     63
  15    1     0.06   0.09   0.68    1.22      44 M     51 M    0.15    0.15    0.07    0.09     2240     2063        6     59
  16    0     0.01   0.84   0.02    0.80     333 K    567 K    0.41    0.41    0.00    0.00      112       31        6     64
  17    1     0.01   0.55   0.02    0.74     279 K    683 K    0.59    0.35    0.00    0.01       56       33        4     60
  18    0     0.10   0.13   0.82    1.20      47 M     56 M    0.17    0.16    0.04    0.05     3024       62     2455     62
  19    1     0.02   0.04   0.61    1.17      43 M     50 M    0.14    0.16    0.18    0.20     2072     2184        1     60
  20    0     0.10   0.69   0.14    0.62    3542 K   6241 K    0.43    0.35    0.00    0.01      504      121        7     63
  21    1     0.06   0.08   0.75    1.23      49 M     58 M    0.15    0.17    0.08    0.09     4760     4977        3     60
  22    0     0.02   0.04   0.70    1.20      48 M     56 M    0.14    0.13    0.19    0.23     4816       17     5192     63
  23    1     0.02   0.44   0.03    0.69     351 K   1191 K    0.71    0.25    0.00    0.01        0       15        3     61
  24    0     0.04   0.53   0.07    0.65    1265 K   2541 K    0.50    0.22    0.00    0.01      168       45        5     64
  25    1     0.02   0.04   0.69    1.22      47 M     55 M    0.14    0.16    0.19    0.23     4144     4406        0     60
  26    0     0.09   0.10   0.84    1.20      50 M     62 M    0.19    0.18    0.06    0.07     4536      171     5019     63
  27    1     0.02   0.42   0.04    0.75     388 K   1002 K    0.61    0.28    0.00    0.01      112       39        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.15   0.40    1.07     341 M    425 M    0.20    0.25    0.04    0.05    30912    12068    15492     56
 SKT    1     0.05   0.10   0.43    1.17     434 M    504 M    0.14    0.17    0.07    0.08    33096    14584    27525     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.12   0.42    1.12     776 M    930 M    0.17    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  117 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.09 %

 C1 core residency: 33.70 %; C3 core residency: 6.71 %; C6 core residency: 22.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       25 G     25 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   95 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.38    40.82     292.17      19.22         391.35
 SKT   1    38.94    37.14     307.14      20.65         306.15
---------------------------------------------------------------------------------------------------------------
       *    71.32    77.96     599.30      39.87         343.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 940
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5570.07 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8686.88 --|
|-- Mem Ch  2: Reads (MB/s):  7740.47 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7367.72 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7740.47 --||-- NODE 1 Mem Read (MB/s) :  5570.07 --|
|-- NODE 0 Mem Write(MB/s) :  7367.72 --||-- NODE 1 Mem Write(MB/s) :  8686.88 --|
|-- NODE 0 P. Write (T/s):     154864 --||-- NODE 1 P. Write (T/s):      98071 --|
|-- NODE 0 Memory (MB/s):    15108.19 --||-- NODE 1 Memory (MB/s):    14256.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13310.54                --|
            |--                System Write Throughput(MB/s):      16054.60                --|
            |--               System Memory Throughput(MB/s):      29365.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a76
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     184 K       502 K    17 M   146 M    115 M     0     103 K
 1     515 K       227 K    12 M   159 M    157 M     0     640 K
-----------------------------------------------------------------------
 *     700 K       729 K    30 M   305 M    272 M     0     744 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 110.78        Core1: 151.97        
Core2: 63.99        Core3: 85.45        
Core4: 115.00        Core5: 154.17        
Core6: 57.58        Core7: 154.26        
Core8: 105.43        Core9: 26.92        
Core10: 56.78        Core11: 158.92        
Core12: 115.67        Core13: 38.01        
Core14: 86.91        Core15: 26.98        
Core16: 95.54        Core17: 35.45        
Core18: 74.56        Core19: 25.01        
Core20: 71.02        Core21: 41.80        
Core22: 73.53        Core23: 67.51        
Core24: 55.65        Core25: 27.05        
Core26: 74.42        Core27: 63.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.31
Socket1: 81.39
DDR read Latency(ns)
Socket0: 236.32
Socket1: 191.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 109.92        Core1: 140.35        
Core2: 64.36        Core3: 79.48        
Core4: 113.96        Core5: 149.96        
Core6: 34.14        Core7: 149.54        
Core8: 112.06        Core9: 26.37        
Core10: 63.64        Core11: 153.83        
Core12: 115.93        Core13: 40.85        
Core14: 83.19        Core15: 23.58        
Core16: 90.08        Core17: 36.47        
Core18: 70.62        Core19: 24.15        
Core20: 71.30        Core21: 28.59        
Core22: 71.48        Core23: 62.85        
Core24: 57.01        Core25: 26.77        
Core26: 71.68        Core27: 60.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.73
Socket1: 73.79
DDR read Latency(ns)
Socket0: 242.20
Socket1: 208.43
irq_total: 183515.772220067
cpu_total: 37.87
cpu_0: 60.23
cpu_1: 71.51
cpu_2: 11.35
cpu_3: 7.37
cpu_4: 54.12
cpu_5: 58.70
cpu_6: 2.86
cpu_7: 68.53
cpu_8: 60.23
cpu_9: 20.19
cpu_10: 1.13
cpu_11: 61.35
cpu_12: 70.19
cpu_13: 21.12
cpu_14: 99.87
cpu_15: 29.15
cpu_16: 11.69
cpu_17: 3.59
cpu_18: 69.46
cpu_19: 29.08
cpu_20: 9.83
cpu_21: 59.30
cpu_22: 56.24
cpu_23: 8.37
cpu_24: 2.39
cpu_25: 27.76
cpu_26: 56.37
cpu_27: 28.35
enp130s0f0_tx_bytes: 3139313
enp130s0f1_tx_bytes: 3110852
enp4s0f0_tx_bytes: 420549
enp4s0f1_tx_bytes: 418779
Total_tx_bytes: 7089493
enp130s0f0_tx_packets_phy: 98395
enp130s0f1_tx_packets_phy: 100894
enp4s0f0_tx_packets_phy: 37988
enp4s0f1_tx_packets_phy: 54715
Total_tx_packets_phy: 291992
enp130s0f0_rx_bytes_phy: 4966881982
enp130s0f1_rx_bytes_phy: 4601865187
enp4s0f0_rx_bytes_phy: 3850646183
enp4s0f1_rx_bytes_phy: 3415715270
Total_rx_bytes_phy: 16835108622
enp130s0f0_tx_packets: 47565
enp130s0f1_tx_packets: 47134
enp4s0f0_tx_packets: 6371
enp4s0f1_tx_packets: 6345
Total_tx_packets: 107415
enp130s0f0_rx_packets: 550769
enp130s0f1_rx_packets: 511056
enp4s0f0_rx_packets: 426996
enp4s0f1_rx_packets: 378768
Total_rx_packets: 1867589
enp130s0f0_tx_bytes_phy: 6582720
enp130s0f1_tx_bytes_phy: 6740062
enp4s0f0_tx_bytes_phy: 2469502
enp4s0f1_tx_bytes_phy: 3539863
Total_tx_bytes_phy: 19332147
enp130s0f0_rx_bytes: 4934092995
enp130s0f1_rx_bytes: 4571651636
enp4s0f0_rx_bytes: 3828275156
enp4s0f1_rx_bytes: 3396981581
Total_rx_bytes: 16731001368
enp130s0f0_rx_packets_phy: 550782
enp130s0f1_rx_packets_phy: 511070
enp4s0f0_rx_packets_phy: 426997
enp4s0f1_rx_packets_phy: 378766
Total_rx_packets_phy: 1867615


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 110.55        Core1: 134.45        
Core2: 65.42        Core3: 79.04        
Core4: 113.73        Core5: 156.19        
Core6: 68.53        Core7: 154.65        
Core8: 109.24        Core9: 27.10        
Core10: 61.50        Core11: 159.79        
Core12: 117.30        Core13: 45.08        
Core14: 87.88        Core15: 29.31        
Core16: 93.00        Core17: 32.86        
Core18: 71.93        Core19: 28.71        
Core20: 72.15        Core21: 23.96        
Core22: 76.66        Core23: 42.87        
Core24: 59.39        Core25: 26.13        
Core26: 77.07        Core27: 62.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.17
Socket1: 76.95
DDR read Latency(ns)
Socket0: 240.11
Socket1: 198.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 108.82        Core1: 148.62        
Core2: 64.68        Core3: 80.89        
Core4: 110.76        Core5: 151.17        
Core6: 83.78        Core7: 152.35        
Core8: 107.68        Core9: 27.05        
Core10: 54.15        Core11: 156.59        
Core12: 114.55        Core13: 43.53        
Core14: 87.18        Core15: 27.92        
Core16: 57.20        Core17: 35.18        
Core18: 74.96        Core19: 25.13        
Core20: 63.59        Core21: 41.78        
Core22: 74.23        Core23: 68.32        
Core24: 55.72        Core25: 26.91        
Core26: 74.53        Core27: 63.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 92.63
Socket1: 80.63
DDR read Latency(ns)
Socket0: 238.44
Socket1: 193.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 109.27        Core1: 147.32        
Core2: 63.79        Core3: 84.01        
Core4: 112.18        Core5: 154.98        
Core6: 90.84        Core7: 153.77        
Core8: 107.80        Core9: 27.10        
Core10: 64.06        Core11: 158.24        
Core12: 113.81        Core13: 43.71        
Core14: 88.25        Core15: 27.10        
Core16: 97.21        Core17: 33.17        
Core18: 72.56        Core19: 24.60        
Core20: 70.17        Core21: 38.84        
Core22: 76.10        Core23: 71.60        
Core24: 57.88        Core25: 26.50        
Core26: 76.19        Core27: 62.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.26
Socket1: 79.52
DDR read Latency(ns)
Socket0: 235.10
Socket1: 196.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 106.55        Core1: 143.50        
Core2: 47.56        Core3: 77.29        
Core4: 109.70        Core5: 147.81        
Core6: 59.50        Core7: 151.49        
Core8: 106.86        Core9: 27.25        
Core10: 60.99        Core11: 154.91        
Core12: 114.91        Core13: 42.85        
Core14: 84.82        Core15: 26.94        
Core16: 94.73        Core17: 36.95        
Core18: 73.08        Core19: 24.36        
Core20: 70.54        Core21: 35.66        
Core22: 72.47        Core23: 62.92        
Core24: 50.52        Core25: 26.47        
Core26: 72.68        Core27: 59.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.19
Socket1: 77.14
DDR read Latency(ns)
Socket0: 237.75
Socket1: 201.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3276
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14436258486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14436268954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7218139162; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7218139162; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7218236384; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7218236384; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015175865; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5904357; Consumed Joules: 360.37; Watts: 59.92; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1515599; Consumed DRAM Joules: 23.19; DRAM Watts: 3.86
S1P0; QPIClocks: 14436336294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14436344734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218236440; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218236440; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218183820; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218183820; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015267598; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5853087; Consumed Joules: 357.24; Watts: 59.40; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1618658; Consumed DRAM Joules: 24.77; DRAM Watts: 4.12
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e01
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.09   0.70    1.22      44 M     52 M    0.15    0.16    0.07    0.08     2296     2517        8     63
   1    1     0.09   0.11   0.87    1.20      46 M     55 M    0.17    0.21    0.05    0.06     2688       55     2723     60
   2    0     0.04   0.60   0.07    0.60    1705 K   3117 K    0.45    0.12    0.00    0.01      224       83       72     63
   3    1     0.03   0.38   0.08    0.67    1689 K   2470 K    0.32    0.16    0.01    0.01      168       29       16     60
   4    0     0.03   0.04   0.61    1.16      44 M     51 M    0.14    0.16    0.17    0.19     1904     2469        5     63
   5    1     0.04   0.06   0.69    1.18      43 M     51 M    0.16    0.14    0.11    0.13     2408       59     2859     60
   6    0     0.03   1.45   0.02    0.72     435 K    605 K    0.28    0.33    0.00    0.00       56       33       13     63
   7    1     0.05   0.06   0.82    1.20      48 M     57 M    0.15    0.15    0.11    0.12     4592      236     4300     59
   8    0     0.03   0.04   0.71    1.22      47 M     55 M    0.15    0.17    0.15    0.18     4312     3685        5     62
   9    1     0.13   0.82   0.16    0.62    1559 K   6274 K    0.75    0.55    0.00    0.00      112       61        6     59
  10    0     0.01   0.36   0.01    0.60     230 K    532 K    0.57    0.15    0.00    0.01        0       18        3     62
  11    1     0.02   0.03   0.73    1.20      45 M     53 M    0.15    0.12    0.18    0.21     4984       16     4658     59
  12    0     0.06   0.07   0.82    1.23      49 M     57 M    0.15    0.16    0.08    0.09     3696     4102       27     62
  13    1     0.15   0.62   0.24    0.68    4124 K   9954 K    0.59    0.45    0.00    0.01      224       64       19     59
  14    0     0.11   0.10   1.11    1.24      95 M    108 M    0.11    0.16    0.09    0.10     7672      202    10473     62
  15    1     0.14   0.40   0.35    0.82    7130 K     19 M    0.64    0.77    0.01    0.01      728      221        1     59
  16    0     0.05   0.56   0.10    0.68    3385 K   4293 K    0.21    0.18    0.01    0.01       56      160        9     63
  17    1     0.03   0.56   0.05    0.61     514 K   1290 K    0.60    0.20    0.00    0.00      168       76        9     60
  18    0     0.08   0.12   0.70    1.23      54 M     61 M    0.12    0.20    0.07    0.07     3640      105     7238     63
  19    1     0.06   0.36   0.18    0.61      10 M     19 M    0.43    0.61    0.02    0.03      672      493        0     61
  20    0     0.06   0.80   0.08    0.68    1654 K   2852 K    0.42    0.20    0.00    0.00      448       70       12     63
  21    1     0.23   0.30   0.76    1.20      39 M     60 M    0.36    0.56    0.02    0.03    13664     2010        2     60
  22    0     0.05   0.08   0.65    1.21      55 M     62 M    0.11    0.21    0.11    0.12     4088        5     7162     63
  23    1     0.07   0.50   0.14    0.65    1784 K   3158 K    0.44    0.21    0.00    0.00        0       30       21     62
  24    0     0.01   0.40   0.04    0.70     419 K   1007 K    0.58    0.29    0.00    0.01       56       21        6     64
  25    1     0.06   0.32   0.18    0.61      11 M     19 M    0.41    0.60    0.02    0.03      504      556        0     61
  26    0     0.05   0.08   0.66    1.22      55 M     62 M    0.11    0.21    0.11    0.12     3136       38     7787     62
  27    1     0.11   0.51   0.22    0.64    5927 K   7149 K    0.17    0.39    0.01    0.01      112      587       12     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.11   0.45    1.17     455 M    525 M    0.13    0.18    0.07    0.08    31584    13508    32820     56
 SKT    1     0.09   0.22   0.39    0.97     268 M    368 M    0.27    0.42    0.02    0.03    31024     4493    14626     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.42    1.07     723 M    893 M    0.19    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:  118 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.31 %

 C1 core residency: 40.89 %; C3 core residency: 2.91 %; C6 core residency: 16.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       27 G     27 G   |   28%    28%   
 SKT    1       23 G     23 G   |   24%    24%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  101 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.89    37.05     301.09      19.39         268.24
 SKT   1    25.42    44.95     300.20      20.65         458.29
---------------------------------------------------------------------------------------------------------------
       *    64.31    81.99     601.28      40.04         337.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: feb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7754.97 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7471.28 --|
|-- Mem Ch  2: Reads (MB/s):  6193.23 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8450.47 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6193.23 --||-- NODE 1 Mem Read (MB/s) :  7754.97 --|
|-- NODE 0 Mem Write(MB/s) :  8450.47 --||-- NODE 1 Mem Write(MB/s) :  7471.28 --|
|-- NODE 0 P. Write (T/s):     114439 --||-- NODE 1 P. Write (T/s):     157989 --|
|-- NODE 0 Memory (MB/s):    14643.71 --||-- NODE 1 Memory (MB/s):    15226.25 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13948.20                --|
            |--                System Write Throughput(MB/s):      15921.75                --|
            |--               System Memory Throughput(MB/s):      29869.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 112e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     484 K       543 K    15 M   131 M    133 M     0     517 K
 1     184 K       489 K    16 M   164 M    116 M     0     101 K
-----------------------------------------------------------------------
 *     669 K      1032 K    32 M   295 M    250 M     0     619 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.14        Core1: 86.18        
Core2: 27.61        Core3: 58.43        
Core4: 33.02        Core5: 70.77        
Core6: 25.82        Core7: 85.85        
Core8: 22.85        Core9: 31.88        
Core10: 44.42        Core11: 76.92        
Core12: 32.16        Core13: 61.30        
Core14: 125.17        Core15: 112.26        
Core16: 30.46        Core17: 72.70        
Core18: 124.44        Core19: 110.51        
Core20: 32.80        Core21: 110.23        
Core22: 128.00        Core23: 42.20        
Core24: 37.31        Core25: 110.45        
Core26: 117.04        Core27: 43.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.53
Socket1: 91.77
DDR read Latency(ns)
Socket0: 210.55
Socket1: 243.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.47        Core1: 85.44        
Core2: 27.78        Core3: 69.57        
Core4: 32.70        Core5: 69.31        
Core6: 25.71        Core7: 84.94        
Core8: 25.19        Core9: 63.55        
Core10: 48.29        Core11: 75.96        
Core12: 26.40        Core13: 27.65        
Core14: 128.94        Core15: 112.10        
Core16: 30.70        Core17: 76.30        
Core18: 128.73        Core19: 110.19        
Core20: 31.07        Core21: 113.97        
Core22: 133.69        Core23: 41.50        
Core24: 37.28        Core25: 113.23        
Core26: 123.07        Core27: 43.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.25
Socket1: 91.95
DDR read Latency(ns)
Socket0: 208.40
Socket1: 248.05
irq_total: 147685.228294909
cpu_total: 35.65
cpu_0: 38.87
cpu_1: 72.03
cpu_2: 12.43
cpu_3: 10.70
cpu_4: 26.98
cpu_5: 69.17
cpu_6: 17.94
cpu_7: 68.57
cpu_8: 36.94
cpu_9: 3.26
cpu_10: 0.93
cpu_11: 77.87
cpu_12: 40.93
cpu_13: 1.59
cpu_14: 51.69
cpu_15: 61.40
cpu_16: 9.10
cpu_17: 10.50
cpu_18: 51.10
cpu_19: 59.73
cpu_20: 2.46
cpu_21: 75.22
cpu_22: 57.08
cpu_23: 1.79
cpu_24: 3.19
cpu_25: 66.25
cpu_26: 67.77
cpu_27: 2.66
enp130s0f0_tx_packets: 6743
enp130s0f1_tx_packets: 5955
enp4s0f0_tx_packets: 42119
enp4s0f1_tx_packets: 40647
Total_tx_packets: 95464
enp130s0f0_tx_packets_phy: 59953
enp130s0f1_tx_packets_phy: 56518
enp4s0f0_tx_packets_phy: 69102
enp4s0f1_tx_packets_phy: 93118
Total_tx_packets_phy: 278691
enp130s0f0_tx_bytes_phy: 3877486
enp130s0f1_tx_bytes_phy: 3652917
enp4s0f0_tx_bytes_phy: 4675274
enp4s0f1_tx_bytes_phy: 6203441
Total_tx_bytes_phy: 18409118
enp130s0f0_rx_packets: 438547
enp130s0f1_rx_packets: 380314
enp4s0f0_rx_packets: 498476
enp4s0f1_rx_packets: 441901
Total_rx_packets: 1759238
enp130s0f0_rx_bytes_phy: 3954784127
enp130s0f1_rx_bytes_phy: 3429621867
enp4s0f0_rx_bytes_phy: 4495068272
enp4s0f1_rx_bytes_phy: 3985010147
Total_rx_bytes_phy: 15864484413
enp130s0f0_tx_bytes: 445098
enp130s0f1_tx_bytes: 393031
enp4s0f0_tx_bytes: 2779861
enp4s0f1_tx_bytes: 2682761
Total_tx_bytes: 6300751
enp130s0f0_rx_packets_phy: 438545
enp130s0f1_rx_packets_phy: 380308
enp4s0f0_rx_packets_phy: 498483
enp4s0f1_rx_packets_phy: 441896
Total_rx_packets_phy: 1759232
enp130s0f0_rx_bytes: 3931585255
enp130s0f1_rx_bytes: 3410844024
enp4s0f0_rx_bytes: 4466616190
enp4s0f1_rx_bytes: 3960476977
Total_rx_bytes: 15769522446


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.22        Core1: 84.48        
Core2: 27.58        Core3: 71.93        
Core4: 32.28        Core5: 71.40        
Core6: 25.43        Core7: 86.62        
Core8: 25.69        Core9: 55.09        
Core10: 54.80        Core11: 77.41        
Core12: 32.09        Core13: 68.21        
Core14: 132.89        Core15: 113.62        
Core16: 31.89        Core17: 75.41        
Core18: 132.14        Core19: 109.39        
Core20: 35.92        Core21: 114.18        
Core22: 136.25        Core23: 41.07        
Core24: 36.96        Core25: 112.44        
Core26: 124.50        Core27: 29.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.12
Socket1: 92.49
DDR read Latency(ns)
Socket0: 205.44
Socket1: 247.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 86.09        
Core2: 27.78        Core3: 70.75        
Core4: 33.54        Core5: 69.66        
Core6: 25.58        Core7: 85.17        
Core8: 27.27        Core9: 66.63        
Core10: 62.17        Core11: 75.96        
Core12: 31.41        Core13: 75.93        
Core14: 127.77        Core15: 116.01        
Core16: 31.19        Core17: 77.65        
Core18: 129.13        Core19: 112.81        
Core20: 35.19        Core21: 113.59        
Core22: 132.97        Core23: 38.25        
Core24: 36.76        Core25: 112.77        
Core26: 123.78        Core27: 41.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.93
Socket1: 92.83
DDR read Latency(ns)
Socket0: 209.44
Socket1: 250.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.73        Core1: 86.81        
Core2: 28.41        Core3: 47.97        
Core4: 38.20        Core5: 72.76        
Core6: 25.97        Core7: 86.15        
Core8: 31.32        Core9: 57.60        
Core10: 56.90        Core11: 77.56        
Core12: 30.06        Core13: 65.26        
Core14: 124.72        Core15: 110.91        
Core16: 30.59        Core17: 75.34        
Core18: 125.65        Core19: 108.98        
Core20: 31.06        Core21: 111.87        
Core22: 127.96        Core23: 39.24        
Core24: 37.15        Core25: 111.16        
Core26: 119.43        Core27: 40.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.40
Socket1: 92.45
DDR read Latency(ns)
Socket0: 210.63
Socket1: 246.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.33        Core1: 85.62        
Core2: 28.85        Core3: 71.61        
Core4: 36.68        Core5: 73.55        
Core6: 26.22        Core7: 86.57        
Core8: 33.87        Core9: 66.54        
Core10: 55.14        Core11: 78.54        
Core12: 32.15        Core13: 61.11        
Core14: 130.01        Core15: 111.24        
Core16: 32.82        Core17: 74.26        
Core18: 133.41        Core19: 110.54        
Core20: 33.57        Core21: 113.85        
Core22: 136.29        Core23: 28.51        
Core24: 40.51        Core25: 113.44        
Core26: 126.93        Core27: 43.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.80
Socket1: 93.26
DDR read Latency(ns)
Socket0: 206.79
Socket1: 248.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5024
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425314330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425321978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212676340; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212676340; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212765582; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212765582; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010680477; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5548704; Consumed Joules: 338.67; Watts: 56.35; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1516779; Consumed DRAM Joules: 23.21; DRAM Watts: 3.86
S1P0; QPIClocks: 14425469942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425477742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212817663; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212817663; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212749996; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212749996; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010760833; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6091374; Consumed Joules: 371.79; Watts: 61.86; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1615646; Consumed DRAM Joules: 24.72; DRAM Watts: 4.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14ef
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.36   0.36    0.83      13 M     23 M    0.40    0.58    0.01    0.02      840      639        7     64
   1    1     0.06   0.08   0.79    1.23      66 M     76 M    0.13    0.14    0.11    0.12     5768      113     6896     59
   2    0     0.08   0.72   0.11    0.61    1020 K   3815 K    0.73    0.45    0.00    0.00       56       20        5     63
   3    1     0.05   0.66   0.08    0.61    1926 K   3219 K    0.40    0.12    0.00    0.01      280       63       13     59
   4    0     0.08   0.43   0.19    0.63    9873 K     16 M    0.42    0.63    0.01    0.02     1288      504        4     64
   5    1     0.06   0.08   0.79    1.23      79 M     91 M    0.13    0.18    0.13    0.15     5208      283    12529     59
   6    0     0.13   0.75   0.17    0.63    1452 K   6486 K    0.78    0.52    0.00    0.01      336       45       24     64
   7    1     0.03   0.04   0.77    1.23      71 M     81 M    0.12    0.14    0.23    0.27     5824        7     7959     58
   8    0     0.11   0.36   0.31    0.77      16 M     26 M    0.38    0.50    0.01    0.02     2296      929        1     63
   9    1     0.03   0.67   0.04    0.76     486 K    954 K    0.49    0.31    0.00    0.00      224       33        7     60
  10    0     0.00   0.37   0.00    0.60     156 K    242 K    0.35    0.21    0.01    0.01        0        8        3     63
  11    1     0.05   0.06   0.86    1.23      85 M     96 M    0.11    0.18    0.17    0.20     3136        3     9951     58
  12    0     0.15   0.34   0.43    0.92      14 M     27 M    0.45    0.54    0.01    0.02     1120      678      181     63
  13    1     0.00   0.34   0.00    0.60     163 K    233 K    0.30    0.20    0.01    0.02        0       24        3     59
  14    0     0.03   0.05   0.55    1.08      45 M     52 M    0.14    0.13    0.15    0.17     4088        6     2678     63
  15    1     0.06   0.08   0.72    1.22      46 M     54 M    0.13    0.15    0.08    0.09     2072     2498        2     58
  16    0     0.07   0.74   0.10    0.64    1032 K   3832 K    0.73    0.42    0.00    0.01      168       31        7     63
  17    1     0.05   0.59   0.09    0.68    3180 K   4033 K    0.21    0.20    0.01    0.01      112       80       60     60
  18    0     0.03   0.05   0.55    1.07      44 M     51 M    0.13    0.13    0.17    0.20     4480        4     3001     63
  19    1     0.06   0.09   0.69    1.21      45 M     53 M    0.15    0.16    0.07    0.09     2520     2738        1     60
  20    0     0.02   0.53   0.04    0.62     409 K   1598 K    0.74    0.14    0.00    0.01      168       28        9     63
  21    1     0.10   0.11   0.88    1.23      51 M     61 M    0.15    0.17    0.05    0.06     3416     4285        4     59
  22    0     0.03   0.04   0.67    1.17      47 M     55 M    0.14    0.13    0.17    0.20     7168        5     4687     63
  23    1     0.02   0.50   0.03    0.70     403 K   1151 K    0.65    0.27    0.00    0.01        0       17        4     60
  24    0     0.02   0.45   0.05    0.69     412 K   1390 K    0.70    0.14    0.00    0.01        0       17        8     64
  25    1     0.06   0.08   0.78    1.23      49 M     57 M    0.15    0.17    0.08    0.09     3136     4514        1     59
  26    0     0.08   0.10   0.78    1.20      52 M     61 M    0.15    0.15    0.07    0.08     8456       84     5042     63
  27    1     0.01   0.34   0.03    0.61     375 K   1059 K    0.65    0.08    0.00    0.01      280       39        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.22   0.31    0.94     249 M    332 M    0.25    0.33    0.03    0.03    30464     2998    15657     56
 SKT    1     0.05   0.10   0.47    1.18     503 M    582 M    0.14    0.16    0.08    0.09    31976    14697    37432     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.15   0.39    1.07     753 M    915 M    0.18    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  109 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.31 %

 C1 core residency: 37.54 %; C3 core residency: 7.41 %; C6 core residency: 18.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  100 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.64    42.58     280.78      19.39         419.70
 SKT   1    39.15    37.70     315.08      20.76         293.42
---------------------------------------------------------------------------------------------------------------
       *    69.79    80.28     595.87      40.15         334.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16ca
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7560.22 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7790.67 --|
|-- Mem Ch  2: Reads (MB/s):  6488.16 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8531.06 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6488.16 --||-- NODE 1 Mem Read (MB/s) :  7560.22 --|
|-- NODE 0 Mem Write(MB/s) :  8531.06 --||-- NODE 1 Mem Write(MB/s) :  7790.67 --|
|-- NODE 0 P. Write (T/s):     120217 --||-- NODE 1 P. Write (T/s):     150598 --|
|-- NODE 0 Memory (MB/s):    15019.22 --||-- NODE 1 Memory (MB/s):    15350.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14048.38                --|
            |--                System Write Throughput(MB/s):      16321.74                --|
            |--               System Memory Throughput(MB/s):      30370.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17f9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     561 K       563 K    16 M   163 M    127 M     0     696 K
 1     480 K       484 K    19 M   168 M    145 M     0     428 K
-----------------------------------------------------------------------
 *    1042 K      1048 K    35 M   332 M    272 M     0    1124 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.80        Core1: 102.86        
Core2: 35.93        Core3: 35.75        
Core4: 41.85        Core5: 86.97        
Core6: 34.69        Core7: 72.25        
Core8: 32.11        Core9: 23.69        
Core10: 51.00        Core11: 82.50        
Core12: 64.41        Core13: 48.80        
Core14: 121.75        Core15: 36.91        
Core16: 72.28        Core17: 64.91        
Core18: 136.46        Core19: 35.96        
Core20: 82.06        Core21: 67.18        
Core22: 107.79        Core23: 53.19        
Core24: 95.63        Core25: 26.36        
Core26: 132.18        Core27: 35.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 84.47
Socket1: 63.72
DDR read Latency(ns)
Socket0: 172.73
Socket1: 197.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.80        Core1: 104.93        
Core2: 35.54        Core3: 31.17        
Core4: 50.01        Core5: 82.11        
Core6: 26.90        Core7: 110.15        
Core8: 36.05        Core9: 53.64        
Core10: 45.81        Core11: 81.09        
Core12: 74.79        Core13: 48.35        
Core14: 81.23        Core15: 27.45        
Core16: 51.81        Core17: 67.73        
Core18: 98.56        Core19: 26.18        
Core20: 65.65        Core21: 32.43        
Core22: 80.89        Core23: 54.24        
Core24: 40.44        Core25: 24.13        
Core26: 81.36        Core27: 35.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 69.82
Socket1: 59.06
DDR read Latency(ns)
Socket0: 208.17
Socket1: 200.09
irq_total: 187308.555628763
cpu_total: 36.20
cpu_0: 34.97
cpu_1: 65.03
cpu_2: 4.12
cpu_3: 18.35
cpu_4: 53.06
cpu_5: 52.59
cpu_6: 11.77
cpu_7: 80.32
cpu_8: 32.98
cpu_9: 2.19
cpu_10: 1.66
cpu_11: 86.24
cpu_12: 40.76
cpu_13: 1.13
cpu_14: 63.76
cpu_15: 44.95
cpu_16: 1.13
cpu_17: 1.13
cpu_18: 53.19
cpu_19: 52.39
cpu_20: 23.87
cpu_21: 55.52
cpu_22: 79.65
cpu_23: 16.56
cpu_24: 10.17
cpu_25: 53.86
cpu_26: 67.62
cpu_27: 4.52
enp130s0f0_rx_bytes: 4550962491
enp130s0f1_rx_bytes: 4204379815
enp4s0f0_rx_bytes: 4783321127
enp4s0f1_rx_bytes: 4355584916
Total_rx_bytes: 17894248349
enp130s0f0_tx_packets_phy: 73069
enp130s0f1_tx_packets_phy: 90290
enp4s0f0_tx_packets_phy: 64755
enp4s0f1_tx_packets_phy: 88001
Total_tx_packets_phy: 316115
enp130s0f0_rx_packets: 507799
enp130s0f1_rx_packets: 467817
enp4s0f0_rx_packets: 533820
enp4s0f1_rx_packets: 485082
Total_rx_packets: 1994518
enp130s0f0_tx_packets: 17896
enp130s0f1_tx_packets: 36444
enp4s0f0_tx_packets: 41399
enp4s0f1_tx_packets: 33168
Total_tx_packets: 128907
enp130s0f0_tx_bytes: 1181139
enp130s0f1_tx_bytes: 2405367
enp4s0f0_tx_bytes: 2732385
enp4s0f1_tx_bytes: 2189109
Total_tx_bytes: 8508000
enp130s0f0_rx_bytes_phy: 4578993859
enp130s0f1_rx_bytes_phy: 4218732341
enp4s0f0_rx_bytes_phy: 4814110072
enp4s0f1_rx_bytes_phy: 4374458697
Total_rx_bytes_phy: 17986294969
enp130s0f0_rx_packets_phy: 507762
enp130s0f1_rx_packets_phy: 467812
enp4s0f0_rx_packets_phy: 533835
enp4s0f1_rx_packets_phy: 485081
Total_rx_packets_phy: 1994490
enp130s0f0_tx_bytes_phy: 4783791
enp130s0f1_tx_bytes_phy: 5997231
enp4s0f0_tx_bytes_phy: 4392751
enp4s0f1_tx_bytes_phy: 5831128
Total_tx_bytes_phy: 21004901


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.54        Core1: 110.01        
Core2: 34.02        Core3: 31.66        
Core4: 51.21        Core5: 84.02        
Core6: 27.62        Core7: 112.88        
Core8: 36.30        Core9: 58.24        
Core10: 49.00        Core11: 79.75        
Core12: 75.79        Core13: 52.30        
Core14: 75.47        Core15: 26.61        
Core16: 55.77        Core17: 47.54        
Core18: 93.16        Core19: 25.51        
Core20: 58.93        Core21: 30.80        
Core22: 75.63        Core23: 54.84        
Core24: 29.14        Core25: 24.34        
Core26: 75.73        Core27: 34.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.41
Socket1: 59.09
DDR read Latency(ns)
Socket0: 213.84
Socket1: 198.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.41        Core1: 110.68        
Core2: 34.67        Core3: 31.72        
Core4: 51.41        Core5: 84.09        
Core6: 32.38        Core7: 113.43        
Core8: 36.71        Core9: 22.88        
Core10: 48.28        Core11: 80.53        
Core12: 76.52        Core13: 48.44        
Core14: 74.65        Core15: 27.03        
Core16: 46.03        Core17: 52.48        
Core18: 93.19        Core19: 26.02        
Core20: 61.27        Core21: 32.55        
Core22: 75.16        Core23: 55.63        
Core24: 37.05        Core25: 24.99        
Core26: 75.77        Core27: 28.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.56
Socket1: 59.80
DDR read Latency(ns)
Socket0: 216.58
Socket1: 199.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.57        Core1: 110.54        
Core2: 34.67        Core3: 31.68        
Core4: 51.52        Core5: 83.45        
Core6: 32.54        Core7: 113.36        
Core8: 37.28        Core9: 55.98        
Core10: 49.37        Core11: 80.26        
Core12: 75.92        Core13: 46.42        
Core14: 75.09        Core15: 27.19        
Core16: 61.31        Core17: 54.09        
Core18: 93.29        Core19: 26.01        
Core20: 64.66        Core21: 32.39        
Core22: 74.87        Core23: 55.85        
Core24: 34.79        Core25: 24.79        
Core26: 76.88        Core27: 35.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.81
Socket1: 59.85
DDR read Latency(ns)
Socket0: 215.08
Socket1: 199.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.06        Core1: 100.25        
Core2: 27.89        Core3: 32.01        
Core4: 50.68        Core5: 79.73        
Core6: 31.33        Core7: 107.01        
Core8: 36.46        Core9: 64.27        
Core10: 44.46        Core11: 77.50        
Core12: 73.62        Core13: 49.92        
Core14: 81.39        Core15: 30.24        
Core16: 47.38        Core17: 48.33        
Core18: 99.88        Core19: 29.02        
Core20: 65.82        Core21: 43.89        
Core22: 76.86        Core23: 53.10        
Core24: 37.35        Core25: 24.93        
Core26: 88.29        Core27: 34.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.32
Socket1: 60.19
DDR read Latency(ns)
Socket0: 209.36
Socket1: 204.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6745
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420996670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421007822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210510440; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210510440; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210603783; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210603783; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008819984; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5803289; Consumed Joules: 354.20; Watts: 58.96; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1550953; Consumed DRAM Joules: 23.73; DRAM Watts: 3.95
S1P0; QPIClocks: 14420997470; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421002510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210592414; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210592414; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210509293; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210509293; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008825847; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5640086; Consumed Joules: 344.24; Watts: 57.30; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1658613; Consumed DRAM Joules: 25.38; DRAM Watts: 4.22
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b8e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.20   0.29    0.75      24 M     35 M    0.29    0.32    0.04    0.06      112       70       11     64
   1    1     0.04   0.06   0.77    1.20      62 M     73 M    0.15    0.14    0.15    0.17     8512       24     7355     60
   2    0     0.02   0.36   0.07    0.71     545 K   2075 K    0.74    0.10    0.00    0.01        0       26        7     63
   3    1     0.14   0.72   0.19    0.64    2841 K   6861 K    0.59    0.49    0.00    0.01      168       74       19     60
   4    0     0.09   0.12   0.71    1.20      47 M     63 M    0.25    0.28    0.05    0.07     2184     1852       18     63
   5    1     0.11   0.21   0.53    1.04      45 M     53 M    0.14    0.22    0.04    0.05     4424      475     6252     59
   6    0     0.07   0.73   0.09    0.66    1167 K   3668 K    0.68    0.42    0.00    0.01      112       84        4     63
   7    1     0.04   0.05   0.90    1.20      72 M     84 M    0.14    0.14    0.17    0.19     8232        7     8184     59
   8    0     0.07   0.25   0.27    0.71      16 M     25 M    0.35    0.50    0.03    0.04      896      761        1     63
   9    1     0.01   1.08   0.01    0.61     278 K    392 K    0.29    0.18    0.00    0.00      280       11        8     59
  10    0     0.00   0.18   0.02    0.60     218 K    666 K    0.67    0.11    0.01    0.02        0       13        2     62
  11    1     0.28   0.34   0.82    1.20      51 M     67 M    0.24    0.21    0.02    0.02     5208      109     7320     58
  12    0     0.06   0.08   0.81    1.20      71 M     83 M    0.15    0.19    0.11    0.13     6216     6621      156     62
  13    1     0.01   0.48   0.02    0.60     328 K    677 K    0.52    0.11    0.00    0.01      112       16        5     59
  14    0     0.09   0.11   0.81    1.20      71 M     83 M    0.13    0.17    0.08    0.10     6328       48    11885     62
  15    1     0.07   0.24   0.28    0.73      24 M     40 M    0.39    0.41    0.04    0.06      168       10        1     59
  16    0     0.04   1.14   0.03    0.89     594 K   1002 K    0.41    0.45    0.00    0.00        0       45       11     63
  17    1     0.00   1.00   0.00    0.66     164 K    229 K    0.28    0.21    0.00    0.00       56       11        3     61
  18    0     0.03   0.04   0.70    1.20      58 M     66 M    0.12    0.15    0.23    0.26     5488        4     6546     63
  19    1     0.11   0.28   0.41    0.89      26 M     44 M    0.42    0.41    0.02    0.04       56       57        2     61
  20    0     0.11   0.69   0.15    0.66    5695 K   6621 K    0.14    0.23    0.01    0.01      112      139        6     63
  21    1     0.05   0.15   0.31    0.78      31 M     41 M    0.25    0.42    0.07    0.09     2240     2362        2     61
  22    0     0.22   0.21   1.04    1.20      75 M     90 M    0.17    0.18    0.03    0.04     4424       63     8362     63
  23    1     0.08   0.58   0.14    0.60    3645 K   4693 K    0.22    0.33    0.00    0.01        0       14       10     61
  24    0     0.02   0.32   0.05    0.62     558 K   1621 K    0.66    0.08    0.00    0.01      168       22        5     64
  25    1     0.10   0.31   0.33    0.80      17 M     30 M    0.43    0.54    0.02    0.03      952      980        1     61
  26    0     0.05   0.07   0.83    1.20      75 M     87 M    0.13    0.17    0.14    0.16     4536       57     7942     62
  27    1     0.04   0.60   0.07    0.66     973 K   1916 K    0.49    0.26    0.00    0.00      616       42        7     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.16   0.42    1.07     450 M    551 M    0.18    0.22    0.05    0.06    30576     9805    34956     57
 SKT    1     0.08   0.23   0.34    0.97     339 M    450 M    0.25    0.30    0.03    0.04    31024     4192    29169     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.38    1.03     790 M   1001 M    0.21    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  106 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.05 %

 C1 core residency: 43.85 %; C3 core residency: 2.18 %; C6 core residency: 16.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       28 G     28 G   |   29%    29%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  114 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.76    41.43     296.62      19.77         261.91
 SKT   1    30.96    43.08     288.18      21.10         327.82
---------------------------------------------------------------------------------------------------------------
       *    65.72    84.52     584.80      40.87         290.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d64
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7310.94 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7772.99 --|
|-- Mem Ch  2: Reads (MB/s):  6677.09 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8130.68 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6677.09 --||-- NODE 1 Mem Read (MB/s) :  7310.94 --|
|-- NODE 0 Mem Write(MB/s) :  8130.68 --||-- NODE 1 Mem Write(MB/s) :  7772.99 --|
|-- NODE 0 P. Write (T/s):     124874 --||-- NODE 1 P. Write (T/s):     142659 --|
|-- NODE 0 Memory (MB/s):    14807.76 --||-- NODE 1 Memory (MB/s):    15083.93 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13988.03                --|
            |--                System Write Throughput(MB/s):      15903.67                --|
            |--               System Memory Throughput(MB/s):      29891.70                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e9d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     366 K       494 K    18 M   152 M    126 M     0     378 K
 1     252 K       487 K    16 M   134 M    121 M     0     221 K
-----------------------------------------------------------------------
 *     618 K       982 K    35 M   287 M    248 M     0     600 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 76.66        
Core2: 47.69        Core3: 53.87        
Core4: 90.93        Core5: 102.98        
Core6: 28.00        Core7: 73.38        
Core8: 79.46        Core9: 50.64        
Core10: 70.79        Core11: 75.64        
Core12: 82.25        Core13: 63.35        
Core14: 116.71        Core15: 33.55        
Core16: 70.31        Core17: 87.98        
Core18: 83.57        Core19: 93.39        
Core20: 41.26        Core21: 99.37        
Core22: 127.58        Core23: 37.97        
Core24: 66.88        Core25: 99.57        
Core26: 119.26        Core27: 59.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 91.48
Socket1: 83.58
DDR read Latency(ns)
Socket0: 202.68
Socket1: 227.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.61        Core1: 80.15        
Core2: 47.08        Core3: 56.00        
Core4: 92.39        Core5: 105.51        
Core6: 34.12        Core7: 71.10        
Core8: 80.57        Core9: 54.91        
Core10: 72.92        Core11: 74.58        
Core12: 83.09        Core13: 64.32        
Core14: 119.01        Core15: 36.33        
Core16: 51.79        Core17: 87.14        
Core18: 92.19        Core19: 90.88        
Core20: 47.89        Core21: 99.35        
Core22: 132.97        Core23: 35.57        
Core24: 80.20        Core25: 100.82        
Core26: 129.44        Core27: 60.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 96.53
Socket1: 84.14
DDR read Latency(ns)
Socket0: 202.42
Socket1: 225.98
irq_total: 161107.174230671
cpu_total: 35.20
cpu_0: 37.08
cpu_1: 50.50
cpu_2: 2.79
cpu_3: 2.86
cpu_4: 65.71
cpu_5: 66.38
cpu_6: 3.26
cpu_7: 54.22
cpu_8: 55.95
cpu_9: 1.99
cpu_10: 1.13
cpu_11: 60.47
cpu_12: 68.90
cpu_13: 1.06
cpu_14: 80.13
cpu_15: 34.35
cpu_16: 1.20
cpu_17: 9.97
cpu_18: 42.52
cpu_19: 61.53
cpu_20: 1.73
cpu_21: 61.13
cpu_22: 58.80
cpu_23: 5.12
cpu_24: 6.98
cpu_25: 63.59
cpu_26: 70.30
cpu_27: 15.95
enp130s0f0_tx_packets_phy: 58820
enp130s0f1_tx_packets_phy: 77281
enp4s0f0_tx_packets_phy: 57133
enp4s0f1_tx_packets_phy: 79103
Total_tx_packets_phy: 272337
enp130s0f0_tx_bytes: 448260
enp130s0f1_tx_bytes: 1704339
enp4s0f0_tx_bytes: 1917180
enp4s0f1_tx_bytes: 1875367
Total_tx_bytes: 5945146
enp130s0f0_tx_bytes_phy: 3805248
enp130s0f1_tx_bytes_phy: 5100957
enp4s0f0_tx_bytes_phy: 3830823
enp4s0f1_tx_bytes_phy: 5233116
Total_tx_bytes_phy: 17970144
enp130s0f0_rx_packets_phy: 450971
enp130s0f1_rx_packets_phy: 400954
enp4s0f0_rx_packets_phy: 477574
enp4s0f1_rx_packets_phy: 423812
Total_rx_packets_phy: 1753311
enp130s0f0_tx_packets: 6791
enp130s0f1_tx_packets: 25823
enp4s0f0_tx_packets: 29048
enp4s0f1_tx_packets: 28414
Total_tx_packets: 90076
enp130s0f0_rx_bytes: 4042715664
enp130s0f1_rx_bytes: 3593769419
enp4s0f0_rx_bytes: 4279750242
enp4s0f1_rx_bytes: 3798532479
Total_rx_bytes: 15714767804
enp130s0f0_rx_packets: 450963
enp130s0f1_rx_packets: 400948
enp4s0f0_rx_packets: 477575
enp4s0f1_rx_packets: 423813
Total_rx_packets: 1753299
enp130s0f0_rx_bytes_phy: 4066838415
enp130s0f1_rx_bytes_phy: 3615767425
enp4s0f0_rx_bytes_phy: 4306752309
enp4s0f1_rx_bytes_phy: 3821920077
Total_rx_bytes_phy: 15811278226


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.60        Core1: 77.29        
Core2: 51.83        Core3: 54.28        
Core4: 91.46        Core5: 104.11        
Core6: 48.31        Core7: 76.27        
Core8: 80.05        Core9: 54.03        
Core10: 25.95        Core11: 72.34        
Core12: 82.72        Core13: 63.51        
Core14: 118.43        Core15: 38.31        
Core16: 69.44        Core17: 88.18        
Core18: 84.98        Core19: 92.58        
Core20: 46.80        Core21: 101.02        
Core22: 132.22        Core23: 38.29        
Core24: 73.44        Core25: 102.24        
Core26: 127.01        Core27: 59.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 94.80
Socket1: 84.87
DDR read Latency(ns)
Socket0: 200.71
Socket1: 229.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.75        Core1: 74.94        
Core2: 52.07        Core3: 59.68        
Core4: 91.83        Core5: 103.57        
Core6: 30.30        Core7: 72.74        
Core8: 80.13        Core9: 52.16        
Core10: 63.39        Core11: 77.51        
Core12: 84.07        Core13: 52.50        
Core14: 118.33        Core15: 41.24        
Core16: 72.58        Core17: 82.05        
Core18: 86.33        Core19: 92.49        
Core20: 46.42        Core21: 100.74        
Core22: 130.31        Core23: 36.15        
Core24: 66.64        Core25: 101.33        
Core26: 126.57        Core27: 60.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 95.03
Socket1: 85.00
DDR read Latency(ns)
Socket0: 201.37
Socket1: 227.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.68        Core1: 72.91        
Core2: 33.02        Core3: 53.47        
Core4: 91.97        Core5: 103.69        
Core6: 40.65        Core7: 75.49        
Core8: 80.66        Core9: 50.61        
Core10: 66.03        Core11: 76.24        
Core12: 84.83        Core13: 56.11        
Core14: 117.59        Core15: 40.59        
Core16: 69.83        Core17: 83.40        
Core18: 86.93        Core19: 94.30        
Core20: 53.24        Core21: 100.24        
Core22: 129.93        Core23: 35.96        
Core24: 76.10        Core25: 101.47        
Core26: 126.08        Core27: 56.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 95.10
Socket1: 85.06
DDR read Latency(ns)
Socket0: 202.31
Socket1: 229.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.33        Core1: 74.43        
Core2: 49.42        Core3: 54.31        
Core4: 90.93        Core5: 103.36        
Core6: 42.57        Core7: 76.12        
Core8: 77.45        Core9: 54.55        
Core10: 73.81        Core11: 75.42        
Core12: 84.48        Core13: 63.10        
Core14: 118.44        Core15: 37.96        
Core16: 78.71        Core17: 85.85        
Core18: 88.31        Core19: 93.19        
Core20: 49.77        Core21: 101.55        
Core22: 131.51        Core23: 36.81        
Core24: 78.20        Core25: 101.47        
Core26: 123.84        Core27: 60.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 93.85
Socket1: 84.88
DDR read Latency(ns)
Socket0: 204.90
Socket1: 229.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8438
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421534346; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421555430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210795894; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210795894; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210882863; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210882863; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009045536; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5811831; Consumed Joules: 354.73; Watts: 59.04; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1535713; Consumed DRAM Joules: 23.50; DRAM Watts: 3.91
S1P0; QPIClocks: 14421584850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421590490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210900191; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210900191; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210805845; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210805845; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009123405; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5866108; Consumed Joules: 358.04; Watts: 59.59; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1620290; Consumed DRAM Joules: 24.79; DRAM Watts: 4.13
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2228
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.33   0.40    0.89      17 M     30 M    0.44    0.49    0.01    0.02     1456      936        2     64
   1    1     0.09   0.12   0.71    1.19      49 M     56 M    0.12    0.22    0.06    0.06     2856     3525     6145     60
   2    0     0.03   0.52   0.07    0.63     881 K   2235 K    0.61    0.14    0.00    0.01       56       27        8     63
   3    1     0.01   0.43   0.03    0.62     693 K   1319 K    0.47    0.16    0.01    0.01      224       26       15     60
   4    0     0.25   0.34   0.75    1.20      32 M     50 M    0.35    0.54    0.01    0.02     5544     3225        9     63
   5    1     0.06   0.06   1.00    1.20      80 M     90 M    0.11    0.20    0.14    0.16     5040      323    11238     60
   6    0     0.03   0.65   0.04    0.66     447 K   1687 K    0.73    0.15    0.00    0.01        0       25       12     63
   7    1     0.10   0.13   0.77    1.20      53 M     61 M    0.13    0.22    0.05    0.06     4088       60     7116     59
   8    0     0.16   0.25   0.66    1.13      25 M     43 M    0.41    0.52    0.02    0.03      504     1749        8     63
   9    1     0.01   0.48   0.02    0.61     283 K    666 K    0.57    0.14    0.00    0.01        0       15        7     60
  10    0     0.00   0.37   0.00    0.60     156 K    261 K    0.40    0.19    0.01    0.02        0        8        1     62
  11    1     0.04   0.06   0.79    1.19      63 M     71 M    0.11    0.19    0.14    0.16     5208        5     7345     59
  12    0     0.16   0.19   0.84    1.20      45 M     63 M    0.29    0.42    0.03    0.04     7224     4275      212     62
  13    1     0.01   0.89   0.02    0.82     283 K    489 K    0.42    0.44    0.00    0.00        0       35        7     59
  14    0     0.10   0.10   1.04    1.20      61 M     72 M    0.16    0.19    0.06    0.07     5208      131     8278     62
  15    1     0.10   0.35   0.27    0.72      13 M     20 M    0.35    0.58    0.01    0.02      840      714        2     59
  16    0     0.00   0.39   0.01    0.60     238 K    391 K    0.39    0.17    0.01    0.02       56       16        9     63
  17    1     0.05   0.57   0.08    0.65    2947 K   3763 K    0.22    0.12    0.01    0.01        0       53       12     60
  18    0     0.06   0.12   0.48    1.00      41 M     47 M    0.13    0.24    0.07    0.08     2520       10     5942     64
  19    1     0.06   0.08   0.75    1.20      57 M     65 M    0.13    0.17    0.09    0.11     4536     7087        1     60
  20    0     0.03   0.78   0.04    0.75     332 K    943 K    0.65    0.32    0.00    0.00       56       34        9     63
  21    1     0.06   0.08   0.74    1.20      52 M     61 M    0.13    0.16    0.09    0.10     4480     4948        7     60
  22    0     0.03   0.04   0.77    1.20      49 M     58 M    0.16    0.13    0.14    0.17     4984       25     5059     63
  23    1     0.03   0.52   0.05    0.60     637 K   1318 K    0.52    0.19    0.00    0.00      112       15        5     61
  24    0     0.03   0.40   0.09    0.66    2005 K   2523 K    0.21    0.17    0.01    0.01      336       33       16     64
  25    1     0.07   0.09   0.77    1.20      52 M     62 M    0.15    0.17    0.08    0.09     4144     5238        1     60
  26    0     0.10   0.11   0.91    1.20      50 M     62 M    0.20    0.20    0.05    0.06     3920       75     4647     62
  27    1     0.07   0.53   0.14    0.61    3827 K   4368 K    0.12    0.32    0.01    0.01      112       94        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.19   0.44    1.11     327 M    438 M    0.25    0.35    0.03    0.04    31864    10569    24212     57
 SKT    1     0.05   0.12   0.44    1.11     431 M    501 M    0.14    0.22    0.06    0.07    31640    22138    31902     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.15   0.44    1.11     759 M    939 M    0.19    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:  123 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.28 %

 C1 core residency: 34.61 %; C3 core residency: 4.04 %; C6 core residency: 22.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       28 G     28 G   |   29%    29%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  106 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.33    45.52     298.75      19.78         402.53
 SKT   1    37.39    39.17     304.16      20.83         269.87
---------------------------------------------------------------------------------------------------------------
       *    65.72    84.69     602.91      40.61         326.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2404
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7301.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7959.88 --|
|-- Mem Ch  2: Reads (MB/s):  7030.73 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8082.19 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7030.73 --||-- NODE 1 Mem Read (MB/s) :  7301.45 --|
|-- NODE 0 Mem Write(MB/s) :  8082.19 --||-- NODE 1 Mem Write(MB/s) :  7959.88 --|
|-- NODE 0 P. Write (T/s):     136617 --||-- NODE 1 P. Write (T/s):     154875 --|
|-- NODE 0 Memory (MB/s):    15112.92 --||-- NODE 1 Memory (MB/s):    15261.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14332.18                --|
            |--                System Write Throughput(MB/s):      16042.08                --|
            |--               System Memory Throughput(MB/s):      30374.26                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 253d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     297 K       535 K    20 M   155 M    134 M   108     526 K
 1     302 K       458 K    18 M   155 M    130 M    36     268 K
-----------------------------------------------------------------------
 *     600 K       994 K    39 M   310 M    265 M   144     795 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 104.54        Core1: 105.79        
Core2: 33.10        Core3: 51.28        
Core4: 101.30        Core5: 113.49        
Core6: 56.97        Core7: 62.50        
Core8: 97.33        Core9: 37.09        
Core10: 54.37        Core11: 111.14        
Core12: 41.84        Core13: 58.14        
Core14: 113.30        Core15: 105.02        
Core16: 50.41        Core17: 59.02        
Core18: 100.78        Core19: 103.72        
Core20: 73.43        Core21: 72.23        
Core22: 101.23        Core23: 44.16        
Core24: 35.29        Core25: 42.61        
Core26: 97.00        Core27: 47.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 90.30
Socket1: 86.65
DDR read Latency(ns)
Socket0: 241.13
Socket1: 232.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 121.08        Core1: 121.91        
Core2: 50.12        Core3: 53.60        
Core4: 116.37        Core5: 130.41        
Core6: 68.28        Core7: 128.19        
Core8: 120.99        Core9: 39.22        
Core10: 92.12        Core11: 127.45        
Core12: 114.36        Core13: 59.96        
Core14: 114.33        Core15: 109.69        
Core16: 65.03        Core17: 63.23        
Core18: 110.43        Core19: 109.89        
Core20: 95.18        Core21: 74.38        
Core22: 99.95        Core23: 46.74        
Core24: 47.50        Core25: 43.81        
Core26: 94.93        Core27: 46.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 110.42
Socket1: 103.00
DDR read Latency(ns)
Socket0: 258.96
Socket1: 243.52
irq_total: 103881.9727616
cpu_total: 36.10
cpu_0: 61.73
cpu_1: 58.74
cpu_2: 3.65
cpu_3: 4.65
cpu_4: 52.69
cpu_5: 56.68
cpu_6: 9.97
cpu_7: 57.94
cpu_8: 58.07
cpu_9: 10.23
cpu_10: 11.56
cpu_11: 65.12
cpu_12: 57.87
cpu_13: 22.99
cpu_14: 54.55
cpu_15: 52.89
cpu_16: 1.66
cpu_17: 10.96
cpu_18: 61.99
cpu_19: 53.09
cpu_20: 11.96
cpu_21: 56.41
cpu_22: 50.43
cpu_23: 1.73
cpu_24: 12.29
cpu_25: 36.81
cpu_26: 71.43
cpu_27: 2.66
enp130s0f0_rx_bytes: 4187766215
enp130s0f1_rx_bytes: 3684543581
enp4s0f0_rx_bytes: 4121938002
enp4s0f1_rx_bytes: 3599826871
Total_rx_bytes: 15594074669
enp130s0f0_tx_packets: 30677
enp130s0f1_tx_packets: 6023
enp4s0f0_tx_packets: 25697
enp4s0f1_tx_packets: 9930
Total_tx_packets: 72327
enp130s0f0_tx_packets_phy: 82222
enp130s0f1_tx_packets_phy: 57016
enp4s0f0_tx_packets_phy: 54369
enp4s0f1_tx_packets_phy: 59169
Total_tx_packets_phy: 252776
enp130s0f0_tx_bytes: 2024706
enp130s0f1_tx_bytes: 397530
enp4s0f0_tx_bytes: 1696044
enp4s0f1_tx_bytes: 655411
Total_tx_bytes: 4773691
enp130s0f0_tx_bytes_phy: 5446275
enp130s0f1_tx_bytes_phy: 3685185
enp4s0f0_tx_bytes_phy: 3633833
enp4s0f1_tx_bytes_phy: 3846394
Total_tx_bytes_phy: 16611687
enp130s0f0_rx_bytes_phy: 4209375938
enp130s0f1_rx_bytes_phy: 3705663974
enp4s0f0_rx_bytes_phy: 4146882951
enp4s0f1_rx_bytes_phy: 3620290557
Total_rx_bytes_phy: 15682213420
enp130s0f0_rx_packets_phy: 466779
enp130s0f1_rx_packets_phy: 410921
enp4s0f0_rx_packets_phy: 459847
enp4s0f1_rx_packets_phy: 401453
Total_rx_packets_phy: 1739000
enp130s0f0_rx_packets: 466783
enp130s0f1_rx_packets: 410930
enp4s0f0_rx_packets: 459854
enp4s0f1_rx_packets: 401455
Total_rx_packets: 1739022


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 117.48        Core1: 118.72        
Core2: 51.61        Core3: 51.39        
Core4: 115.81        Core5: 125.55        
Core6: 64.88        Core7: 126.69        
Core8: 120.55        Core9: 38.99        
Core10: 89.57        Core11: 127.25        
Core12: 122.22        Core13: 57.64        
Core14: 112.54        Core15: 106.50        
Core16: 50.82        Core17: 62.56        
Core18: 107.81        Core19: 107.80        
Core20: 88.79        Core21: 73.39        
Core22: 98.37        Core23: 47.28        
Core24: 54.03        Core25: 40.61        
Core26: 94.02        Core27: 30.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 109.97
Socket1: 100.41
DDR read Latency(ns)
Socket0: 255.04
Socket1: 239.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 120.43        Core1: 119.91        
Core2: 53.45        Core3: 54.12        
Core4: 116.51        Core5: 128.75        
Core6: 65.71        Core7: 127.72        
Core8: 121.76        Core9: 32.47        
Core10: 90.14        Core11: 127.81        
Core12: 123.55        Core13: 59.30        
Core14: 113.76        Core15: 107.57        
Core16: 60.18        Core17: 62.91        
Core18: 107.82        Core19: 108.35        
Core20: 85.72        Core21: 74.57        
Core22: 99.35        Core23: 47.14        
Core24: 52.62        Core25: 41.37        
Core26: 94.32        Core27: 47.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 111.03
Socket1: 101.54
DDR read Latency(ns)
Socket0: 257.56
Socket1: 241.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 119.79        Core1: 121.36        
Core2: 46.51        Core3: 56.24        
Core4: 117.49        Core5: 129.05        
Core6: 45.23        Core7: 127.29        
Core8: 121.54        Core9: 38.00        
Core10: 90.26        Core11: 125.62        
Core12: 123.13        Core13: 60.11        
Core14: 115.91        Core15: 111.26        
Core16: 62.53        Core17: 63.12        
Core18: 112.10        Core19: 110.16        
Core20: 91.82        Core21: 74.73        
Core22: 100.02        Core23: 48.20        
Core24: 52.24        Core25: 42.86        
Core26: 95.37        Core27: 48.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 111.71
Socket1: 102.50
DDR read Latency(ns)
Socket0: 256.56
Socket1: 245.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 121.46        Core1: 119.87        
Core2: 49.54        Core3: 53.75        
Core4: 115.07        Core5: 130.42        
Core6: 68.61        Core7: 127.00        
Core8: 121.19        Core9: 39.56        
Core10: 94.12        Core11: 124.97        
Core12: 122.86        Core13: 58.88        
Core14: 113.38        Core15: 106.83        
Core16: 54.52        Core17: 62.90        
Core18: 108.77        Core19: 108.47        
Core20: 95.11        Core21: 74.36        
Core22: 99.85        Core23: 44.65        
Core24: 54.07        Core25: 42.49        
Core26: 94.47        Core27: 46.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 111.05
Socket1: 101.63
DDR read Latency(ns)
Socket0: 257.07
Socket1: 240.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10139
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14430738478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14430751446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215381915; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215381915; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215469507; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215469507; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012900871; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5734176; Consumed Joules: 349.99; Watts: 58.22; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1494145; Consumed DRAM Joules: 22.86; DRAM Watts: 3.80
S1P0; QPIClocks: 14430843522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14430861274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215518161; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215518161; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215446171; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215446171; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012976467; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5912333; Consumed Joules: 360.86; Watts: 60.03; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1588619; Consumed DRAM Joules: 24.31; DRAM Watts: 4.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28c8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.10   0.74    1.21      48 M     59 M    0.18    0.19    0.07    0.08     2856     3443        6     63
   1    1     0.08   0.11   0.70    1.20      51 M     60 M    0.15    0.15    0.07    0.08     3416       44     3438     59
   2    0     0.03   0.59   0.05    0.62     561 K   1366 K    0.59    0.16    0.00    0.00        0       18        7     63
   3    1     0.02   0.42   0.05    0.61    1442 K   2025 K    0.29    0.12    0.01    0.01      616       30       27     60
   4    0     0.04   0.07   0.61    1.15      47 M     54 M    0.13    0.16    0.11    0.12     2968     3462        5     63
   5    1     0.05   0.07   0.66    1.19      51 M     59 M    0.14    0.15    0.11    0.13     3360       79     3641     59
   6    0     0.06   0.80   0.08    0.68    1487 K   2715 K    0.45    0.23    0.00    0.00      560       77       22     63
   7    1     0.10   0.19   0.54    1.02      51 M     59 M    0.13    0.21    0.05    0.06     5656     3190     6200     59
   8    0     0.08   0.18   0.46    0.96      26 M     35 M    0.25    0.36    0.03    0.04     4312     1560        3     62
   9    1     0.07   0.76   0.09    0.62    1138 K   3183 K    0.64    0.39    0.00    0.00      224       38        4     60
  10    0     0.04   0.46   0.08    0.63    3018 K   3908 K    0.23    0.07    0.01    0.01        0       45        4     63
  11    1     0.06   0.08   0.77    1.20      65 M     75 M    0.13    0.13    0.11    0.12     4928       20     6706     58
  12    0     0.06   0.09   0.63    1.16      34 M     47 M    0.27    0.37    0.06    0.09     4872     2480       29     62
  13    1     0.16   0.81   0.20    0.62    4103 K   8736 K    0.53    0.19    0.00    0.01      112       33        3     58
  14    0     0.03   0.06   0.61    1.15      49 M     57 M    0.14    0.13    0.15    0.17     2408        9     3808     62
  15    1     0.03   0.04   0.62    1.15      48 M     55 M    0.13    0.16    0.19    0.22     5824     3557        1     59
  16    0     0.02   0.59   0.03    0.71     342 K    854 K    0.60    0.31    0.00    0.01        0       27        7     63
  17    1     0.04   0.50   0.08    0.60    2988 K   4446 K    0.33    0.07    0.01    0.01      112       43       17     60
  18    0     0.07   0.10   0.71    1.20      51 M     60 M    0.15    0.15    0.07    0.09     3360       29     5753     63
  19    1     0.03   0.04   0.62    1.15      48 M     55 M    0.13    0.16    0.18    0.21     3640     3222        1     60
  20    0     0.04   0.60   0.07    0.60    2674 K   3445 K    0.22    0.10    0.01    0.01       56      103        4     63
  21    1     0.06   0.07   0.81    1.20      55 M     70 M    0.22    0.25    0.09    0.12     2016     1546        0     60
  22    0     0.07   0.12   0.59    1.17      49 M     57 M    0.14    0.14    0.07    0.08      448       53      102     64
  23    1     0.01   0.32   0.02    0.60     342 K    809 K    0.58    0.14    0.01    0.01        0        8        3     62
  24    0     0.06   0.64   0.09    0.61    1831 K   3614 K    0.49    0.33    0.00    0.01      112       45        9     64
  25    1     0.09   0.29   0.31    0.77      16 M     24 M    0.33    0.48    0.02    0.03      560      649        2     61
  26    0     0.04   0.06   0.74    1.21      67 M     77 M    0.13    0.15    0.16    0.19     8736       52     7985     62
  27    1     0.01   0.50   0.03    0.71     394 K    951 K    0.59    0.29    0.00    0.01       56       34        4     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.13   0.39    1.09     385 M    466 M    0.17    0.20    0.05    0.06    30688    11403    17744     56
 SKT    1     0.06   0.14   0.39    1.05     398 M    481 M    0.17    0.20    0.05    0.06    30520    12493    20046     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.39    1.07     783 M    948 M    0.17    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  110 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.64 %

 C1 core residency: 40.30 %; C3 core residency: 6.80 %; C6 core residency: 16.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       23 G     22 G   |   23%    23%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   91 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.45    40.82     293.75      19.64         346.55
 SKT   1    36.79    40.22     303.00      20.86         344.12
---------------------------------------------------------------------------------------------------------------
       *    72.24    81.05     596.75      40.50         345.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a9e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6482.41 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8474.65 --|
|-- Mem Ch  2: Reads (MB/s):  6872.73 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8308.65 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6872.73 --||-- NODE 1 Mem Read (MB/s) :  6482.41 --|
|-- NODE 0 Mem Write(MB/s) :  8308.65 --||-- NODE 1 Mem Write(MB/s) :  8474.65 --|
|-- NODE 0 P. Write (T/s):     125677 --||-- NODE 1 P. Write (T/s):     113225 --|
|-- NODE 0 Memory (MB/s):    15181.37 --||-- NODE 1 Memory (MB/s):    14957.06 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      13355.14                --|
            |--                System Write Throughput(MB/s):      16783.30                --|
            |--               System Memory Throughput(MB/s):      30138.44                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bd8
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     259 K       477 K    21 M   157 M    124 M     0     270 K
 1     655 K       600 K    19 M   197 M    169 M     0     544 K
-----------------------------------------------------------------------
 *     915 K      1078 K    41 M   354 M    294 M     0     814 K

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 86.74        Core1: 125.31        
Core2: 33.98        Core3: 74.61        
Core4: 55.54        Core5: 97.64        
Core6: 68.46        Core7: 116.99        
Core8: 37.75        Core9: 64.00        
Core10: 29.35        Core11: 89.86        
Core12: 54.89        Core13: 48.44        
Core14: 76.48        Core15: 26.69        
Core16: 40.37        Core17: 29.15        
Core18: 87.86        Core19: 59.75        
Core20: 76.42        Core21: 28.94        
Core22: 78.61        Core23: 36.77        
Core24: 64.07        Core25: 27.46        
Core26: 70.70        Core27: 79.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 69.49
Socket1: 64.53
DDR read Latency(ns)
Socket0: 218.17
Socket1: 181.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 81.43        Core1: 120.36        
Core2: 31.48        Core3: 77.16        
Core4: 34.00        Core5: 80.98        
Core6: 64.89        Core7: 113.60        
Core8: 35.07        Core9: 69.99        
Core10: 25.88        Core11: 88.55        
Core12: 45.24        Core13: 47.00        
Core14: 78.32        Core15: 27.76        
Core16: 55.35        Core17: 28.74        
Core18: 89.67        Core19: 60.80        
Core20: 77.48        Core21: 28.02        
Core22: 81.57        Core23: 38.19        
Core24: 63.74        Core25: 28.05        
Core26: 70.83        Core27: 80.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.68
Socket1: 63.00
DDR read Latency(ns)
Socket0: 211.64
Socket1: 179.77
irq_total: 199764.309354567
cpu_total: 38.16
cpu_0: 60.80
cpu_1: 64.45
cpu_2: 2.99
cpu_3: 16.15
cpu_4: 48.64
cpu_5: 62.86
cpu_6: 12.89
cpu_7: 88.04
cpu_8: 42.39
cpu_9: 1.46
cpu_10: 9.44
cpu_11: 52.23
cpu_12: 60.40
cpu_13: 1.93
cpu_14: 52.69
cpu_15: 28.50
cpu_16: 10.43
cpu_17: 24.72
cpu_18: 91.96
cpu_19: 47.64
cpu_20: 11.83
cpu_21: 47.77
cpu_22: 61.13
cpu_23: 17.94
cpu_24: 12.29
cpu_25: 55.35
cpu_26: 64.65
cpu_27: 16.61
enp130s0f0_rx_packets_phy: 579186
enp130s0f1_rx_packets_phy: 531109
enp4s0f0_rx_packets_phy: 467765
enp4s0f1_rx_packets_phy: 415642
Total_rx_packets_phy: 1993702
enp130s0f0_tx_packets: 52179
enp130s0f1_tx_packets: 36274
enp4s0f0_tx_packets: 28512
enp4s0f1_tx_packets: 16146
Total_tx_packets: 133111
enp130s0f0_rx_bytes: 5202028621
enp130s0f1_rx_bytes: 4758965512
enp4s0f0_rx_bytes: 4191547357
enp4s0f1_rx_bytes: 3726127885
Total_rx_bytes: 17878669375
enp130s0f0_rx_packets: 579180
enp130s0f1_rx_packets: 531099
enp4s0f0_rx_packets: 467749
enp4s0f1_rx_packets: 415626
Total_rx_packets: 1993654
enp130s0f0_rx_bytes_phy: 5223105510
enp130s0f1_rx_bytes_phy: 4789528944
enp4s0f0_rx_bytes_phy: 4217847983
enp4s0f1_rx_bytes_phy: 3748236476
Total_rx_bytes_phy: 17978718913
enp130s0f0_tx_bytes: 3443870
enp130s0f1_tx_bytes: 2394147
enp4s0f0_tx_bytes: 1881844
enp4s0f1_tx_bytes: 1065639
Total_tx_bytes: 8785500
enp130s0f0_tx_packets_phy: 104600
enp130s0f1_tx_packets_phy: 90073
enp4s0f0_tx_packets_phy: 57157
enp4s0f1_tx_packets_phy: 66735
Total_tx_packets_phy: 318565
enp130s0f0_tx_bytes_phy: 7007553
enp130s0f1_tx_bytes_phy: 5982351
enp4s0f0_tx_bytes_phy: 3829171
enp4s0f1_tx_bytes_phy: 4367960
Total_tx_bytes_phy: 21187035


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 91.37        Core1: 130.08        
Core2: 43.09        Core3: 67.46        
Core4: 76.42        Core5: 118.15        
Core6: 63.30        Core7: 120.06        
Core8: 38.10        Core9: 55.10        
Core10: 34.09        Core11: 91.41        
Core12: 73.63        Core13: 29.49        
Core14: 76.54        Core15: 27.93        
Core16: 59.79        Core17: 29.76        
Core18: 86.96        Core19: 59.63        
Core20: 85.61        Core21: 28.22        
Core22: 79.43        Core23: 37.44        
Core24: 63.35        Core25: 28.58        
Core26: 69.88        Core27: 80.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.06
Socket1: 66.85
DDR read Latency(ns)
Socket0: 220.87
Socket1: 181.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 94.13        Core1: 135.92        
Core2: 23.04        Core3: 75.43        
Core4: 85.12        Core5: 126.49        
Core6: 61.12        Core7: 118.89        
Core8: 36.06        Core9: 25.11        
Core10: 25.48        Core11: 94.79        
Core12: 26.71        Core13: 54.30        
Core14: 75.35        Core15: 28.59        
Core16: 58.67        Core17: 29.00        
Core18: 84.64        Core19: 59.44        
Core20: 89.79        Core21: 28.23        
Core22: 77.67        Core23: 39.24        
Core24: 61.10        Core25: 28.36        
Core26: 70.41        Core27: 79.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.09
Socket1: 68.36
DDR read Latency(ns)
Socket0: 231.42
Socket1: 181.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 98.24        Core1: 137.30        
Core2: 43.21        Core3: 75.33        
Core4: 85.62        Core5: 126.42        
Core6: 69.83        Core7: 122.84        
Core8: 32.89        Core9: 71.79        
Core10: 35.36        Core11: 83.35        
Core12: 79.65        Core13: 50.12        
Core14: 75.70        Core15: 28.92        
Core16: 58.93        Core17: 29.48        
Core18: 86.43        Core19: 59.32        
Core20: 91.32        Core21: 29.16        
Core22: 78.22        Core23: 34.00        
Core24: 66.15        Core25: 30.48        
Core26: 69.06        Core27: 80.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.51
Socket1: 68.33
DDR read Latency(ns)
Socket0: 219.81
Socket1: 180.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.82        Core1: 119.60        
Core2: 33.78        Core3: 74.46        
Core4: 50.53        Core5: 90.80        
Core6: 75.97        Core7: 114.40        
Core8: 32.83        Core9: 57.76        
Core10: 27.21        Core11: 77.21        
Core12: 54.95        Core13: 50.97        
Core14: 80.87        Core15: 19.29        
Core16: 57.97        Core17: 29.09        
Core18: 91.49        Core19: 58.45        
Core20: 77.72        Core21: 27.69        
Core22: 82.49        Core23: 33.00        
Core24: 66.88        Core25: 28.26        
Core26: 73.87        Core27: 73.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.50
Socket1: 60.97
DDR read Latency(ns)
Socket0: 209.58
Socket1: 181.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11828
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426668406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426688002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213348500; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213348500; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213423975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213423975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010977821; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5858831; Consumed Joules: 357.59; Watts: 59.49; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 1551374; Consumed DRAM Joules: 23.74; DRAM Watts: 3.95
S1P0; QPIClocks: 14426210274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426217734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213183251; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213183251; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213128342; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213128342; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010990438; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5848693; Consumed Joules: 356.98; Watts: 59.39; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1651552; Consumed DRAM Joules: 25.27; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f64
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.09   0.68    1.15      49 M     60 M    0.18    0.27    0.08    0.10     3752     4226        3     63
   1    1     0.07   0.08   0.86    1.20      60 M     70 M    0.14    0.19    0.09    0.10     6776       37     7450     59
   2    0     0.03   0.50   0.06    0.65     611 K   1600 K    0.62    0.18    0.00    0.00       56       26        9     63
   3    1     0.07   0.55   0.13    0.62    4121 K   4888 K    0.16    0.19    0.01    0.01      112      214       27     60
   4    0     0.13   0.34   0.37    0.86      17 M     29 M    0.40    0.51    0.01    0.02      784     1166        6     63
   5    1     0.13   0.18   0.74    1.20      47 M     57 M    0.17    0.24    0.04    0.04     3808      225     6609     59
   6    0     0.07   0.67   0.10    0.65    3219 K   4120 K    0.22    0.27    0.00    0.01      224       41        8     63
   7    1     0.08   0.08   1.05    1.20      72 M     83 M    0.14    0.18    0.09    0.10     7840       40     7604     59
   8    0     0.11   0.25   0.44    0.94      23 M     34 M    0.33    0.42    0.02    0.03      504     1594        4     62
   9    1     0.02   1.59   0.01    0.66     328 K    452 K    0.28    0.19    0.00    0.00       56       11        9     60
  10    0     0.07   0.74   0.09    0.61    1331 K   4019 K    0.67    0.43    0.00    0.01       56       25       17     61
  11    1     0.05   0.09   0.57    1.07      50 M     58 M    0.12    0.20    0.10    0.12     4256        2     6729     59
  12    0     0.11   0.15   0.71    1.18      45 M     59 M    0.24    0.38    0.04    0.06     7840     4207      135     62
  13    1     0.01   0.24   0.02    0.60     356 K    874 K    0.59    0.12    0.01    0.02       56       16        8     59
  14    0     0.06   0.09   0.68    1.20      55 M     62 M    0.11    0.24    0.09    0.10     3584        1     8348     62
  15    1     0.06   0.32   0.20    0.62      13 M     21 M    0.39    0.57    0.02    0.03      280      481        0     59
  16    0     0.05   0.61   0.08    0.64    2904 K   4001 K    0.27    0.20    0.01    0.01        0       48       10     63
  17    1     0.32   1.26   0.25    0.68    2602 K     11 M    0.77    0.29    0.00    0.00      168       33        1     60
  18    0     0.09   0.07   1.16    1.20      92 M    108 M    0.15    0.18    0.11    0.13     7392      109     9329     62
  19    1     0.03   0.06   0.51    1.03      65 M     75 M    0.14    0.24    0.21    0.24     8568     5701        2     61
  20    0     0.07   0.67   0.11    0.65    3657 K   4599 K    0.20    0.20    0.01    0.01      392       68       15     63
  21    1     0.09   0.18   0.48    0.97      32 M     57 M    0.43    0.41    0.04    0.07      280       45        2     60
  22    0     0.05   0.07   0.67    1.20      54 M     62 M    0.13    0.19    0.12    0.13     3528        6     7748     63
  23    1     0.10   0.57   0.17    0.63    2419 K   5311 K    0.54    0.43    0.00    0.01       56      241        2     61
  24    0     0.06   0.54   0.11    0.61    3461 K   4267 K    0.19    0.24    0.01    0.01      112       39        5     63
  25    1     0.13   0.20   0.67    1.20      35 M     62 M    0.44    0.40    0.03    0.05      224      128        1     60
  26    0     0.08   0.10   0.74    1.20      56 M     64 M    0.12    0.24    0.07    0.08     3416       69     8563     62
  27    1     0.08   0.53   0.14    0.63    4173 K   4953 K    0.16    0.28    0.01    0.01      224       80       87     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.17   0.43    1.06     409 M    504 M    0.19    0.29    0.04    0.05    31640    11625    34200     57
 SKT    1     0.09   0.21   0.41    1.01     391 M    514 M    0.24    0.29    0.03    0.04    32704     7254    28531     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.42    1.03     800 M   1018 M    0.21    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  118 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.81 %

 C1 core residency: 44.78 %; C3 core residency: 2.14 %; C6 core residency: 12.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  113 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.31    42.84     300.84      19.75         268.74
 SKT   1    32.66    41.30     300.18      21.12         332.31
---------------------------------------------------------------------------------------------------------------
       *    65.97    84.14     601.03      40.87         299.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

perl: warning: Setting locale failed.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Please check that your locale settings:
 ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 313a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6017.86 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  9051.79 --|
|-- Mem Ch  2: Reads (MB/s):  6763.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  8259.17 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6763.74 --||-- NODE 1 Mem Read (MB/s) :  6017.86 --|
|-- NODE 0 Mem Write(MB/s) :  8259.17 --||-- NODE 1 Mem Write(MB/s) :  9051.79 --|
|-- NODE 0 P. Write (T/s):     133584 --||-- NODE 1 P. Write (T/s):     107517 --|
|-- NODE 0 Memory (MB/s):    15022.92 --||-- NODE 1 Memory (MB/s):    15069.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12781.61                --|
            |--                System Write Throughput(MB/s):      17310.97                --|
            |--               System Memory Throughput(MB/s):      30092.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3275
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     777 K       617 K    23 M   168 M    162 M     0     860 K
 1     260 K       490 K    20 M   181 M    125 M     0     304 K
-----------------------------------------------------------------------
 *    1037 K      1107 K    43 M   350 M    288 M     0    1165 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 104.93        
Core2: 33.69        Core3: 61.55        
Core4: 31.32        Core5: 90.72        
Core6: 46.91        Core7: 91.70        
Core8: 45.68        Core9: 67.90        
Core10: 34.98        Core11: 107.44        
Core12: 29.66        Core13: 26.43        
Core14: 67.14        Core15: 32.59        
Core16: 48.94        Core17: 32.14        
Core18: 85.35        Core19: 36.30        
Core20: 42.99        Core21: 51.78        
Core22: 71.51        Core23: 43.10        
Core24: 53.65        Core25: 52.70        
Core26: 67.87        Core27: 47.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.61
Socket1: 69.84
DDR read Latency(ns)
Socket0: 197.55
Socket1: 201.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.82        Core1: 99.16        
Core2: 31.52        Core3: 61.24        
Core4: 35.03        Core5: 107.47        
Core6: 52.68        Core7: 83.99        
Core8: 56.48        Core9: 68.39        
Core10: 50.70        Core11: 105.62        
Core12: 32.45        Core13: 29.87        
Core14: 61.14        Core15: 33.17        
Core16: 51.17        Core17: 31.49        
Core18: 83.81        Core19: 36.42        
Core20: 56.20        Core21: 45.89        
Core22: 69.03        Core23: 40.42        
Core24: 53.77        Core25: 52.46        
Core26: 61.99        Core27: 37.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.56
Socket1: 69.25
DDR read Latency(ns)
Socket0: 211.25
Socket1: 210.56
irq_total: 231179.147680648
cpu_total: 35.17
cpu_0: 38.43
cpu_1: 83.64
cpu_2: 3.52
cpu_3: 9.18
cpu_4: 41.95
cpu_5: 69.81
cpu_6: 1.53
cpu_7: 52.79
cpu_8: 55.25
cpu_9: 1.99
cpu_10: 29.32
cpu_11: 80.85
cpu_12: 35.57
cpu_13: 17.75
cpu_14: 56.85
cpu_15: 34.31
cpu_16: 1.06
cpu_17: 9.57
cpu_18: 62.23
cpu_19: 45.61
cpu_20: 1.20
cpu_21: 59.57
cpu_22: 46.08
cpu_23: 24.34
cpu_24: 14.10
cpu_25: 55.19
cpu_26: 46.74
cpu_27: 6.05
enp130s0f0_rx_packets: 511942
enp130s0f1_rx_packets: 456329
enp4s0f0_rx_packets: 523230
enp4s0f1_rx_packets: 472156
Total_rx_packets: 1963657
enp130s0f0_tx_bytes_phy: 6307119
enp130s0f1_tx_bytes_phy: 5748697
enp4s0f0_tx_bytes_phy: 4098405
enp4s0f1_tx_bytes_phy: 6187744
Total_tx_bytes_phy: 22341965
enp130s0f0_tx_packets_phy: 94786
enp130s0f1_tx_packets_phy: 86715
enp4s0f0_tx_packets_phy: 60679
enp4s0f1_tx_packets_phy: 93047
Total_tx_packets_phy: 335227
enp130s0f0_rx_bytes: 4587463296
enp130s0f1_rx_bytes: 4089999199
enp4s0f0_rx_bytes: 4688233501
enp4s0f1_rx_bytes: 4241812348
Total_rx_bytes: 17607508344
enp130s0f0_rx_packets_phy: 511920
enp130s0f1_rx_packets_phy: 456338
enp4s0f0_rx_packets_phy: 523221
enp4s0f1_rx_packets_phy: 472160
Total_rx_packets_phy: 1963639
enp130s0f0_tx_bytes: 2648923
enp130s0f1_tx_bytes: 2187529
enp4s0f0_tx_bytes: 2363853
enp4s0f1_tx_bytes: 2559553
Total_tx_bytes: 9759858
enp130s0f0_tx_packets: 40135
enp130s0f1_tx_packets: 33144
enp4s0f0_tx_packets: 35815
enp4s0f1_tx_packets: 38781
Total_tx_packets: 147875
enp130s0f0_rx_bytes_phy: 4616473314
enp130s0f1_rx_bytes_phy: 4115249549
enp4s0f0_rx_bytes_phy: 4718130002
enp4s0f1_rx_bytes_phy: 4257696895
Total_rx_bytes_phy: 17707549760


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.27        Core1: 105.07        
Core2: 32.69        Core3: 58.99        
Core4: 33.22        Core5: 113.28        
Core6: 61.63        Core7: 90.55        
Core8: 57.08        Core9: 55.95        
Core10: 51.64        Core11: 111.05        
Core12: 32.44        Core13: 25.32        
Core14: 64.50        Core15: 31.08        
Core16: 39.58        Core17: 32.20        
Core18: 82.59        Core19: 34.12        
Core20: 55.03        Core21: 32.75        
Core22: 71.75        Core23: 41.78        
Core24: 54.14        Core25: 50.73        
Core26: 68.99        Core27: 51.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.81
Socket1: 68.27
DDR read Latency(ns)
Socket0: 205.86
Socket1: 215.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.20        Core1: 93.74        
Core2: 27.28        Core3: 55.43        
Core4: 33.10        Core5: 104.49        
Core6: 51.55        Core7: 80.28        
Core8: 55.52        Core9: 23.60        
Core10: 48.81        Core11: 101.95        
Core12: 34.10        Core13: 24.26        
Core14: 61.66        Core15: 31.42        
Core16: 39.31        Core17: 30.35        
Core18: 83.01        Core19: 34.70        
Core20: 60.78        Core21: 18.01        
Core22: 67.44        Core23: 39.31        
Core24: 56.23        Core25: 49.31        
Core26: 64.39        Core27: 34.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.45
Socket1: 60.43
DDR read Latency(ns)
Socket0: 207.53
Socket1: 228.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 61.60        Core1: 114.79        
Core2: 34.25        Core3: 61.94        
Core4: 29.17        Core5: 119.37        
Core6: 65.23        Core7: 95.47        
Core8: 58.70        Core9: 61.47        
Core10: 43.79        Core11: 114.36        
Core12: 32.61        Core13: 33.42        
Core14: 68.36        Core15: 31.36        
Core16: 68.74        Core17: 32.60        
Core18: 86.19        Core19: 35.62        
Core20: 60.19        Core21: 58.13        
Core22: 76.51        Core23: 39.31        
Core24: 54.71        Core25: 53.92        
Core26: 74.46        Core27: 63.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.63
Socket1: 76.45
DDR read Latency(ns)
Socket0: 201.08
Socket1: 200.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 59.62        Core1: 103.12        
Core2: 31.39        Core3: 62.81        
Core4: 17.89        Core5: 109.82        
Core6: 45.43        Core7: 87.89        
Core8: 54.71        Core9: 23.36        
Core10: 50.12        Core11: 110.78        
Core12: 31.37        Core13: 32.47        
Core14: 58.83        Core15: 32.21        
Core16: 51.60        Core17: 31.78        
Core18: 84.30        Core19: 35.65        
Core20: 42.66        Core21: 54.36        
Core22: 70.35        Core23: 41.97        
Core24: 51.49        Core25: 53.77        
Core26: 65.84        Core27: 45.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.78
Socket1: 72.40
DDR read Latency(ns)
Socket0: 210.06
Socket1: 205.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13536
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418310974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418332090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209181371; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209181371; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209274398; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209274398; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007731355; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5521035; Consumed Joules: 336.98; Watts: 56.10; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1540076; Consumed DRAM Joules: 23.56; DRAM Watts: 3.92
S1P0; QPIClocks: 14417960938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417964282; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209133289; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209133289; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208987996; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208987996; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007531880; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6044276; Consumed Joules: 368.91; Watts: 61.41; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1661262; Consumed DRAM Joules: 25.42; DRAM Watts: 4.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3601
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.22   0.39    0.87      23 M     39 M    0.42    0.40    0.03    0.05      224      173       32     64
   1    1     0.08   0.08   1.02    1.20      78 M     90 M    0.14    0.17    0.10    0.11     3080       47     1692     59
   2    0     0.04   0.59   0.07    0.66     739 K   1756 K    0.58    0.26    0.00    0.00        0       39        9     63
   3    1     0.05   0.47   0.10    0.63    1806 K   2674 K    0.32    0.26    0.00    0.01      112       27       16     59
   4    0     0.15   0.28   0.54    1.05      33 M     43 M    0.23    0.36    0.02    0.03      784     2326        9     64
   5    1     0.09   0.10   0.84    1.20      56 M     66 M    0.15    0.18    0.07    0.08     5544      168     7185     59
   6    0     0.02   1.41   0.01    0.73     381 K    533 K    0.28    0.29    0.00    0.00        0       19       13     63
   7    1     0.07   0.11   0.65    1.17      49 M     56 M    0.13    0.22    0.07    0.08     3528        7     7248     58
   8    0     0.07   0.11   0.67    1.19      54 M     67 M    0.20    0.29    0.07    0.09     7616     3227        1     62
   9    1     0.03   1.23   0.02    0.77     434 K    677 K    0.36    0.37    0.00    0.00        0       23        9     60
  10    0     0.20   0.88   0.23    0.67    6265 K     11 M    0.46    0.18    0.00    0.01       56      146        3     62
  11    1     0.09   0.09   1.01    1.20      83 M     95 M    0.12    0.19    0.09    0.11     6776      160    12068     58
  12    0     0.11   0.39   0.29    0.75      15 M     24 M    0.38    0.55    0.01    0.02     1008      667       53     63
  13    1     0.15   0.80   0.18    0.65    2350 K   7813 K    0.70    0.41    0.00    0.01      840      152       20     58
  14    0     0.14   0.21   0.65    1.19      45 M     56 M    0.19    0.24    0.03    0.04     4144      124     6097     63
  15    1     0.05   0.29   0.18    0.60      15 M     22 M    0.32    0.52    0.03    0.04     1288      892        1     59
  16    0     0.00   0.39   0.00    0.60     204 K    309 K    0.34    0.17    0.01    0.02       56       17        6     64
  17    1     0.06   0.76   0.08    0.63    1012 K   3464 K    0.71    0.42    0.00    0.01      280      109       43     60
  18    0     0.04   0.05   0.78    1.20      67 M     78 M    0.13    0.15    0.18    0.20     8232       28     6989     63
  19    1     0.05   0.14   0.39    0.87      35 M     47 M    0.26    0.41    0.07    0.09     3024     2504        8     60
  20    0     0.00   0.90   0.01    0.60     219 K    302 K    0.27    0.20    0.00    0.01      112       16        5     64
  21    1     0.16   0.23   0.68    1.19      32 M     51 M    0.36    0.50    0.02    0.03     1008     3062        5     60
  22    0     0.06   0.12   0.47    0.98      49 M     56 M    0.12    0.22    0.09    0.10     4032        8     5356     63
  23    1     0.12   0.64   0.20    0.62    4266 K   6705 K    0.36    0.48    0.00    0.01       56      134       16     61
  24    0     0.08   0.59   0.13    0.62    3784 K   4287 K    0.12    0.31    0.00    0.01      224      228        7     64
  25    1     0.04   0.07   0.62    1.16      59 M     71 M    0.18    0.26    0.13    0.16     5656     5615        1     60
  26    0     0.07   0.14   0.50    1.02      50 M     57 M    0.12    0.24    0.07    0.08     4872      423     7115     63
  27    1     0.03   0.57   0.05    0.61     819 K   1532 K    0.46    0.15    0.00    0.01      224       44        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.23   0.34    0.99     352 M    444 M    0.21    0.29    0.03    0.04    31360     7441    25695     57
 SKT    1     0.08   0.18   0.43    1.04     421 M    524 M    0.20    0.30    0.04    0.05    31416    12944    28314     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.38    1.02     773 M    969 M    0.20    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  107 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 37.74 %

 C1 core residency: 47.09 %; C3 core residency: 1.52 %; C6 core residency: 13.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.08    42.02     283.77      19.66         271.84
 SKT   1    29.76    45.37     307.86      21.23         298.00
---------------------------------------------------------------------------------------------------------------
       *    62.84    87.39     591.63      40.89         286.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
