{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd " "Source file: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469447 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd " "Source file: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469447 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/nanorom.mem " "Source file: /fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/nanorom.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469447 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/microrom.mem " "Source file: /fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/microrom.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469447 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1736975469447 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd " "Source file: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469531 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd " "Source file: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469531 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/nanorom.mem " "Source file: /fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/nanorom.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469531 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/microrom.mem " "Source file: /fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/microrom.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469531 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1736975469531 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd " "Source file: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469613 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd " "Source file: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469613 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/nanorom.mem " "Source file: /fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/nanorom.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469613 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/microrom.mem " "Source file: /fpga/neptuno2spi7125/_fpgagen-master/src/fx68k/microrom.mem has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1736975469613 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1736975469613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736975470364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736975470364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 00:11:10 2025 " "Processing started: Thu Jan 16 00:11:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736975470364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1736975470364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t build_id.tcl compile fpgagen fpgagen " "Command: quartus_sh -t build_id.tcl compile fpgagen fpgagen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1736975470364 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile fpgagen fpgagen " "Quartus(args): compile fpgagen fpgagen" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1736975470364 ""}
{ "Info" "0" "" "Generated build identification VHDL module: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd" {  } {  } 0 0 "Generated build identification VHDL module: D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd" 0 0 "Shell" 0 0 1736975470521 ""}
{ "Info" "0" "" "Date:             250116" {  } {  } 0 0 "Date:             250116" 0 0 "Shell" 0 0 1736975470521 ""}
{ "Info" "0" "" "Time:             001110" {  } {  } 0 0 "Time:             001110" 0 0 "Shell" 0 0 1736975470521 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "build_id.tcl " "Evaluation of Tcl script build_id.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1736975470521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736975470521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 00:11:10 2025 " "Processing ended: Thu Jan 16 00:11:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736975470521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736975470521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736975470521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1736975470521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1736975471864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736975471864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 00:11:11 2025 " "Processing started: Thu Jan 16 00:11:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736975471864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975471864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgagen -c fpgagen " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgagen -c fpgagen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975471880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736975472271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736975472271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_i2s.vhd 4 2 " "Found 4 design units, including 2 entities, in source file audio_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_if-Behavioral " "Found design unit 1: dac_if-Behavioral" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_top-Behavioral " "Found design unit 2: audio_top-Behavioral" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482848 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_if " "Found entity 1: dac_if" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482848 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_top " "Found entity 2: audio_top" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/audio_i2s.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_joystick_ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_joystick_ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kbd_Joystick_ua-Behavioral " "Found design unit 1: Kbd_Joystick_ua-Behavioral" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/kbd_joystick_ua.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kbd_Joystick_ua " "Found entity 1: Kbd_Joystick_ua" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/kbd_joystick_ua.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joydecoder_np1.v 1 1 " "Found 1 design units, including 1 entities, in source file joydecoder_np1.v" { { "Info" "ISGN_ENTITY_NAME" "1 joydecoder " "Found entity 1: joydecoder" {  } { { "joydecoder_np1.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/joydecoder_np1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/common/io_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/common/io_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_keyboard-Behavioral " "Found design unit 1: io_ps2_keyboard-Behavioral" {  } { { "../../common/io_ps2_keyboard.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/common/io_ps2_keyboard.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_keyboard " "Found entity 1: io_ps2_keyboard" {  } { { "../../common/io_ps2_keyboard.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/common/io_ps2_keyboard.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 4 2 " "Found 4 design units, including 2 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/dpram.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram_dif-SYN " "Found design unit 2: dpram_dif-SYN" {  } { { "dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/dpram.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/dpram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "2 dpram_dif " "Found entity 2: dpram_dif" {  } { { "dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/dpram.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/virtual_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/virtual_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Virtual_Toplevel-rtl " "Found design unit 1: Virtual_Toplevel-rtl" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/virtual_toplevel.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Virtual_Toplevel " "Found entity 1: Virtual_Toplevel" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/virtual_toplevel.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/os_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/os_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 os_rom-rtl " "Found design unit 1: os_rom-rtl" {  } { { "../../src/os_rom.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/os_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""} { "Info" "ISGN_ENTITY_NAME" "1 os_rom " "Found entity 1: os_rom" {  } { { "../../src/os_rom.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/os_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/gen_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/gen_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_io-rtl " "Found design unit 1: gen_io-rtl" {  } { { "../../src/gen_io.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/gen_io.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_io " "Found entity 1: gen_io" {  } { { "../../src/gen_io.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/gen_io.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/singleportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/singleportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePortRAM-arch " "Found design unit 1: SinglePortRAM-arch" {  } { { "../../src/SinglePortRAM.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SinglePortRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRAM " "Found entity 1: SinglePortRAM" {  } { { "../../src/SinglePortRAM.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SinglePortRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM-arch " "Found design unit 1: DualPortRAM-arch" {  } { { "../../src/DualPortRAM.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/DualPortRAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM " "Found entity 1: DualPortRAM" {  } { { "../../src/DualPortRAM.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/DualPortRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/vdp_common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/vdp_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_common " "Found design unit 1: vdp_common" {  } { { "../../src/vdp_common.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/vdp_common.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp-rtl " "Found design unit 1: vdp-rtl" {  } { { "../../src/vdp.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/vdp.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp " "Found entity 1: vdp" {  } { { "../../src/vdp.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/vdp.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/obj_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/obj_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obj_cache-SYN " "Found design unit 1: obj_cache-SYN" {  } { { "../../src/obj_cache.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/obj_cache.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""} { "Info" "ISGN_ENTITY_NAME" "1 obj_cache " "Found entity 1: obj_cache" {  } { { "../../src/obj_cache.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/obj_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram.sv(237) " "Verilog HDL information at sdram.sv(237): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/sdram.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/sdram.sv" 237 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/sdram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/sdram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../src/sdram.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/sdram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/sdram.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram " "Found design unit 1: sdram" {  } { { "../../src/sdram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/sdram.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/fx68k/uaddrpla.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/fx68k/uaddrpla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pla_lined " "Found entity 1: pla_lined" {  } { { "../../src/fx68k/uaddrPla.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/uaddrPla.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/fx68k/fx68kalu.sv 6 6 " "Found 6 design units, including 6 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/fx68k/fx68kalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx68kAlu " "Found entity 1: fx68kAlu" {  } { { "../../src/fx68k/fx68kAlu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68kAlu.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "2 aluCorf " "Found entity 2: aluCorf" {  } { { "../../src/fx68k/fx68kAlu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68kAlu.sv" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "3 aluShifter " "Found entity 3: aluShifter" {  } { { "../../src/fx68k/fx68kAlu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68kAlu.sv" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluGetOp " "Found entity 4: aluGetOp" {  } { { "../../src/fx68k/fx68kAlu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68kAlu.sv" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "5 rowDecoder " "Found entity 5: rowDecoder" {  } { { "../../src/fx68k/fx68kAlu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68kAlu.sv" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "6 ccrTable " "Found entity 6: ccrTable" {  } { { "../../src/fx68k/fx68kAlu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68kAlu.sv" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/fx68k/fx68k.sv 14 14 " "Found 14 design units, including 14 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/fx68k/fx68k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fx68k " "Found entity 1: fx68k" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "2 nDecoder3 " "Found entity 2: nDecoder3" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "3 irdDecode " "Found entity 3: irdDecode" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "4 excUnit " "Found entity 4: excUnit" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "5 dataIo " "Found entity 5: dataIo" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 1680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "6 uaddrDecode " "Found entity 6: uaddrDecode" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 1778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "7 onehotEncoder4 " "Found entity 7: onehotEncoder4" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 1863 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "8 pren " "Found entity 8: pren" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 1890 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "9 sequencer " "Found entity 9: sequencer" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 1914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "10 busArbiter " "Found entity 10: busArbiter" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 2155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "11 busControl " "Found entity 11: busControl" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 2239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "12 uRom " "Found entity 12: uRom" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 2445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "13 nanoRom " "Found entity 13: nanoRom" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 2456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "14 microToNanoAddr " "Found entity 14: microToNanoAddr" {  } { { "../../src/fx68k/fx68k.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/fx68k/fx68k.sv" 2467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/svp/ssp160x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/svp/ssp160x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSP160x-rtl " "Found design unit 1: SSP160x-rtl" {  } { { "../../src/SVP/SSP160x.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SVP/SSP160x.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSP160x " "Found entity 1: SSP160x" {  } { { "../../src/SVP/SSP160x.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SVP/SSP160x.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/svp/ssp160x_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/svp/ssp160x_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSP160x_PKG " "Found design unit 1: SSP160x_PKG" {  } { { "../../src/SVP/SSP160x_PKG.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SVP/SSP160x_PKG.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SSP160x_PKG-body " "Found design unit 2: SSP160x_PKG-body" {  } { { "../../src/SVP/SSP160x_PKG.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SVP/SSP160x_PKG.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/svp/svp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/svp/svp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SVP-rtl " "Found design unit 1: SVP-rtl" {  } { { "../../src/SVP/SVP.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SVP/SVP.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_ENTITY_NAME" "1 SVP " "Found entity 1: SVP" {  } { { "../../src/SVP/SVP.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/SVP/SVP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/t80/t80pa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/t80/t80pa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80pa-rtl " "Found design unit 1: T80pa-rtl" {  } { { "../../src/T80/T80pa.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80pa.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80pa " "Found entity 1: T80pa" {  } { { "../../src/T80/T80pa.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80pa.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/t80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/t80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../src/T80/T80_Reg.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80_Reg.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../src/T80/T80_Reg.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80_Reg.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/t80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/t80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../src/T80/T80_MCode.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80_MCode.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../src/T80/T80_MCode.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80_MCode.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/t80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/t80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../src/T80/T80_ALU.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80_ALU.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../src/T80/T80_ALU.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80_ALU.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/src/t80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/src/t80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../src/T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../src/T80/T80.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/src/T80/T80.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jt89 " "Found design unit 1: jt89" {  } { { "../../jt89/hdl/jt89.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt89/hdl/jt89.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt89 " "Found entity 1: jt89" {  } { { "../../jt89/hdl/jt89.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt89/hdl/jt89.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt89_noise " "Found entity 1: jt89_noise" {  } { { "../../jt89/hdl/jt89_noise.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt89/hdl/jt89_noise.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_vol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_vol.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt89_vol " "Found entity 1: jt89_vol" {  } { { "../../jt89/hdl/jt89_vol.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt89/hdl/jt89_vol.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt89_mixer " "Found entity 1: jt89_mixer" {  } { { "../../jt89/hdl/jt89_mixer.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt89/hdl/jt89_mixer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_tone.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt89/hdl/jt89_tone.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt89_tone " "Found entity 1: jt89_tone" {  } { { "../../jt89/hdl/jt89_tone.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt89/hdl/jt89_tone.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jt12 " "Found design unit 1: jt12" {  } { { "../../jt12/hdl/jt12.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12 " "Found entity 1: jt12" {  } { { "../../jt12/hdl/jt12.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_top " "Found entity 1: jt12_top" {  } { { "../../jt12/hdl/jt12_top.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_acc " "Found entity 1: jt12_acc" {  } { { "../../jt12/hdl/jt12_acc.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_acc.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_single_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_single_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_single_acc " "Found entity 1: jt12_single_acc" {  } { { "../../jt12/hdl/jt12_single_acc.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_single_acc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg " "Found entity 1: jt12_eg" {  } { { "../../jt12/hdl/jt12_eg.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg_cnt " "Found entity 1: jt12_eg_cnt" {  } { { "../../jt12/hdl/jt12_eg_cnt.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg_cnt.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg_comb " "Found entity 1: jt12_eg_comb" {  } { { "../../jt12/hdl/jt12_eg_comb.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg_comb.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_step.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_step.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg_step " "Found entity 1: jt12_eg_step" {  } { { "../../jt12/hdl/jt12_eg_step.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg_step.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_pure.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_pure.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg_pure " "Found entity 1: jt12_eg_pure" {  } { { "../../jt12/hdl/jt12_eg_pure.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg_pure.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_final.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg_final " "Found entity 1: jt12_eg_final" {  } { { "../../jt12/hdl/jt12_eg_final.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg_final.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_eg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg_ctrl " "Found entity 1: jt12_eg_ctrl" {  } { { "../../jt12/hdl/jt12_eg_ctrl.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_eg_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_exprom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_exprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_exprom " "Found entity 1: jt12_exprom" {  } { { "../../jt12/hdl/jt12_exprom.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_exprom.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_kon.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_kon.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_kon " "Found entity 1: jt12_kon" {  } { { "../../jt12/hdl/jt12_kon.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_kon.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_lfo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_lfo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_lfo " "Found entity 1: jt12_lfo" {  } { { "../../jt12/hdl/jt12_lfo.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_lfo.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_div " "Found entity 1: jt12_div" {  } { { "../../jt12/hdl/jt12_div.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_div.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_mod " "Found entity 1: jt12_mod" {  } { { "../../jt12/hdl/jt12_mod.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_mod.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_op.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_op " "Found entity 1: jt12_op" {  } { { "../../jt12/hdl/jt12_op.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_op.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_csr " "Found entity 1: jt12_csr" {  } { { "../../jt12/hdl/jt12_csr.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_csr.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pg " "Found entity 1: jt12_pg" {  } { { "../../jt12/hdl/jt12_pg.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_inc.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pg_inc " "Found entity 1: jt12_pg_inc" {  } { { "../../jt12/hdl/jt12_pg_inc.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pg_inc.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_dt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_dt.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pg_dt " "Found entity 1: jt12_pg_dt" {  } { { "../../jt12/hdl/jt12_pg_dt.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pg_dt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pg_sum " "Found entity 1: jt12_pg_sum" {  } { { "../../jt12/hdl/jt12_pg_sum.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pg_sum.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pg_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pg_comb " "Found entity 1: jt12_pg_comb" {  } { { "../../jt12/hdl/jt12_pg_comb.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pg_comb.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pm " "Found entity 1: jt12_pm" {  } { { "../../jt12/hdl/jt12_pm.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pm.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_logsin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_logsin.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_logsin " "Found entity 1: jt12_logsin" {  } { { "../../jt12/hdl/jt12_logsin.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_logsin.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_reg " "Found entity 1: jt12_reg" {  } { { "../../jt12/hdl/jt12_reg.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_reg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sh.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sh.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh " "Found entity 1: jt12_sh" {  } { { "../../jt12/hdl/jt12_sh.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_sh.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sh_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sh_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh_rst " "Found entity 1: jt12_sh_rst" {  } { { "../../jt12/hdl/jt12_sh_rst.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_sh_rst.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sh24.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sh24.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh24 " "Found entity 1: jt12_sh24" {  } { { "../../jt12/hdl/jt12_sh24.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_sh24.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sumch.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_sumch.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sumch " "Found entity 1: jt12_sumch" {  } { { "../../jt12/hdl/jt12_sumch.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_sumch.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_timers.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_timers.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_timers " "Found entity 1: jt12_timers" {  } { { "../../jt12/hdl/jt12_timers.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_timers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""} { "Info" "ISGN_ENTITY_NAME" "2 jt12_timer " "Found entity 2: jt12_timer" {  } { { "../../jt12/hdl/jt12_timers.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_timers.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pcm_interpol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_pcm_interpol.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pcm_interpol " "Found entity 1: jt12_pcm_interpol" {  } { { "../../jt12/hdl/jt12_pcm_interpol.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_pcm_interpol.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_mmr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_mmr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_mmr " "Found entity 1: jt12_mmr" {  } { { "../../jt12/hdl/jt12_mmr.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_mmr.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975482989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975482989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_dout.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_dout.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_dout " "Found entity 1: jt12_dout" {  } { { "../../jt12/hdl/jt12_dout.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_dout.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/jt12_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_rst " "Found entity 1: jt12_rst" {  } { { "../../jt12/hdl/jt12_rst.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/jt12_rst.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/adpcm/jt10_adpcm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/adpcm/jt10_adpcm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt10_adpcm_div " "Found entity 1: jt10_adpcm_div" {  } { { "../../jt12/hdl/adpcm/jt10_adpcm_div.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/adpcm/jt10_adpcm_div.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_genmix.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_genmix.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_genmix " "Found entity 1: jt12_genmix" {  } { { "../../jt12/hdl/mixer/jt12_genmix.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/mixer/jt12_genmix.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_decim.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_decim.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_decim " "Found entity 1: jt12_decim" {  } { { "../../jt12/hdl/mixer/jt12_decim.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/mixer/jt12_decim.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_interpol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_interpol.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_interpol " "Found entity 1: jt12_interpol" {  } { { "../../jt12/hdl/mixer/jt12_interpol.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/mixer/jt12_interpol.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_comb " "Found entity 1: jt12_comb" {  } { { "../../jt12/hdl/mixer/jt12_comb.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/mixer/jt12_comb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_fm_uprate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/fpgagen/jt12/hdl/mixer/jt12_fm_uprate.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_fm_uprate " "Found entity 1: jt12_fm_uprate" {  } { { "../../jt12/hdl/mixer/jt12_fm_uprate.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/jt12/hdl/mixer/jt12_fm_uprate.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VGA_PIX\";  expecting \"(\", or \"'\", or \".\" NP1_Toplevel.vhd(338) " "VHDL syntax error at NP1_Toplevel.vhd(338) near text \"VGA_PIX\";  expecting \"(\", or \"'\", or \".\"" {  } { { "NP1_Toplevel.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/NP1_Toplevel.vhd" 338 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "np1_toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file np1_toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/mist.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mist-modules/mist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mist " "Found design unit 1: mist" {  } { { "mist-modules/mist.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/mist.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "mist-modules/user_io.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/mist_video.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/mist_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 mist_video " "Found entity 1: mist_video" {  } { { "mist-modules/mist_video.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/mist_video.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "mist-modules/scandoubler.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/scandoubler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "osd.v(102) " "Verilog HDL information at osd.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "mist-modules/osd.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/osd.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "mist-modules/osd.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/rgb2ypbpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/rgb2ypbpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2ypbpr " "Found entity 1: rgb2ypbpr" {  } { { "mist-modules/rgb2ypbpr.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/rgb2ypbpr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/cofi.sv 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/cofi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cofi " "Found entity 1: cofi" {  } { { "mist-modules/cofi.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/cofi.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mist-modules/data_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mist-modules/data_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_io " "Found entity 1: data_io" {  } { { "mist-modules/data_io.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/mist-modules/data_io.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hybrid_pwm_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file hybrid_pwm_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_pwm_sd " "Found entity 1: hybrid_pwm_sd" {  } { { "hybrid_pwm_sd.v" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/hybrid_pwm_sd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "build_id.vhd 1 0 " "Found 1 design units, including 0 entities, in source file build_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 build_id " "Found design unit 1: build_id" {  } { { "build_id.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/fpgaGEN/Board/neptUNO/build_id.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736975483020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Neptuno2SPI7125/fpgaGEN/syn/np1/fpgagen.map.smsg " "Generated suppressed messages file D:/FPGA/Neptuno2SPI7125/fpgaGEN/syn/np1/fpgagen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736975483176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 16 00:11:23 2025 " "Processing ended: Thu Jan 16 00:11:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736975483176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736975483176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736975483176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483176 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1736975483817 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736975483817 ""}
