{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536303165064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536303165065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 07 08:52:44 2018 " "Processing started: Fri Sep 07 08:52:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536303165065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536303165065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioBoard -c AudioBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioBoard -c AudioBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536303165066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1536303165818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/uart2reg/uart2reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/uart2reg/uart2reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart2reg-rtl " "Found design unit 1: uart2reg-rtl" {  } { { "../../uart2reg/uart2reg.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/uart2reg/uart2reg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166674 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart2reg " "Found entity 1: uart2reg" {  } { { "../../uart2reg/uart2reg.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/uart2reg/uart2reg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/uart2reg/pkgarray.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /projects/fpga/bramvk38_fpga/uart2reg/pkgarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkgarray " "Found design unit 1: pkgarray" {  } { { "../../uart2reg/pkgarray.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/uart2reg/pkgarray.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/simple_uart_github/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/simple_uart_github/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-Behavioral " "Found design unit 1: uart-Behavioral" {  } { { "../../simple_uart_github/simple_uart.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/simple_uart_github/simple_uart.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166685 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../simple_uart_github/simple_uart.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/simple_uart_github/simple_uart.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_wbd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_wbd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_i2s_wbd-rtl " "Found design unit 1: tx_i2s_wbd-rtl" {  } { { "../../i2s_opencores/tx_i2s_wbd.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_wbd.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166690 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_i2s_wbd " "Found entity 1: tx_i2s_wbd" {  } { { "../../i2s_opencores/tx_i2s_wbd.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_wbd.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_tops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_tops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_i2s_tops-rtl " "Found design unit 1: tx_i2s_tops-rtl" {  } { { "../../i2s_opencores/tx_i2s_tops.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_tops.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166696 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_i2s_tops " "Found entity 1: tx_i2s_tops" {  } { { "../../i2s_opencores/tx_i2s_tops.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_tops.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_topm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_topm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_i2s_topm-rtl " "Found design unit 1: tx_i2s_topm-rtl" {  } { { "../../i2s_opencores/tx_i2s_topm.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_topm.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166701 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_i2s_topm " "Found entity 1: tx_i2s_topm" {  } { { "../../i2s_opencores/tx_i2s_topm.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_topm.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/tx_i2s_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_i2s_pack " "Found design unit 1: tx_i2s_pack" {  } { { "../../i2s_opencores/tx_i2s_pack.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/tx_i2s_pack.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_wbd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_wbd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_i2s_wbd-rtl " "Found design unit 1: rx_i2s_wbd-rtl" {  } { { "../../i2s_opencores/rx_i2s_wbd.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_wbd.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166712 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_i2s_wbd " "Found entity 1: rx_i2s_wbd" {  } { { "../../i2s_opencores/rx_i2s_wbd.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_wbd.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_tops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_tops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_i2s_tops-rtl " "Found design unit 1: rx_i2s_tops-rtl" {  } { { "../../i2s_opencores/rx_i2s_tops.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_tops.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166717 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_i2s_tops " "Found entity 1: rx_i2s_tops" {  } { { "../../i2s_opencores/rx_i2s_tops.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_tops.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_topm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_topm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_i2s_topm-rtl " "Found design unit 1: rx_i2s_topm-rtl" {  } { { "../../i2s_opencores/rx_i2s_topm.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_topm.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166723 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_i2s_topm " "Found entity 1: rx_i2s_topm" {  } { { "../../i2s_opencores/rx_i2s_topm.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_topm.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/rx_i2s_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_i2s_pack " "Found design unit 1: rx_i2s_pack" {  } { { "../../i2s_opencores/rx_i2s_pack.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/rx_i2s_pack.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/i2s_version.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/i2s_version.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_version-rtl " "Found design unit 1: i2s_version-rtl" {  } { { "../../i2s_opencores/i2s_version.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/i2s_version.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166732 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_version " "Found entity 1: i2s_version" {  } { { "../../i2s_opencores/i2s_version.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/i2s_version.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2s_opencores/i2s_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2s_opencores/i2s_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_codec-rtl " "Found design unit 1: i2s_codec-rtl" {  } { { "../../i2s_opencores/i2s_codec.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/i2s_codec.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166739 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_codec " "Found entity 1: i2s_codec" {  } { { "../../i2s_opencores/i2s_codec.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2s_opencores/i2s_codec.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2c_opencores/i2c_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2c_opencores/i2c_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top-structural " "Found design unit 1: i2c_master_top-structural" {  } { { "../../i2c_opencores/i2c_master_top.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2c_opencores/i2c_master_top.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166743 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../../i2c_opencores/i2c_master_top.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2c_opencores/i2c_master_top.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2c_opencores/i2c_master_byte_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2c_opencores/i2c_master_byte_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_byte_ctrl-structural " "Found design unit 1: i2c_master_byte_ctrl-structural" {  } { { "../../i2c_opencores/i2c_master_byte_ctrl.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2c_opencores/i2c_master_byte_ctrl.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166749 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../../i2c_opencores/i2c_master_byte_ctrl.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2c_opencores/i2c_master_byte_ctrl.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/i2c_opencores/i2c_master_bit_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/i2c_opencores/i2c_master_bit_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_bit_ctrl-structural " "Found design unit 1: i2c_master_bit_ctrl-structural" {  } { { "../../i2c_opencores/i2c_master_bit_ctrl.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2c_opencores/i2c_master_bit_ctrl.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166754 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../../i2c_opencores/i2c_master_bit_ctrl.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/i2c_opencores/i2c_master_bit_ctrl.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/bramvk38_fpga/audioboard/audioboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fpga/bramvk38_fpga/audioboard/audioboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioBoard-structure " "Found design unit 1: AudioBoard-structure" {  } { { "../audioboard.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/audioboard/audioboard.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166758 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioBoard " "Found entity 1: AudioBoard" {  } { { "../audioboard.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/audioboard/audioboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536303166758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536303166758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioBoard " "Elaborating entity \"AudioBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536303166845 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Reg_Write 8 16 audioboard.vhd(57) " "VHDL Incomplete Partial Association warning at audioboard.vhd(57): port or argument \"Reg_Write\" has 8/16 unassociated elements" {  } { { "../audioboard.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/audioboard/audioboard.vhd" 57 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1536303166856 "|AudioBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart2reg uart2reg:registers " "Elaborating entity \"uart2reg\" for hierarchy \"uart2reg:registers\"" {  } { { "../audioboard.vhd" "registers" { Text "D:/Projects/FPGA/bramvk38_fpga/audioboard/audioboard.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536303166892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:serial_simple " "Elaborating entity \"uart\" for hierarchy \"uart:serial_simple\"" {  } { { "../audioboard.vhd" "serial_simple" { Text "D:/Projects/FPGA/bramvk38_fpga/audioboard/audioboard.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536303166913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1536303168425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536303169342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536303169342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClkUser " "No output dependent on input pin \"ClkUser\"" {  } { { "../audioboard.vhd" "" { Text "D:/Projects/FPGA/bramvk38_fpga/audioboard/audioboard.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536303169525 "|AudioBoard|ClkUser"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1536303169525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536303169527 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536303169527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536303169527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536303169527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536303169569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 07 08:52:49 2018 " "Processing ended: Fri Sep 07 08:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536303169569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536303169569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536303169569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536303169569 ""}
