# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../minesweeper.srcs/sources_1/ip/one_bcm/one_bcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/one_gcm/one_gcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/one_rcm/one_rcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/one_image_rom_2/sim/one_image_rom.v" \
"../../../../minesweeper.srcs/sources_1/ip/zero_bcm/zero_bcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/zero_gcm/zero_gcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/zero_rcm/zero_rcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/zero_image_rom/zero_image_rom_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/facing_down_rcm/facing_down_rcm_sim_netlist.v" \
"../../../../minesweeper.srcs/sources_1/ip/facing_down_image_rom/facing_down_image_rom_sim_netlist.v" \

sv xil_defaultlib  \
"../../../../minesweeper.srcs/sources_1/new/minesweeper.sv" \
"../../../../minesweeper.srcs/sim_1/new/minesweeper_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
