0.6
2019.1
May 24 2019
15:06:07
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim/glbl.v,1604081749,verilog,,,,glbl,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sim_1/new/tb.v,1604801608,verilog,,,,tb,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/Regs.v,1604704799,systemVerilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v,,Regs,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v,1604704437,verilog,,,,SPI,,,,,,,,
