// Seed: 3430154883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output reg id_12;
  inout wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_10,
      id_5,
      id_2,
      id_13,
      id_9,
      id_13,
      id_11,
      id_5,
      id_5,
      id_1,
      id_6
  );
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_8;
  always @(posedge id_9) begin : LABEL_0
    id_12 = 1;
  end
  always @(posedge id_13) $signed(11);
  ;
endmodule
