name: cam_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
byte_size: 0x1000
registers:
  - name: dvp2axi_configue
    description: ""
    byte_offset: 0x0
    byte_size: 0x4
    fieldset: dvp2axi_configue
  - name: dvp2ahb_addr_start_0
    description: ""
    byte_offset: 0x4
    byte_size: 0x4
    fieldset: dvp2ahb_addr_start_0
  - name: dvp2ahb_mem_bcnt_0
    description: ""
    byte_offset: 0x8
    byte_size: 0x4
    fieldset: dvp2ahb_mem_bcnt_0
  - name: dvp2ahb_frame_bcnt_0
    description: ""
    byte_offset: 0xc
    byte_size: 0x4
    fieldset: dvp2ahb_frame_bcnt_0
  - name: dvp2ahb_addr_start_1
    description: ""
    byte_offset: 0x10
    byte_size: 0x4
    fieldset: dvp2ahb_addr_start_1
  - name: dvp2ahb_mem_bcnt_1
    description: ""
    byte_offset: 0x14
    byte_size: 0x4
    fieldset: dvp2ahb_mem_bcnt_1
  - name: dvp2ahb_frame_bcnt_1
    description: ""
    byte_offset: 0x18
    byte_size: 0x4
    fieldset: dvp2ahb_frame_bcnt_1
  - name: dvp_status_and_error
    description: ""
    byte_offset: 0x1c
    byte_size: 0x4
    fieldset: dvp_status_and_error
  - name: dvp_frame_fifo_pop
    description: ""
    byte_offset: 0x20
    byte_size: 0x4
    fieldset: dvp_frame_fifo_pop
  - name: snsr_control
    description: ""
    byte_offset: 0x24
    byte_size: 0x4
    fieldset: snsr_control
  - name: int_control
    description: ""
    byte_offset: 0x28
    byte_size: 0x4
    fieldset: int_control
  - name: hsync_control
    description: ""
    byte_offset: 0x30
    byte_size: 0x4
    fieldset: hsync_control
  - name: vsync_control
    description: ""
    byte_offset: 0x34
    byte_size: 0x4
    fieldset: vsync_control
  - name: frame_size_control
    description: ""
    byte_offset: 0x38
    byte_size: 0x4
    fieldset: frame_size_control
  - name: frame_start_addr0_0
    description: ""
    byte_offset: 0x40
    byte_size: 0x4
    fieldset: frame_start_addr0_0
  - name: frame_byte_cnt0_0
    description: ""
    byte_offset: 0x44
    byte_size: 0x4
    fieldset: frame_byte_cnt0_0
  - name: frame_start_addr0_1
    description: ""
    byte_offset: 0x48
    byte_size: 0x4
    fieldset: frame_start_addr0_1
  - name: frame_byte_cnt0_1
    description: ""
    byte_offset: 0x4c
    byte_size: 0x4
    fieldset: frame_byte_cnt0_1
  - name: frame_start_addr0_2
    description: ""
    byte_offset: 0x50
    byte_size: 0x4
    fieldset: frame_start_addr0_2
  - name: frame_byte_cnt0_2
    description: ""
    byte_offset: 0x54
    byte_size: 0x4
    fieldset: frame_byte_cnt0_2
  - name: frame_start_addr0_3
    description: ""
    byte_offset: 0x58
    byte_size: 0x4
    fieldset: frame_start_addr0_3
  - name: frame_byte_cnt0_3
    description: ""
    byte_offset: 0x5c
    byte_size: 0x4
    fieldset: frame_byte_cnt0_3
  - name: frame_start_addr0_4
    description: ""
    byte_offset: 0x60
    byte_size: 0x4
    fieldset: frame_start_addr0_4
  - name: frame_byte_cnt0_4
    description: ""
    byte_offset: 0x64
    byte_size: 0x4
    fieldset: frame_byte_cnt0_4
  - name: frame_start_addr0_5
    description: ""
    byte_offset: 0x68
    byte_size: 0x4
    fieldset: frame_start_addr0_5
  - name: frame_byte_cnt0_5
    description: ""
    byte_offset: 0x6c
    byte_size: 0x4
    fieldset: frame_byte_cnt0_5
  - name: frame_start_addr0_6
    description: ""
    byte_offset: 0x70
    byte_size: 0x4
    fieldset: frame_start_addr0_6
  - name: frame_byte_cnt0_6
    description: ""
    byte_offset: 0x74
    byte_size: 0x4
    fieldset: frame_byte_cnt0_6
  - name: frame_start_addr0_7
    description: ""
    byte_offset: 0x78
    byte_size: 0x4
    fieldset: frame_start_addr0_7
  - name: frame_byte_cnt0_7
    description: ""
    byte_offset: 0x7c
    byte_size: 0x4
    fieldset: frame_byte_cnt0_7
  - name: frame_start_addr1_0
    description: ""
    byte_offset: 0x80
    byte_size: 0x4
    fieldset: frame_start_addr1_0
  - name: frame_byte_cnt1_0
    description: ""
    byte_offset: 0x84
    byte_size: 0x4
    fieldset: frame_byte_cnt1_0
  - name: frame_start_addr1_1
    description: ""
    byte_offset: 0x88
    byte_size: 0x4
    fieldset: frame_start_addr1_1
  - name: frame_byte_cnt1_1
    description: ""
    byte_offset: 0x8c
    byte_size: 0x4
    fieldset: frame_byte_cnt1_1
  - name: frame_start_addr1_2
    description: ""
    byte_offset: 0x90
    byte_size: 0x4
    fieldset: frame_start_addr1_2
  - name: frame_byte_cnt1_2
    description: ""
    byte_offset: 0x94
    byte_size: 0x4
    fieldset: frame_byte_cnt1_2
  - name: frame_start_addr1_3
    description: ""
    byte_offset: 0x98
    byte_size: 0x4
    fieldset: frame_start_addr1_3
  - name: frame_byte_cnt1_3
    description: ""
    byte_offset: 0x9c
    byte_size: 0x4
    fieldset: frame_byte_cnt1_3
  - name: frame_start_addr1_4
    description: ""
    byte_offset: 0xa0
    byte_size: 0x4
    fieldset: frame_start_addr1_4
  - name: frame_byte_cnt1_4
    description: ""
    byte_offset: 0xa4
    byte_size: 0x4
    fieldset: frame_byte_cnt1_4
  - name: frame_start_addr1_5
    description: ""
    byte_offset: 0xa8
    byte_size: 0x4
    fieldset: frame_start_addr1_5
  - name: frame_byte_cnt1_5
    description: ""
    byte_offset: 0xac
    byte_size: 0x4
    fieldset: frame_byte_cnt1_5
  - name: frame_start_addr1_6
    description: ""
    byte_offset: 0xb0
    byte_size: 0x4
    fieldset: frame_start_addr1_6
  - name: frame_byte_cnt1_6
    description: ""
    byte_offset: 0xb4
    byte_size: 0x4
    fieldset: frame_byte_cnt1_6
  - name: frame_start_addr1_7
    description: ""
    byte_offset: 0xb8
    byte_size: 0x4
    fieldset: frame_start_addr1_7
  - name: frame_byte_cnt1_7
    description: ""
    byte_offset: 0xbc
    byte_size: 0x4
    fieldset: frame_byte_cnt1_7
  - name: dvp_debug
    description: ""
    byte_offset: 0xff0
    byte_size: 0x4
    fieldset: dvp_debug
  - name: dvp_dummy_reg
    description: ""
    byte_offset: 0xffc
    byte_size: 0x4
    fieldset: dvp_dummy_reg
fieldsets:
  - name: dvp2axi_configue
    description: ""
    fields:
      - name: reg_dvp_enable
        description: ""
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: reg_sw_mode
        description: ""
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: reg_fram_vld_pol
        description: ""
        bit_size: 1
        bit_offset: 2
        default_value: 0x1
      - name: reg_line_vld_pol
        description: ""
        bit_size: 1
        bit_offset: 3
        default_value: 0x1
      - name: reg_hburst
        description: ""
        bit_size: 2
        bit_offset: 4
        default_value: 0x3
      - name: reserved_6_7
        description: ""
        bit_size: 2
        bit_offset: 6
        default_value: 0x0
      - name: reg_dvp_mode
        description: ""
        bit_size: 3
        bit_offset: 8
        default_value: 0x0
      - name: reg_hw_mode_fwrap
        description: ""
        bit_size: 1
        bit_offset: 11
        default_value: 0x1
      - name: reg_drop_en
        description: ""
        bit_size: 1
        bit_offset: 12
        default_value: 0x0
      - name: reg_drop_even
        description: ""
        bit_size: 1
        bit_offset: 13
        default_value: 0x0
      - name: reg_subsample_en
        description: ""
        bit_size: 1
        bit_offset: 14
        default_value: 0x0
      - name: reg_subsample_even
        description: ""
        bit_size: 1
        bit_offset: 15
        default_value: 0x0
      - name: reg_interlv_mode
        description: ""
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: reserved_17_19
        description: ""
        bit_size: 3
        bit_offset: 17
        default_value: 0x0
      - name: reg_dvp_pix_clk_cg
        description: ""
        bit_size: 1
        bit_offset: 20
        default_value: 0x0
      - name: reserved_21_23
        description: ""
        bit_size: 3
        bit_offset: 21
        default_value: 0x0
      - name: reg_dvp_wait_cycle
        description: ""
        bit_size: 8
        bit_offset: 24
        default_value: 0x40
  - name: dvp2ahb_addr_start_0
    description: ""
    fields:
      - name: reg_addr_start_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x80000000
  - name: dvp2ahb_mem_bcnt_0
    description: ""
    fields:
      - name: reg_mem_burst_cnt_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0xc000
  - name: dvp2ahb_frame_bcnt_0
    description: ""
    fields:
      - name: reg_frame_burst_cnt_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0xc000
  - name: dvp2ahb_addr_start_1
    description: ""
    fields:
      - name: reg_addr_start_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x80000000
  - name: dvp2ahb_mem_bcnt_1
    description: ""
    fields:
      - name: reg_mem_burst_cnt_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0xc000
  - name: dvp2ahb_frame_bcnt_1
    description: ""
    fields:
      - name: reg_frame_burst_cnt_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0xc000
  - name: dvp_status_and_error
    description: ""
    fields:
      - name: sts_normal_int_0
        description: ""
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: sts_normal_int_1
        description: ""
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: sts_mem_int_0
        description: ""
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: sts_mem_int_1
        description: ""
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: sts_frame_int_0
        description: ""
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: sts_frame_int_1
        description: ""
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: sts_fifo_int_0
        description: ""
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: sts_fifo_int_1
        description: ""
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: sts_hcnt_int
        description: ""
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
      - name: sts_vcnt_int
        description: ""
        bit_size: 1
        bit_offset: 9
        default_value: 0x0
      - name: reserved_10_15
        description: ""
        bit_size: 6
        bit_offset: 10
        default_value: 0x0
      - name: ahb_idle_0
        description: ""
        bit_size: 1
        bit_offset: 16
        default_value: 0x1
      - name: ahb_idle_1
        description: ""
        bit_size: 1
        bit_offset: 17
        default_value: 0x1
      - name: reserved_18
        description: ""
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: st_dvp_idle
        description: ""
        bit_size: 1
        bit_offset: 19
        default_value: 0x1
      - name: frame_valid_cnt_0
        description: ""
        bit_size: 4
        bit_offset: 20
        default_value: 0x0
      - name: frame_valid_cnt_1
        description: ""
        bit_size: 4
        bit_offset: 24
        default_value: 0x0
      - name: st_bus_idle
        description: ""
        bit_size: 1
        bit_offset: 28
        default_value: 0x1
      - name: st_bus_func
        description: ""
        bit_size: 1
        bit_offset: 29
        default_value: 0x0
      - name: st_bus_wait
        description: ""
        bit_size: 1
        bit_offset: 30
        default_value: 0x0
      - name: st_bus_flsh
        description: ""
        bit_size: 1
        bit_offset: 31
        default_value: 0x0
  - name: dvp_frame_fifo_pop
    description: ""
    fields:
      - name: rfifo_pop_0
        description: ""
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: rfifo_pop_1
        description: ""
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: reserved_2_3
        description: ""
        bit_size: 2
        bit_offset: 2
        default_value: 0x0
      - name: reg_int_normal_clr_0
        description: ""
        bit_size: 1
        bit_offset: 4
        default_value: 0x0
      - name: reg_int_mem_clr_0
        description: ""
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: reg_int_frame_clr_0
        description: ""
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: reg_int_fifo_clr_0
        description: ""
        bit_size: 1
        bit_offset: 7
        default_value: 0x0
      - name: reg_int_hcnt_clr_0
        description: ""
        bit_size: 1
        bit_offset: 8
        default_value: 0x0
      - name: reg_int_vcnt_clr_0
        description: ""
        bit_size: 1
        bit_offset: 9
        default_value: 0x0
      - name: reserved_10_15
        description: ""
        bit_size: 6
        bit_offset: 10
        default_value: 0x0
      - name: reg_int_normal_clr_1
        description: ""
        bit_size: 1
        bit_offset: 16
        default_value: 0x0
      - name: reg_int_mem_clr_1
        description: ""
        bit_size: 1
        bit_offset: 17
        default_value: 0x0
      - name: reg_int_frame_clr_1
        description: ""
        bit_size: 1
        bit_offset: 18
        default_value: 0x0
      - name: reg_int_fifo_clr_1
        description: ""
        bit_size: 1
        bit_offset: 19
        default_value: 0x0
      - name: reserved_20_31
        description: ""
        bit_size: 12
        bit_offset: 20
        default_value: 0x0
  - name: snsr_control
    description: ""
    fields:
      - name: reg_cam_rst
        description: ""
        bit_size: 1
        bit_offset: 0
        default_value: 0x1
      - name: reg_cam_pwdn
        description: ""
        bit_size: 1
        bit_offset: 1
        default_value: 0x1
      - name: reserved_2_31
        description: ""
        bit_size: 30
        bit_offset: 2
        default_value: 0x0
  - name: int_control
    description: ""
    fields:
      - name: reg_int_normal_0_en
        description: ""
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: reg_int_normal_1_en
        description: ""
        bit_size: 1
        bit_offset: 1
        default_value: 0x0
      - name: reg_int_mem_en
        description: ""
        bit_size: 1
        bit_offset: 2
        default_value: 0x0
      - name: reg_int_frame_en
        description: ""
        bit_size: 1
        bit_offset: 3
        default_value: 0x0
      - name: reg_int_fifo_en
        description: ""
        bit_size: 1
        bit_offset: 4
        default_value: 0x1
      - name: reg_int_hcnt_en
        description: ""
        bit_size: 1
        bit_offset: 5
        default_value: 0x0
      - name: reg_int_vcnt_en
        description: ""
        bit_size: 1
        bit_offset: 6
        default_value: 0x0
      - name: reserved_7_27
        description: ""
        bit_size: 21
        bit_offset: 7
        default_value: 0x0
      - name: reg_frame_cnt_trgr_int
        description: ""
        bit_size: 4
        bit_offset: 28
        default_value: 0x0
  - name: hsync_control
    description: ""
    fields:
      - name: reg_hsync_act_end
        description: ""
        bit_size: 16
        bit_offset: 0
        default_value: 0xffff
      - name: reg_hsync_act_start
        description: ""
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
  - name: vsync_control
    description: ""
    fields:
      - name: reg_vsync_act_end
        description: ""
        bit_size: 16
        bit_offset: 0
        default_value: 0xffff
      - name: reg_vsync_act_start
        description: ""
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
  - name: frame_size_control
    description: ""
    fields:
      - name: reg_total_hcnt
        description: ""
        bit_size: 16
        bit_offset: 0
        default_value: 0x0
      - name: reg_total_vcnt
        description: ""
        bit_size: 16
        bit_offset: 16
        default_value: 0x0
  - name: frame_start_addr0_0
    description: ""
    fields:
      - name: frame_start_addr_0_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_0
    description: ""
    fields:
      - name: frame_byte_cnt_0_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_1
    description: ""
    fields:
      - name: frame_start_addr_0_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_1
    description: ""
    fields:
      - name: frame_byte_cnt_0_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_2
    description: ""
    fields:
      - name: frame_start_addr_0_2
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_2
    description: ""
    fields:
      - name: frame_byte_cnt_0_2
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_3
    description: ""
    fields:
      - name: frame_start_addr_0_3
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_3
    description: ""
    fields:
      - name: frame_byte_cnt_0_3
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_4
    description: ""
    fields:
      - name: frame_start_addr_0_4
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_4
    description: ""
    fields:
      - name: frame_byte_cnt_0_4
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_5
    description: ""
    fields:
      - name: frame_start_addr_0_5
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_5
    description: ""
    fields:
      - name: frame_byte_cnt_0_5
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_6
    description: ""
    fields:
      - name: frame_start_addr_0_6
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_6
    description: ""
    fields:
      - name: frame_byte_cnt_0_6
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr0_7
    description: ""
    fields:
      - name: frame_start_addr_0_7
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt0_7
    description: ""
    fields:
      - name: frame_byte_cnt_0_7
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_0
    description: ""
    fields:
      - name: frame_start_addr_1_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_0
    description: ""
    fields:
      - name: frame_byte_cnt_1_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_1
    description: ""
    fields:
      - name: frame_start_addr_1_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_1
    description: ""
    fields:
      - name: frame_byte_cnt_1_1
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_2
    description: ""
    fields:
      - name: frame_start_addr_1_2
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_2
    description: ""
    fields:
      - name: frame_byte_cnt_1_2
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_3
    description: ""
    fields:
      - name: frame_start_addr_1_3
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_3
    description: ""
    fields:
      - name: frame_byte_cnt_1_3
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_4
    description: ""
    fields:
      - name: frame_start_addr_1_4
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_4
    description: ""
    fields:
      - name: frame_byte_cnt_1_4
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_5
    description: ""
    fields:
      - name: frame_start_addr_1_5
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_5
    description: ""
    fields:
      - name: frame_byte_cnt_1_5
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_6
    description: ""
    fields:
      - name: frame_start_addr_1_6
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_6
    description: ""
    fields:
      - name: frame_byte_cnt_1_6
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_start_addr1_7
    description: ""
    fields:
      - name: frame_start_addr_1_7
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: frame_byte_cnt1_7
    description: ""
    fields:
      - name: frame_byte_cnt_1_7
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0x0
  - name: dvp_debug
    description: ""
    fields:
      - name: reg_dvp_dbg_en
        description: ""
        bit_size: 1
        bit_offset: 0
        default_value: 0x0
      - name: reg_dvp_dbg_sel
        description: ""
        bit_size: 3
        bit_offset: 1
        default_value: 0x0
      - name: reserved_4_31
        description: ""
        bit_size: 28
        bit_offset: 4
        default_value: 0x0
  - name: dvp_dummy_reg
    description: ""
    fields:
      - name: RESERVED_31_0
        description: ""
        bit_size: 32
        bit_offset: 0
        default_value: 0xf0f0f0f0
