# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/sync_fifo.mpf
# Loading project sync_fifo
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim work.tb -voptargs=+acc
# vsim work.tb -voptargs="+acc" 
# Start time: 05:12:02 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# Break key hit
# Simulation stop requested.
# Compile of sync_fifo.sv was successful.
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 05:17:50 on Nov 08,2024, Elapsed time: 0:05:48
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.tb 
# Start time: 05:17:50 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# time:                 195,data_in = 00000000, data_out =00100100
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 345 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Causality operation skipped due to absence of debug database file
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 05:34:09 on Nov 08,2024, Elapsed time: 0:16:19
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 05:34:09 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 345 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 05:42:07 on Nov 08,2024, Elapsed time: 0:07:58
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 05:42:08 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 11000101, data_out =00000000
# time:                 185,data_in = 10101010, data_out =00000000
# time:                 195,data_in = 11100101, data_out =00000000
# time:                 205,data_in = 01110111, data_out =00000000
# time:                 215,data_in = 00000000, data_out =00000000
# time:                 235,data_in = 00000000, data_out =10101010
# time:                 245,data_in = 00000000, data_out =11100101
# time:                 255,data_in = 00000000, data_out =01110111
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 385 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 06:26:24 on Nov 08,2024, Elapsed time: 0:44:16
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 06:26:24 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 345 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 10:46:00 on Nov 08,2024, Elapsed time: 4:19:36
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 10:46:00 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 345 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 10:51:59 on Nov 08,2024, Elapsed time: 0:05:59
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 10:51:59 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 345 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Compile of syn.sv was successful.
vsim -voptargs=+acc work.tb
# End time: 10:59:04 on Nov 08,2024, Elapsed time: 0:07:05
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 10:59:04 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
vsim -voptargs=+acc work.tb
# End time: 10:59:40 on Nov 08,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 10:59:40 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 00000000, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00100100
# time:                 195,data_in = 00000000, data_out =10000001
# time:                 205,data_in = 00000000, data_out =00001001
# time:                 215,data_in = 00000000, data_out =01100011
# time:                 225,data_in = 00000000, data_out =00001101
# time:                 235,data_in = 00000000, data_out =10001101
# time:                 245,data_in = 00000000, data_out =01100101
# time:                 255,data_in = 00000000, data_out =00010010
# time:                 265,data_in = 00000000, data_out =00000001
# time:                 275,data_in = 00000000, data_out =00001101
# time:                 285,data_in = 00000000, data_out =01110110
# time:                 295,data_in = 00000000, data_out =00111101
# time:                 305,data_in = 00000000, data_out =11101101
# time:                 315,data_in = 00000000, data_out =10001100
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(26)
#    Time: 325 ns  Iteration: 1  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 26
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb
# End time: 11:10:21 on Nov 08,2024, Elapsed time: 0:10:41
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 11:10:21 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 00000000, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00100100
# time:                 195,data_in = 00000000, data_out =10000001
# time:                 205,data_in = 00000000, data_out =00001001
# time:                 215,data_in = 00000000, data_out =01100011
# time:                 225,data_in = 00000000, data_out =00001101
# time:                 235,data_in = 00000000, data_out =10001101
# time:                 245,data_in = 00000000, data_out =01100101
# time:                 255,data_in = 00000000, data_out =00010010
# time:                 265,data_in = 00000000, data_out =00000001
# time:                 275,data_in = 00000000, data_out =00001101
# time:                 285,data_in = 00000000, data_out =01110110
# time:                 295,data_in = 00000000, data_out =00111101
# time:                 305,data_in = 00000000, data_out =11101101
# time:                 315,data_in = 00000000, data_out =10001100
# time:                 325,data_in = 00000000, data_out =11111001
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(27)
#    Time: 355 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 27
# Compile of syn.sv was successful.
vsim -voptargs=+acc work.tb
# End time: 12:45:38 on Nov 08,2024, Elapsed time: 1:35:17
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.tb 
# Start time: 12:45:38 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
add wave -r /*
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 00000000, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00100100
# time:                 195,data_in = 00000000, data_out =10000001
# time:                 205,data_in = 00000000, data_out =00001001
# time:                 215,data_in = 00000000, data_out =01100011
# time:                 225,data_in = 00000000, data_out =00001101
# time:                 235,data_in = 00000000, data_out =10001101
# time:                 245,data_in = 00000000, data_out =01100101
# time:                 255,data_in = 00000000, data_out =00010010
# time:                 265,data_in = 00000000, data_out =00000001
# time:                 275,data_in = 00000000, data_out =00001101
# time:                 285,data_in = 00000000, data_out =01110110
# time:                 295,data_in = 00000000, data_out =00111101
# time:                 305,data_in = 00000000, data_out =11101101
# time:                 315,data_in = 00000000, data_out =10001100
# time:                 325,data_in = 00000000, data_out =11111001
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(27)
#    Time: 355 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 27
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# Load canceled

do run.dodo
# Cannot open macro file: run.dodo
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:37:15 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:37:16 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 14:37:17 on Nov 08,2024, Elapsed time: 1:51:39
# Errors: 0, Warnings: 3
# vsim work.tb 
# Start time: 14:37:17 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 14:37:22 on Nov 08,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" test_full 
# Start time: 14:37:22 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-11) Could not find work.test_full.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:41:36 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:41:36 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim work.tb 
# Start time: 14:37:22 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 14:41:40 on Nov 08,2024, Elapsed time: 0:04:18
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" work.tb "+testname" =test_full 
# Start time: 14:41:40 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-11) Could not find work.=test_full.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:43:04 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:43:04 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim work.tb 
# Start time: 14:41:40 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 14:43:09 on Nov 08,2024, Elapsed time: 0:01:29
# Errors: 1, Warnings: 7
# vsim -voptargs="+acc" work.tb "+testname" =test_full 
# Start time: 14:43:09 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-11) Could not find work.=test_full.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:52:02 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:52:02 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim work.tb 
# Start time: 14:43:09 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 14:52:06 on Nov 08,2024, Elapsed time: 0:08:57
# Errors: 1, Warnings: 6
# vsim -voptargs="+acc" work.tb "+testname" =test_full 
# Start time: 14:52:07 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-11) Could not find work.=test_full.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
do run.dodo
# Cannot open macro file: run.dodo



do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:52:36 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:52:36 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim work.tb 
# Start time: 14:52:07 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 14:52:41 on Nov 08,2024, Elapsed time: 0:00:34
# Errors: 1, Warnings: 6
# vsim -voptargs="+acc" tb "+testname" =test_full 
# Start time: 14:52:41 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-11) Could not find work.=test_full.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
cat run.do
# vlog +define+DEBUG syn.sv tb.sv
# 
# vsim work.tb
# vsim -voptargs=+acc tb +testname =test_full
# add wave sim:tb/*
# 
# run -all
# 

do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:59:16 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 14:59:16 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim work.tb 
# Start time: 14:52:41 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=5.
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 14:59:21 on Nov 08,2024, Elapsed time: 0:06:40
# Errors: 1, Warnings: 6
# vsim work.tb "+testname" =test_full 
# Start time: 14:59:21 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-11) Could not find work.=test_full.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
vsim -L work testbench -voptargs="+acc" +testname=test_full
# vsim -L work testbench -voptargs="+acc" "+testname=test_full" 
# Start time: 14:59:21 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: (vopt-11) Could not find work.testbench.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
vsim -L work tb -voptargs="+acc" +testname=test_full
# vsim -L work tb -voptargs="+acc" "+testname=test_full" 
# Start time: 14:59:21 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=5.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv Line: 24
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(47)
#    Time: 275 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 47
vsim -L work tb -voptargs="+acc" +testname=test_overflow
# End time: 15:03:01 on Nov 08,2024, Elapsed time: 0:03:40
# Errors: 2, Warnings: 8
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 15:03:01 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt8
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv Line: 24
run -all
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 11000101, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00000000
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv(47)
#    Time: 285 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /u/koushik/system_verilog/System-verilog/fifo/sync_fifo/tb.sv line 47
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:07:02 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 15:07:03 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 15:07:04 on Nov 08,2024, Elapsed time: 0:04:03
# Errors: 0, Warnings: 2
# vsim work.tb 
# Start time: 15:07:04 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb(fast)
# End time: 15:07:09 on Nov 08,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 15:07:09 on Nov 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 11000101, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(47)
#    Time: 285 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 47
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:10:26 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 15:10:27 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# No design specified

quit -sim
# End time: 15:16:50 on Nov 08,2024, Elapsed time: 0:09:41
# Errors: 0, Warnings: 6
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:16:55 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 15:16:56 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_overflow" 
# Start time: 15:16:56 on Nov 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt8
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 10000001, data_out =00000000
# time:                  35,data_in = 00001001, data_out =00000000
# time:                  45,data_in = 01100011, data_out =00000000
# time:                  55,data_in = 00001101, data_out =00000000
# time:                  65,data_in = 10001101, data_out =00000000
# time:                  75,data_in = 01100101, data_out =00000000
# time:                  85,data_in = 00010010, data_out =00000000
# time:                  95,data_in = 00000001, data_out =00000000
# time:                 105,data_in = 00001101, data_out =00000000
# time:                 115,data_in = 01110110, data_out =00000000
# time:                 125,data_in = 00111101, data_out =00000000
# time:                 135,data_in = 11101101, data_out =00000000
# time:                 145,data_in = 10001100, data_out =00000000
# time:                 155,data_in = 11111001, data_out =00000000
# time:                 165,data_in = 11000110, data_out =00000000
# time:                 175,data_in = 11000101, data_out =00000000
# time:                 185,data_in = 00000000, data_out =00000000
# ** Note: $stop    : tb.sv(47)
#    Time: 285 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 47
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:03:59 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 20:04:00 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 20:04:01 on Nov 08,2024, Elapsed time: 4:47:05
# Errors: 0, Warnings: 4
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 20:04:01 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# ** Error (suppressible): (vsim-PLI-3070) $urandom : Too many arguments.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 48
# ** Error (suppressible): (vsim-PLI-3070) $urandom : Too many arguments.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 56
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 4
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:05:01 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 20:05:01 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 20:04:01 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=7.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  85,data_in = 10000001, data_out =00000000
# time:                  95,data_in = 00000000, data_out =00000000
# time:                 155,data_in = 00001001, data_out =00000000
# time:                 165,data_in = 00000000, data_out =00000000
# time:                 245,data_in = 01100011, data_out =00000000
# time:                 255,data_in = 00000000, data_out =00000000
# time:                 365,data_in = 00001101, data_out =00000000
# time:                 375,data_in = 00000000, data_out =00000000
# time:                 405,data_in = 10001101, data_out =00000000
# time:                 415,data_in = 00000000, data_out =00000000
# time:                 445,data_in = 01100101, data_out =00000000
# time:                 455,data_in = 00000000, data_out =00000000
# time:                 515,data_in = 00010010, data_out =00000000
# time:                 525,data_in = 00000000, data_out =00000000
# time:                 615,data_in = 00000001, data_out =00000000
# time:                 625,data_in = 00000000, data_out =00000000
# time:                 685,data_in = 00001101, data_out =00000000
# time:                 695,data_in = 00000000, data_out =00000000
# time:                 785,data_in = 01110110, data_out =00000000
# time:                 795,data_in = 00000000, data_out =00000000
# time:                 815,data_in = 00111101, data_out =00000000
# time:                 825,data_in = 00000000, data_out =00000000
# time:                 905,data_in = 11101101, data_out =00000000
# time:                 915,data_in = 00000000, data_out =00000000
# time:                 965,data_in = 10001100, data_out =00000000
# time:                 975,data_in = 00000000, data_out =00000000
# time:                 995,data_in = 11111001, data_out =00000000
# time:                1005,data_in = 00000000, data_out =00000000
# time:                1035,data_in = 11000110, data_out =00000000
# time:                1045,data_in = 00000000, data_out =00000000
# time:                1085,data_in = 11000101, data_out =00000000
# time:                1095,data_in = 00000000, data_out =00000000
# time:                1165,data_in = 10101010, data_out =00000000
# time:                1175,data_in = 00000000, data_out =00000000
# time:                1215,data_in = 11100101, data_out =00000000
# time:                1225,data_in = 00000000, data_out =00000000
# time:                1335,data_in = 01110111, data_out =00000000
# time:                1345,data_in = 00000000, data_out =00000000
# time:                1465,data_in = 00000000, data_out =00100100
# time:                1535,data_in = 00000000, data_out =10000001
# time:                1605,data_in = 00000000, data_out =00001001
# time:                1655,data_in = 00000000, data_out =01100011
# time:                1685,data_in = 00000000, data_out =00001101
# time:                1725,data_in = 00000000, data_out =10001101
# time:                1825,data_in = 00000000, data_out =01100101
# time:                1895,data_in = 00000000, data_out =00010010
# time:                2015,data_in = 00000000, data_out =00000001
# time:                2115,data_in = 00000000, data_out =00001101
# time:                2235,data_in = 00000000, data_out =01110110
# time:                2355,data_in = 00000000, data_out =00111101
# time:                2425,data_in = 00000000, data_out =11101101
# time:                2495,data_in = 00000000, data_out =10001100
# time:                2525,data_in = 00000000, data_out =11111001
# time:                2615,data_in = 00000000, data_out =11000110
# ** Note: $stop    : tb.sv(63)
#    Time: 2995 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 63
# Compile of sync_fifo.sv was successful.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:11:11 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 20:11:11 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 20:11:13 on Nov 08,2024, Elapsed time: 0:07:12
# Errors: 2, Warnings: 10
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 20:11:13 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  85,data_in = 10000001, data_out =00000000
# time:                  95,data_in = 00000000, data_out =00000000
# time:                 155,data_in = 00001001, data_out =00000000
# time:                 165,data_in = 00000000, data_out =00000000
# time:                 245,data_in = 01100011, data_out =00000000
# time:                 255,data_in = 00000000, data_out =00000000
# time:                 365,data_in = 00001101, data_out =00000000
# time:                 375,data_in = 00000000, data_out =00000000
# time:                 405,data_in = 10001101, data_out =00000000
# time:                 415,data_in = 00000000, data_out =00000000
# time:                 445,data_in = 01100101, data_out =00000000
# time:                 455,data_in = 00000000, data_out =00000000
# time:                 515,data_in = 00010010, data_out =00000000
# time:                 525,data_in = 00000000, data_out =00000000
# time:                 615,data_in = 00000001, data_out =00000000
# time:                 625,data_in = 00000000, data_out =00000000
# time:                 685,data_in = 00001101, data_out =00000000
# time:                 695,data_in = 00000000, data_out =00000000
# time:                 795,data_in = 00000000, data_out =00100100
# time:                 865,data_in = 00000000, data_out =10000001
# time:                 935,data_in = 00000000, data_out =00001001
# time:                 985,data_in = 00000000, data_out =01100011
# time:                1015,data_in = 00000000, data_out =00001101
# time:                1055,data_in = 00000000, data_out =10001101
# time:                1155,data_in = 00000000, data_out =01100101
# time:                1225,data_in = 00000000, data_out =00010010
# time:                1345,data_in = 00000000, data_out =00000001
# time:                1445,data_in = 00000000, data_out =00001101
# ** Note: $stop    : tb.sv(63)
#    Time: 1645 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 63
# Load canceled
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:01:56 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 21:01:56 on Nov 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 21:01:58 on Nov 08,2024, Elapsed time: 0:50:45
# Errors: 0, Warnings: 5
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 21:01:58 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# time:                   0,data_in = xxxxxxxx, data_out =xxxxxxxx
# time:                   5,data_in = xxxxxxxx, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  95,data_in = 10000001, data_out =00100100
# time:                 105,data_in = 00000000, data_out =00100100
# time:                 145,data_in = 00001001, data_out =00100100
# time:                 155,data_in = 00000000, data_out =00100100
# time:                 165,data_in = 00000000, data_out =10000001
# time:                 255,data_in = 00000000, data_out =00001001
# time:                 265,data_in = 01100011, data_out =00001001
# time:                 275,data_in = 00000000, data_out =00001001
# time:                 295,data_in = 00001101, data_out =00001001
# time:                 305,data_in = 00000000, data_out =00001001
# time:                 375,data_in = 00000000, data_out =01100011
# time:                 415,data_in = 10001101, data_out =00001101
# time:                 425,data_in = 00000000, data_out =00001101
# time:                 455,data_in = 00000000, data_out =10001101
# time:                 465,data_in = 01100101, data_out =10001101
# time:                 475,data_in = 00000000, data_out =10001101
# time:                 525,data_in = 00000000, data_out =01100101
# time:                 545,data_in = 00010010, data_out =01100101
# time:                 555,data_in = 00000000, data_out =01100101
# time:                 625,data_in = 00000001, data_out =00010010
# time:                 635,data_in = 00000000, data_out =00010010
# time:                 695,data_in = 00000000, data_out =00000001
# time:                 725,data_in = 00001101, data_out =00000001
# time:                 735,data_in = 00000000, data_out =00000001
# ** Note: $stop    : tb.sv(63)
#    Time: 895 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 63
# Compile of sync_fifo.sv was successful.
# Compile of syn.sv was successful.
# Compile of tb.sv was successful with warnings.
# 3 compiles, 0 failed with no errors.
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:46:18 on Nov 08,2024
# vlog -reportprogress 300 "+define+DEBUG" syn.sv tb.sv 
# -- Compiling module syn_fifo
# -- Compiling module syn_fifo
# ** Warning: ** while parsing file included at tb.sv(1)
# ** at syn.sv(1): (vlog-2275) Existing module 'syn_fifo' at line 1 will be overwritten.
# -- Compiling module tb
# ** Warning: tb.sv(24): (vlog-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# 
# Top level modules:
# 	tb
# End time: 21:46:19 on Nov 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 21:46:20 on Nov 08,2024, Elapsed time: 0:44:22
# Errors: 0, Warnings: 6
# vsim -L work tb -voptargs="+acc" "+testname=test_concurrent_wr_rd" 
# Start time: 21:46:20 on Nov 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Warning: tb.sv(24): (vopt-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.syn_fifo(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb.sv Line: 24
# time:                   0,data_in = 00000000, data_out =xxxxxxxx
# time:                   5,data_in = 00000000, data_out =00000000
# time:                  15,data_in = 00100100, data_out =00000000
# time:                  25,data_in = 00000000, data_out =00000000
# time:                  95,data_in = 10000001, data_out =00100100
# time:                 105,data_in = 00000000, data_out =00100100
# time:                 145,data_in = 00001001, data_out =00100100
# time:                 155,data_in = 00000000, data_out =00100100
# time:                 165,data_in = 00000000, data_out =10000001
# time:                 255,data_in = 00000000, data_out =00001001
# time:                 265,data_in = 01100011, data_out =00001001
# time:                 275,data_in = 00000000, data_out =00001001
# time:                 295,data_in = 00001101, data_out =00001001
# time:                 305,data_in = 00000000, data_out =00001001
# time:                 375,data_in = 00000000, data_out =01100011
# time:                 415,data_in = 10001101, data_out =00001101
# time:                 425,data_in = 00000000, data_out =00001101
# time:                 455,data_in = 00000000, data_out =10001101
# time:                 465,data_in = 01100101, data_out =10001101
# time:                 475,data_in = 00000000, data_out =10001101
# time:                 525,data_in = 00000000, data_out =01100101
# time:                 545,data_in = 00010010, data_out =01100101
# time:                 555,data_in = 00000000, data_out =01100101
# time:                 625,data_in = 00000001, data_out =00010010
# time:                 635,data_in = 00000000, data_out =00010010
# time:                 695,data_in = 00000000, data_out =00000001
# time:                 725,data_in = 00001101, data_out =00000001
# time:                 735,data_in = 00000000, data_out =00000001
# ** Note: $stop    : tb.sv(63)
#    Time: 895 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.sv line 63
