   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_dma.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	DMA_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	DMA_DeInit:
  24              	.LFB110:
  25              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c"
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @file    stm32f4xx_dma.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @version V1.0.0RC1
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @date    25-August-2011
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          functionalities of the Direct Memory Access controller (DMA):           
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Initialization and Configuration
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Data Counter
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Double Buffer mode configuration and command  
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - Interrupts and flags management
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  @verbatim
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          ===================================================================      
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                 How to use this driver
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          =================================================================== 
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, E
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             function for DMA2.
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          2. Enable and configure the peripheral to be connected to the DMA Stream
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             (except for internal SRAM / FLASH memories: no initialization is 
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             necessary). 
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          3. For a given Stream, program the required configuration through following parameters
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Source and Destination addresses, Transfer Direction, Transfer size, Source and Des
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             data formats, Circular or Normal mode, Stream Priority level, Source and Destinatio
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Destination (if needed) using the DMA_Init() function.
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             to initialize a given structure with default values (reset values), the modify
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             only necessary fields (ie. Source and Destination addresses, Transfer size and Data
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          4. Enable the NVIC and the corresponding interrupt(s) using the function 
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             DMA_ITConfig() if you need to use DMA interrupts. 
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by 
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             the second Memory address and the first Memory to be used through the function 
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the functi
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          6. Enable the DMA stream using the DMA_Cmd() function. 
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          7. Activate the needed Stream Request using PPP_DMACmd() function for
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             The function allowing this operation is provided in each PPP peripheral
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             driver (ie. SPI_DMACmd for SPI peripheral).
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             Once the Stream is enabled, it is not possible to modify its configuration
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             unless the stream is stopped and disabled.
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             After enabling the Stream, it is advised to monitor the EN bit status using
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             this bit will remain reset and all transfers on this Stream will remain on hold.   
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          8. Optionally, you can configure the number of data to be transferred
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             when the Stream is disabled (ie. after each Transfer Complete event
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             And you can get the number of remaining data to be transferred using 
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *             enabled and running).  
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                   
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          9. To control DMA events you can use one of the following 
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              two methods:
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *               b- Use DMA interrupts through the function DMA_ITConfig() at initialization
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                  phase and DMA_GetITStatus() function into interrupt routines in
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                  communication phase.  
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              After checking on a flag you should clear it using DMA_ClearFlag()
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              function. And after checking on an interrupt event you should 
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              clear it using DMA_ClearITPendingBit() function.    
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              the Memory Address to be modified is not the one currently in use by DMA Stream.
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          11. Optionally, Pause-Resume operations may be performed:
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a 
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              transfer is ongoing, calling this function to disable the Stream will cause the 
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              transfer to be paused. All configuration registers and the number of remaining 
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              data will be preserved. When calling again this function to re-enable the Stream, 
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *              the transfer will be resumed from the point where it was paused.          
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                 
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Memory-to-Memory transfer is possible by setting the address of the memory into
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the Peripheral registers. In this mode, Circular mode and Double Buffer mode
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         are not allowed.
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Half-Word data size for the peripheral to access its data register and set Word data si
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         for the Memory to gain in access time. Each two Half-words will be packed and written i
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         a single access to a Word in the Memory).
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        and Destination. In this case the Peripheral Data Size will be applied to both Source
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        and Destination.               
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  @endverbatim
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                  
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ******************************************************************************
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @attention
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ******************************************************************************  
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */ 
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Includes ------------------------------------------------------------------*/
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #include "stm32f4xx_dma.h"
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #include "stm32f4xx_rcc.h"
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA 
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief DMA driver modules
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */ 
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private typedef -----------------------------------------------------------*/
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private define ------------------------------------------------------------*/
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Masks Definition */
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define TRANSFER_IT_ENABLE_MASK (uint32_t)(DMA_SxCR_TCIE | DMA_SxCR_HTIE | \
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                            DMA_SxCR_TEIE | DMA_SxCR_DMEIE)
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream0_IT_MASK     (uint32_t)(DMA_LISR_FEIF0 | DMA_LISR_DMEIF0 | \
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                            DMA_LISR_TEIF0 | DMA_LISR_HTIF0 | \
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                            DMA_LISR_TCIF0)
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream1_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 6)
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream2_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 16)
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream3_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK << 22)
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream4_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK | (uint32_t)0x20000000)
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream5_IT_MASK     (uint32_t)(DMA_Stream1_IT_MASK | (uint32_t)0x20000000)
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream6_IT_MASK     (uint32_t)(DMA_Stream2_IT_MASK | (uint32_t)0x20000000)
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define DMA_Stream7_IT_MASK     (uint32_t)(DMA_Stream3_IT_MASK | (uint32_t)0x20000000)
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define TRANSFER_IT_MASK        (uint32_t)0x0F3C0F3C
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define HIGH_ISR_MASK           (uint32_t)0x20000000
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** #define RESERVED_MASK           (uint32_t)0x0F7D0F7D  
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private macro -------------------------------------------------------------*/
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private variables ---------------------------------------------------------*/
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private function prototypes -----------------------------------------------*/
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /* Private functions ---------------------------------------------------------*/
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Private_Functions
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group1 Initialization and Configuration functions
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Initialization and Configuration functions
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                  Initialization and Configuration functions
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides functions allowing to initialize the DMA Stream source
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   and destination addresses, incrementation and data sizes, transfer direction, 
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   buffer size, circular/normal mode selection, memory-to-memory mode selection 
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   and Stream priority value.
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The DMA_Init() function follows the DMA configuration procedures as described in
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   reference manual (RM0090) except the first point: waiting on EN bit to be reset.
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This condition should be checked by user application using the function DMA_GetCmdStatus()
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   before calling the DMA_Init() function.
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Deinitialize the DMAy Streamx registers to their default reset values.
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
  26              		.loc 1 189 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Disable the selected DMAy Streamx */
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
  42              		.loc 1 194 0
  43 0008 7B68     		ldr	r3, [r7, #4]
  44 000a 1B68     		ldr	r3, [r3, #0]
  45 000c 23F00102 		bic	r2, r3, #1
  46 0010 7B68     		ldr	r3, [r7, #4]
  47 0012 1A60     		str	r2, [r3, #0]
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx control register */
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->CR  = 0;
  48              		.loc 1 197 0
  49 0014 7B68     		ldr	r3, [r7, #4]
  50 0016 4FF00002 		mov	r2, #0
  51 001a 1A60     		str	r2, [r3, #0]
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx Number of Data to Transfer register */
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = 0;
  52              		.loc 1 200 0
  53 001c 7B68     		ldr	r3, [r7, #4]
  54 001e 4FF00002 		mov	r2, #0
  55 0022 5A60     		str	r2, [r3, #4]
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx peripheral address register */
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->PAR  = 0;
  56              		.loc 1 203 0
  57 0024 7B68     		ldr	r3, [r7, #4]
  58 0026 4FF00002 		mov	r2, #0
  59 002a 9A60     		str	r2, [r3, #8]
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx memory 0 address register */
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M0AR = 0;
  60              		.loc 1 206 0
  61 002c 7B68     		ldr	r3, [r7, #4]
  62 002e 4FF00002 		mov	r2, #0
  63 0032 DA60     		str	r2, [r3, #12]
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx memory 1 address register */
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M1AR = 0;
  64              		.loc 1 209 0
  65 0034 7B68     		ldr	r3, [r7, #4]
  66 0036 4FF00002 		mov	r2, #0
  67 003a 1A61     		str	r2, [r3, #16]
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset DMAy Streamx FIFO control register */
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->FCR = (uint32_t)0x00000021; 
  68              		.loc 1 212 0
  69 003c 7B68     		ldr	r3, [r7, #4]
  70 003e 4FF02102 		mov	r2, #33
  71 0042 5A61     		str	r2, [r3, #20]
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Reset interrupt pending bits for the selected stream */
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx == DMA1_Stream0)
  72              		.loc 1 215 0
  73 0044 7A68     		ldr	r2, [r7, #4]
  74 0046 46F21003 		movw	r3, #24592
  75 004a C4F20203 		movt	r3, 16386
  76 004e 9A42     		cmp	r2, r3
  77 0050 07D1     		bne	.L2
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream0 */
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream0_IT_MASK;
  78              		.loc 1 218 0
  79 0052 4FF4C043 		mov	r3, #24576
  80 0056 C4F20203 		movt	r3, 16386
  81 005a 4FF03D02 		mov	r2, #61
  82 005e 9A60     		str	r2, [r3, #8]
  83 0060 EBE0     		b	.L1
  84              	.L2:
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream1)
  85              		.loc 1 220 0
  86 0062 7A68     		ldr	r2, [r7, #4]
  87 0064 46F22803 		movw	r3, #24616
  88 0068 C4F20203 		movt	r3, 16386
  89 006c 9A42     		cmp	r2, r3
  90 006e 07D1     		bne	.L4
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream1 */
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream1_IT_MASK;
  91              		.loc 1 223 0
  92 0070 4FF4C043 		mov	r3, #24576
  93 0074 C4F20203 		movt	r3, 16386
  94 0078 4FF47462 		mov	r2, #3904
  95 007c 9A60     		str	r2, [r3, #8]
  96 007e DCE0     		b	.L1
  97              	.L4:
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream2)
  98              		.loc 1 225 0
  99 0080 7A68     		ldr	r2, [r7, #4]
 100 0082 46F24003 		movw	r3, #24640
 101 0086 C4F20203 		movt	r3, 16386
 102 008a 9A42     		cmp	r2, r3
 103 008c 07D1     		bne	.L5
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream2 */
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream2_IT_MASK;
 104              		.loc 1 228 0
 105 008e 4FF4C043 		mov	r3, #24576
 106 0092 C4F20203 		movt	r3, 16386
 107 0096 4FF47412 		mov	r2, #3997696
 108 009a 9A60     		str	r2, [r3, #8]
 109 009c CDE0     		b	.L1
 110              	.L5:
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream3)
 111              		.loc 1 230 0
 112 009e 7A68     		ldr	r2, [r7, #4]
 113 00a0 46F25803 		movw	r3, #24664
 114 00a4 C4F20203 		movt	r3, 16386
 115 00a8 9A42     		cmp	r2, r3
 116 00aa 07D1     		bne	.L6
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream3 */
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->LIFCR = DMA_Stream3_IT_MASK;
 117              		.loc 1 233 0
 118 00ac 4FF4C043 		mov	r3, #24576
 119 00b0 C4F20203 		movt	r3, 16386
 120 00b4 4FF07462 		mov	r2, #255852544
 121 00b8 9A60     		str	r2, [r3, #8]
 122 00ba BEE0     		b	.L1
 123              	.L6:
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream4)
 124              		.loc 1 235 0
 125 00bc 7A68     		ldr	r2, [r7, #4]
 126 00be 46F27003 		movw	r3, #24688
 127 00c2 C4F20203 		movt	r3, 16386
 128 00c6 9A42     		cmp	r2, r3
 129 00c8 09D1     		bne	.L7
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream4 */
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream4_IT_MASK;
 130              		.loc 1 238 0
 131 00ca 4FF4C043 		mov	r3, #24576
 132 00ce C4F20203 		movt	r3, 16386
 133 00d2 4FF03D02 		mov	r2, #61
 134 00d6 C2F20002 		movt	r2, 8192
 135 00da DA60     		str	r2, [r3, #12]
 136 00dc ADE0     		b	.L1
 137              	.L7:
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream5)
 138              		.loc 1 240 0
 139 00de 7A68     		ldr	r2, [r7, #4]
 140 00e0 46F28803 		movw	r3, #24712
 141 00e4 C4F20203 		movt	r3, 16386
 142 00e8 9A42     		cmp	r2, r3
 143 00ea 09D1     		bne	.L8
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream5 */
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream5_IT_MASK;
 144              		.loc 1 243 0
 145 00ec 4FF4C043 		mov	r3, #24576
 146 00f0 C4F20203 		movt	r3, 16386
 147 00f4 4FF47462 		mov	r2, #3904
 148 00f8 C2F20002 		movt	r2, 8192
 149 00fc DA60     		str	r2, [r3, #12]
 150 00fe 9CE0     		b	.L1
 151              	.L8:
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream6)
 152              		.loc 1 245 0
 153 0100 7A68     		ldr	r2, [r7, #4]
 154 0102 46F2A003 		movw	r3, #24736
 155 0106 C4F20203 		movt	r3, 16386
 156 010a 9A42     		cmp	r2, r3
 157 010c 09D1     		bne	.L9
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream6 */
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 158              		.loc 1 248 0
 159 010e 4FF4C043 		mov	r3, #24576
 160 0112 C4F20203 		movt	r3, 16386
 161 0116 4FF00002 		mov	r2, #0
 162 011a C2F23D02 		movt	r2, 8253
 163 011e DA60     		str	r2, [r3, #12]
 164 0120 8BE0     		b	.L1
 165              	.L9:
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA1_Stream7)
 166              		.loc 1 250 0
 167 0122 7A68     		ldr	r2, [r7, #4]
 168 0124 46F2B803 		movw	r3, #24760
 169 0128 C4F20203 		movt	r3, 16386
 170 012c 9A42     		cmp	r2, r3
 171 012e 07D1     		bne	.L10
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Stream7 */
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA1->HIFCR = DMA_Stream7_IT_MASK;
 172              		.loc 1 253 0
 173 0130 4FF4C043 		mov	r3, #24576
 174 0134 C4F20203 		movt	r3, 16386
 175 0138 4FF03D52 		mov	r2, #792723456
 176 013c DA60     		str	r2, [r3, #12]
 177 013e 7CE0     		b	.L1
 178              	.L10:
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream0)
 179              		.loc 1 255 0
 180 0140 7A68     		ldr	r2, [r7, #4]
 181 0142 46F21043 		movw	r3, #25616
 182 0146 C4F20203 		movt	r3, 16386
 183 014a 9A42     		cmp	r2, r3
 184 014c 07D1     		bne	.L11
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream0 */
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream0_IT_MASK;
 185              		.loc 1 258 0
 186 014e 4FF4C843 		mov	r3, #25600
 187 0152 C4F20203 		movt	r3, 16386
 188 0156 4FF03D02 		mov	r2, #61
 189 015a 9A60     		str	r2, [r3, #8]
 190 015c 6DE0     		b	.L1
 191              	.L11:
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream1)
 192              		.loc 1 260 0
 193 015e 7A68     		ldr	r2, [r7, #4]
 194 0160 46F22843 		movw	r3, #25640
 195 0164 C4F20203 		movt	r3, 16386
 196 0168 9A42     		cmp	r2, r3
 197 016a 07D1     		bne	.L12
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream1 */
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream1_IT_MASK;
 198              		.loc 1 263 0
 199 016c 4FF4C843 		mov	r3, #25600
 200 0170 C4F20203 		movt	r3, 16386
 201 0174 4FF47462 		mov	r2, #3904
 202 0178 9A60     		str	r2, [r3, #8]
 203 017a 5EE0     		b	.L1
 204              	.L12:
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream2)
 205              		.loc 1 265 0
 206 017c 7A68     		ldr	r2, [r7, #4]
 207 017e 46F24043 		movw	r3, #25664
 208 0182 C4F20203 		movt	r3, 16386
 209 0186 9A42     		cmp	r2, r3
 210 0188 07D1     		bne	.L13
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream2 */
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream2_IT_MASK;
 211              		.loc 1 268 0
 212 018a 4FF4C843 		mov	r3, #25600
 213 018e C4F20203 		movt	r3, 16386
 214 0192 4FF47412 		mov	r2, #3997696
 215 0196 9A60     		str	r2, [r3, #8]
 216 0198 4FE0     		b	.L1
 217              	.L13:
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream3)
 218              		.loc 1 270 0
 219 019a 7A68     		ldr	r2, [r7, #4]
 220 019c 46F25843 		movw	r3, #25688
 221 01a0 C4F20203 		movt	r3, 16386
 222 01a4 9A42     		cmp	r2, r3
 223 01a6 07D1     		bne	.L14
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream3 */
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->LIFCR = DMA_Stream3_IT_MASK;
 224              		.loc 1 273 0
 225 01a8 4FF4C843 		mov	r3, #25600
 226 01ac C4F20203 		movt	r3, 16386
 227 01b0 4FF07462 		mov	r2, #255852544
 228 01b4 9A60     		str	r2, [r3, #8]
 229 01b6 40E0     		b	.L1
 230              	.L14:
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream4)
 231              		.loc 1 275 0
 232 01b8 7A68     		ldr	r2, [r7, #4]
 233 01ba 46F27043 		movw	r3, #25712
 234 01be C4F20203 		movt	r3, 16386
 235 01c2 9A42     		cmp	r2, r3
 236 01c4 09D1     		bne	.L15
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream4 */
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream4_IT_MASK;
 237              		.loc 1 278 0
 238 01c6 4FF4C843 		mov	r3, #25600
 239 01ca C4F20203 		movt	r3, 16386
 240 01ce 4FF03D02 		mov	r2, #61
 241 01d2 C2F20002 		movt	r2, 8192
 242 01d6 DA60     		str	r2, [r3, #12]
 243 01d8 2FE0     		b	.L1
 244              	.L15:
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream5)
 245              		.loc 1 280 0
 246 01da 7A68     		ldr	r2, [r7, #4]
 247 01dc 46F28843 		movw	r3, #25736
 248 01e0 C4F20203 		movt	r3, 16386
 249 01e4 9A42     		cmp	r2, r3
 250 01e6 09D1     		bne	.L16
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream5 */
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream5_IT_MASK;
 251              		.loc 1 283 0
 252 01e8 4FF4C843 		mov	r3, #25600
 253 01ec C4F20203 		movt	r3, 16386
 254 01f0 4FF47462 		mov	r2, #3904
 255 01f4 C2F20002 		movt	r2, 8192
 256 01f8 DA60     		str	r2, [r3, #12]
 257 01fa 1EE0     		b	.L1
 258              	.L16:
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else if (DMAy_Streamx == DMA2_Stream6)
 259              		.loc 1 285 0
 260 01fc 7A68     		ldr	r2, [r7, #4]
 261 01fe 46F2A043 		movw	r3, #25760
 262 0202 C4F20203 		movt	r3, 16386
 263 0206 9A42     		cmp	r2, r3
 264 0208 09D1     		bne	.L17
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Stream6 */
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMA2->HIFCR = DMA_Stream6_IT_MASK;
 265              		.loc 1 288 0
 266 020a 4FF4C843 		mov	r3, #25600
 267 020e C4F20203 		movt	r3, 16386
 268 0212 4FF00002 		mov	r2, #0
 269 0216 C2F23D02 		movt	r2, 8253
 270 021a DA60     		str	r2, [r3, #12]
 271 021c 0DE0     		b	.L1
 272              	.L17:
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     if (DMAy_Streamx == DMA2_Stream7)
 273              		.loc 1 292 0
 274 021e 7A68     		ldr	r2, [r7, #4]
 275 0220 46F2B843 		movw	r3, #25784
 276 0224 C4F20203 		movt	r3, 16386
 277 0228 9A42     		cmp	r2, r3
 278 022a 06D1     		bne	.L1
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Reset interrupt pending bits for DMA2 Stream7 */
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMA2->HIFCR = DMA_Stream7_IT_MASK;
 279              		.loc 1 295 0
 280 022c 4FF4C843 		mov	r3, #25600
 281 0230 C4F20203 		movt	r3, 16386
 282 0234 4FF03D52 		mov	r2, #792723456
 283 0238 DA60     		str	r2, [r3, #12]
 284              	.L1:
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 285              		.loc 1 298 0
 286 023a 07F10C07 		add	r7, r7, #12
 287 023e BD46     		mov	sp, r7
 288 0240 80BC     		pop	{r7}
 289 0242 7047     		bx	lr
 290              		.cfi_endproc
 291              	.LFE110:
 293              		.align	2
 294              		.global	DMA_Init
 295              		.thumb
 296              		.thumb_func
 298              	DMA_Init:
 299              	.LFB111:
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Initializes the DMAy Streamx according to the specified parameters in 
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the DMA_InitStruct structure.
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Before calling this function, it is recommended to check that the Stream 
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         is actually disabled using the function DMA_GetCmdStatus().  
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the configuration information for the specified DMA Stream.  
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 300              		.loc 1 312 0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 16
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304              		@ link register save eliminated.
 305 0244 80B4     		push	{r7}
 306              	.LCFI3:
 307              		.cfi_def_cfa_offset 4
 308              		.cfi_offset 7, -4
 309 0246 85B0     		sub	sp, sp, #20
 310              	.LCFI4:
 311              		.cfi_def_cfa_offset 24
 312 0248 00AF     		add	r7, sp, #0
 313              	.LCFI5:
 314              		.cfi_def_cfa_register 7
 315 024a 7860     		str	r0, [r7, #4]
 316 024c 3960     		str	r1, [r7, #0]
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 317              		.loc 1 313 0
 318 024e 4FF00003 		mov	r3, #0
 319 0252 FB60     		str	r3, [r7, #12]
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx CR Configuration ------------------*/
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the DMAy_Streamx CR value */
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg = DMAy_Streamx->CR;
 320              		.loc 1 333 0
 321 0254 7B68     		ldr	r3, [r7, #4]
 322 0256 1B68     		ldr	r3, [r3, #0]
 323 0258 FB60     		str	r3, [r7, #12]
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 324              		.loc 1 336 0
 325 025a FA68     		ldr	r2, [r7, #12]
 326 025c 48F23F03 		movw	r3, #32831
 327 0260 CFF21C03 		movt	r3, 61468
 328 0264 1340     		ands	r3, r3, r2
 329 0266 FB60     		str	r3, [r7, #12]
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | \
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC | \
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          DMA_SxCR_DIR));
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Configure DMAy Streamx: */
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set CHSEL bits according to DMA_CHSEL value */
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set DIR bits according to DMA_DIR value */
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PL bits according to DMA_Priority value */
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set MBURST bits according to DMA_MemoryBurst value */
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Set PBURST bits according to DMA_PeripheralBurst value */
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 330              		.loc 1 352 0
 331 0268 3B68     		ldr	r3, [r7, #0]
 332 026a 1A68     		ldr	r2, [r3, #0]
 333 026c 3B68     		ldr	r3, [r7, #0]
 334 026e DB68     		ldr	r3, [r3, #12]
 335 0270 1A43     		orrs	r2, r2, r3
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 336              		.loc 1 353 0
 337 0272 3B68     		ldr	r3, [r7, #0]
 338 0274 5B69     		ldr	r3, [r3, #20]
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 339              		.loc 1 352 0
 340 0276 1A43     		orrs	r2, r2, r3
 341              		.loc 1 353 0
 342 0278 3B68     		ldr	r3, [r7, #0]
 343 027a 9B69     		ldr	r3, [r3, #24]
 344 027c 1A43     		orrs	r2, r2, r3
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 345              		.loc 1 354 0
 346 027e 3B68     		ldr	r3, [r7, #0]
 347 0280 DB69     		ldr	r3, [r3, #28]
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 348              		.loc 1 353 0
 349 0282 1A43     		orrs	r2, r2, r3
 350              		.loc 1 354 0
 351 0284 3B68     		ldr	r3, [r7, #0]
 352 0286 1B6A     		ldr	r3, [r3, #32]
 353 0288 1A43     		orrs	r2, r2, r3
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 354              		.loc 1 355 0
 355 028a 3B68     		ldr	r3, [r7, #0]
 356 028c 5B6A     		ldr	r3, [r3, #36]
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 357              		.loc 1 354 0
 358 028e 1A43     		orrs	r2, r2, r3
 359              		.loc 1 355 0
 360 0290 3B68     		ldr	r3, [r7, #0]
 361 0292 9B6A     		ldr	r3, [r3, #40]
 362 0294 1A43     		orrs	r2, r2, r3
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 363              		.loc 1 356 0
 364 0296 3B68     		ldr	r3, [r7, #0]
 365 0298 5B6B     		ldr	r3, [r3, #52]
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****             DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 366              		.loc 1 355 0
 367 029a 1A43     		orrs	r2, r2, r3
 368              		.loc 1 356 0
 369 029c 3B68     		ldr	r3, [r7, #0]
 370 029e 9B6B     		ldr	r3, [r3, #56]
 371 02a0 1343     		orrs	r3, r3, r2
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 372              		.loc 1 352 0
 373 02a2 FA68     		ldr	r2, [r7, #12]
 374 02a4 1343     		orrs	r3, r3, r2
 375 02a6 FB60     		str	r3, [r7, #12]
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx CR register */
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->CR = tmpreg;
 376              		.loc 1 359 0
 377 02a8 7B68     		ldr	r3, [r7, #4]
 378 02aa FA68     		ldr	r2, [r7, #12]
 379 02ac 1A60     		str	r2, [r3, #0]
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx FCR Configuration -----------------*/
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the DMAy_Streamx FCR value */
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg = DMAy_Streamx->FCR;
 380              		.loc 1 363 0
 381 02ae 7B68     		ldr	r3, [r7, #4]
 382 02b0 5B69     		ldr	r3, [r3, #20]
 383 02b2 FB60     		str	r3, [r7, #12]
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Clear DMDIS and FTH bits */
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 384              		.loc 1 366 0
 385 02b4 FB68     		ldr	r3, [r7, #12]
 386 02b6 23F00703 		bic	r3, r3, #7
 387 02ba FB60     		str	r3, [r7, #12]
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Configure DMAy Streamx FIFO: 
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Set DMDIS bits according to DMA_FIFOMode value 
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Set FTH bits according to DMA_FIFOThreshold value */
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 388              		.loc 1 371 0
 389 02bc 3B68     		ldr	r3, [r7, #0]
 390 02be DA6A     		ldr	r2, [r3, #44]
 391 02c0 3B68     		ldr	r3, [r7, #0]
 392 02c2 1B6B     		ldr	r3, [r3, #48]
 393 02c4 1343     		orrs	r3, r3, r2
 394 02c6 FA68     		ldr	r2, [r7, #12]
 395 02c8 1343     		orrs	r3, r3, r2
 396 02ca FB60     		str	r3, [r7, #12]
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx CR */
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->FCR = tmpreg;
 397              		.loc 1 374 0
 398 02cc 7B68     		ldr	r3, [r7, #4]
 399 02ce FA68     		ldr	r2, [r7, #12]
 400 02d0 5A61     		str	r2, [r3, #20]
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx NDTR register */
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 401              		.loc 1 378 0
 402 02d2 3B68     		ldr	r3, [r7, #0]
 403 02d4 1A69     		ldr	r2, [r3, #16]
 404 02d6 7B68     		ldr	r3, [r7, #4]
 405 02d8 5A60     		str	r2, [r3, #4]
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx PAR Configuration -----------------*/
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx PAR */
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 406              		.loc 1 382 0
 407 02da 3B68     		ldr	r3, [r7, #0]
 408 02dc 5A68     		ldr	r2, [r3, #4]
 409 02de 7B68     		ldr	r3, [r7, #4]
 410 02e0 9A60     		str	r2, [r3, #8]
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx M0AR */
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 411              		.loc 1 386 0
 412 02e2 3B68     		ldr	r3, [r7, #0]
 413 02e4 9A68     		ldr	r2, [r3, #8]
 414 02e6 7B68     		ldr	r3, [r7, #4]
 415 02e8 DA60     		str	r2, [r3, #12]
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 416              		.loc 1 387 0
 417 02ea 07F11407 		add	r7, r7, #20
 418 02ee BD46     		mov	sp, r7
 419 02f0 80BC     		pop	{r7}
 420 02f2 7047     		bx	lr
 421              		.cfi_endproc
 422              	.LFE111:
 424              		.align	2
 425              		.global	DMA_StructInit
 426              		.thumb
 427              		.thumb_func
 429              	DMA_StructInit:
 430              	.LFB112:
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         be initialized.
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 431              		.loc 1 396 0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 8
 434              		@ frame_needed = 1, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 436 02f4 80B4     		push	{r7}
 437              	.LCFI6:
 438              		.cfi_def_cfa_offset 4
 439              		.cfi_offset 7, -4
 440 02f6 83B0     		sub	sp, sp, #12
 441              	.LCFI7:
 442              		.cfi_def_cfa_offset 16
 443 02f8 00AF     		add	r7, sp, #0
 444              	.LCFI8:
 445              		.cfi_def_cfa_register 7
 446 02fa 7860     		str	r0, [r7, #4]
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /*-------------- Reset DMA init structure parameters values ----------------*/
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Channel member */
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Channel = 0;
 447              		.loc 1 399 0
 448 02fc 7B68     		ldr	r3, [r7, #4]
 449 02fe 4FF00002 		mov	r2, #0
 450 0302 1A60     		str	r2, [r3, #0]
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 451              		.loc 1 402 0
 452 0304 7B68     		ldr	r3, [r7, #4]
 453 0306 4FF00002 		mov	r2, #0
 454 030a 5A60     		str	r2, [r3, #4]
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Memory0BaseAddr member */
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 455              		.loc 1 405 0
 456 030c 7B68     		ldr	r3, [r7, #4]
 457 030e 4FF00002 		mov	r2, #0
 458 0312 9A60     		str	r2, [r3, #8]
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_DIR member */
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 459              		.loc 1 408 0
 460 0314 7B68     		ldr	r3, [r7, #4]
 461 0316 4FF00002 		mov	r2, #0
 462 031a DA60     		str	r2, [r3, #12]
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_BufferSize member */
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 463              		.loc 1 411 0
 464 031c 7B68     		ldr	r3, [r7, #4]
 465 031e 4FF00002 		mov	r2, #0
 466 0322 1A61     		str	r2, [r3, #16]
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 467              		.loc 1 414 0
 468 0324 7B68     		ldr	r3, [r7, #4]
 469 0326 4FF00002 		mov	r2, #0
 470 032a 5A61     		str	r2, [r3, #20]
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryInc member */
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 471              		.loc 1 417 0
 472 032c 7B68     		ldr	r3, [r7, #4]
 473 032e 4FF00002 		mov	r2, #0
 474 0332 9A61     		str	r2, [r3, #24]
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 475              		.loc 1 420 0
 476 0334 7B68     		ldr	r3, [r7, #4]
 477 0336 4FF00002 		mov	r2, #0
 478 033a DA61     		str	r2, [r3, #28]
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 479              		.loc 1 423 0
 480 033c 7B68     		ldr	r3, [r7, #4]
 481 033e 4FF00002 		mov	r2, #0
 482 0342 1A62     		str	r2, [r3, #32]
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Mode member */
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 483              		.loc 1 426 0
 484 0344 7B68     		ldr	r3, [r7, #4]
 485 0346 4FF00002 		mov	r2, #0
 486 034a 5A62     		str	r2, [r3, #36]
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_Priority member */
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 487              		.loc 1 429 0
 488 034c 7B68     		ldr	r3, [r7, #4]
 489 034e 4FF00002 		mov	r2, #0
 490 0352 9A62     		str	r2, [r3, #40]
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_FIFOMode member */
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 491              		.loc 1 432 0
 492 0354 7B68     		ldr	r3, [r7, #4]
 493 0356 4FF00002 		mov	r2, #0
 494 035a DA62     		str	r2, [r3, #44]
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_FIFOThreshold member */
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 495              		.loc 1 435 0
 496 035c 7B68     		ldr	r3, [r7, #4]
 497 035e 4FF00002 		mov	r2, #0
 498 0362 1A63     		str	r2, [r3, #48]
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_MemoryBurst member */
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 499              		.loc 1 438 0
 500 0364 7B68     		ldr	r3, [r7, #4]
 501 0366 4FF00002 		mov	r2, #0
 502 036a 5A63     		str	r2, [r3, #52]
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Initialize the DMA_PeripheralBurst member */
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 503              		.loc 1 441 0
 504 036c 7B68     		ldr	r3, [r7, #4]
 505 036e 4FF00002 		mov	r2, #0
 506 0372 9A63     		str	r2, [r3, #56]
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 507              		.loc 1 442 0
 508 0374 07F10C07 		add	r7, r7, #12
 509 0378 BD46     		mov	sp, r7
 510 037a 80BC     		pop	{r7}
 511 037c 7047     		bx	lr
 512              		.cfi_endproc
 513              	.LFE112:
 515 037e 00BF     		.align	2
 516              		.global	DMA_Cmd
 517              		.thumb
 518              		.thumb_func
 520              	DMA_Cmd:
 521              	.LFB113:
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Streamx.
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Streamx. 
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note  This function may be used to perform Pause-Resume operation. When a
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        transfer is ongoing, calling this function to disable the Stream will
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        cause the transfer to be paused. All configuration registers and the
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        number of remaining data will be preserved. When calling again this
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        function to re-enable the Stream, the transfer will be resumed from
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        the point where it was paused.          
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        stream, it is recommended to check (or wait until) the DMA Stream is
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        effectively enabled. A Stream may remain disabled if a configuration 
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        parameter is wrong.
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        After disabling a DMA Stream, it is also recommended to check (or wait
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        until) the DMA Stream is effectively disabled. If a Stream is disabled 
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        while a data transfer is ongoing, the current data will be transferred
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        and the Stream will be effectively disabled only after the transfer of
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *        this single data is finished.            
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *    
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 522              		.loc 1 471 0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 8
 525              		@ frame_needed = 1, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 527 0380 80B4     		push	{r7}
 528              	.LCFI9:
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 7, -4
 531 0382 83B0     		sub	sp, sp, #12
 532              	.LCFI10:
 533              		.cfi_def_cfa_offset 16
 534 0384 00AF     		add	r7, sp, #0
 535              	.LCFI11:
 536              		.cfi_def_cfa_register 7
 537 0386 7860     		str	r0, [r7, #4]
 538 0388 0B46     		mov	r3, r1
 539 038a FB70     		strb	r3, [r7, #3]
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (NewState != DISABLE)
 540              		.loc 1 476 0
 541 038c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 542 038e 002B     		cmp	r3, #0
 543 0390 06D0     		beq	.L21
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Enable the selected DMAy Streamx by setting EN bit */
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 544              		.loc 1 479 0
 545 0392 7B68     		ldr	r3, [r7, #4]
 546 0394 1B68     		ldr	r3, [r3, #0]
 547 0396 43F00102 		orr	r2, r3, #1
 548 039a 7B68     		ldr	r3, [r7, #4]
 549 039c 1A60     		str	r2, [r3, #0]
 550 039e 05E0     		b	.L20
 551              	.L21:
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Disable the selected DMAy Streamx by clearing EN bit */
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 552              		.loc 1 484 0
 553 03a0 7B68     		ldr	r3, [r7, #4]
 554 03a2 1B68     		ldr	r3, [r3, #0]
 555 03a4 23F00102 		bic	r2, r3, #1
 556 03a8 7B68     		ldr	r3, [r7, #4]
 557 03aa 1A60     		str	r2, [r3, #0]
 558              	.L20:
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 559              		.loc 1 486 0
 560 03ac 07F10C07 		add	r7, r7, #12
 561 03b0 BD46     		mov	sp, r7
 562 03b2 80BC     		pop	{r7}
 563 03b4 7047     		bx	lr
 564              		.cfi_endproc
 565              	.LFE113:
 567 03b6 00BF     		.align	2
 568              		.global	DMA_PeriphIncOffsetSizeConfig
 569              		.thumb
 570              		.thumb_func
 572              	DMA_PeriphIncOffsetSizeConfig:
 573              	.LFB114:
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures, when the PINC (Peripheral Increment address mode) bit is
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         set, if the peripheral address should be incremented with the data 
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         size (configured with PSIZE bits) or by a fixed offset equal to 4
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         (32-bit aligned addresses).
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *   
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   This function has no effect if the Peripheral Increment mode is disabled.
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *     
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_Pincos: specifies the Peripheral increment offset size.
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_PINCOS_Psize: Peripheral address increment is done  
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                   accordingly to PSIZE parameter.
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is 
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                         fixed to 4 (32-bit aligned addresses). 
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 574              		.loc 1 507 0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 8
 577              		@ frame_needed = 1, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 579 03b8 80B4     		push	{r7}
 580              	.LCFI12:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 7, -4
 583 03ba 83B0     		sub	sp, sp, #12
 584              	.LCFI13:
 585              		.cfi_def_cfa_offset 16
 586 03bc 00AF     		add	r7, sp, #0
 587              	.LCFI14:
 588              		.cfi_def_cfa_register 7
 589 03be 7860     		str	r0, [r7, #4]
 590 03c0 3960     		str	r1, [r7, #0]
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the needed Peripheral increment offset */
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if(DMA_Pincos != DMA_PINCOS_Psize)
 591              		.loc 1 513 0
 592 03c2 3B68     		ldr	r3, [r7, #0]
 593 03c4 002B     		cmp	r3, #0
 594 03c6 06D0     		beq	.L24
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Configure DMA_SxCR_PINCOS bit with the input parameter */
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 595              		.loc 1 516 0
 596 03c8 7B68     		ldr	r3, [r7, #4]
 597 03ca 1B68     		ldr	r3, [r3, #0]
 598 03cc 43F40042 		orr	r2, r3, #32768
 599 03d0 7B68     		ldr	r3, [r7, #4]
 600 03d2 1A60     		str	r2, [r3, #0]
 601 03d4 05E0     		b	.L23
 602              	.L24:
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 603              		.loc 1 521 0
 604 03d6 7B68     		ldr	r3, [r7, #4]
 605 03d8 1B68     		ldr	r3, [r3, #0]
 606 03da 23F40042 		bic	r2, r3, #32768
 607 03de 7B68     		ldr	r3, [r7, #4]
 608 03e0 1A60     		str	r2, [r3, #0]
 609              	.L23:
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 610              		.loc 1 523 0
 611 03e2 07F10C07 		add	r7, r7, #12
 612 03e6 BD46     		mov	sp, r7
 613 03e8 80BC     		pop	{r7}
 614 03ea 7047     		bx	lr
 615              		.cfi_endproc
 616              	.LFE114:
 618              		.align	2
 619              		.global	DMA_FlowControllerConfig
 620              		.thumb
 621              		.thumb_func
 623              	DMA_FlowControllerConfig:
 624              	.LFB115:
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures, when the DMAy Streamx is disabled, the flow controller for
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the next transactions (Peripheral or Memory).
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *       
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Before enabling this feature, check if the used peripheral supports 
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the Flow Controller mode or not.    
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_FlowCtrl: specifies the DMA flow controller.
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is 
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                      the DMA controller.
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                          is the peripheral.    
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 625              		.loc 1 543 0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 8
 628              		@ frame_needed = 1, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 630 03ec 80B4     		push	{r7}
 631              	.LCFI15:
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 7, -4
 634 03ee 83B0     		sub	sp, sp, #12
 635              	.LCFI16:
 636              		.cfi_def_cfa_offset 16
 637 03f0 00AF     		add	r7, sp, #0
 638              	.LCFI17:
 639              		.cfi_def_cfa_register 7
 640 03f2 7860     		str	r0, [r7, #4]
 641 03f4 3960     		str	r1, [r7, #0]
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the needed flow controller  */
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 642              		.loc 1 549 0
 643 03f6 3B68     		ldr	r3, [r7, #0]
 644 03f8 002B     		cmp	r3, #0
 645 03fa 06D0     		beq	.L27
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 646              		.loc 1 552 0
 647 03fc 7B68     		ldr	r3, [r7, #4]
 648 03fe 1B68     		ldr	r3, [r3, #0]
 649 0400 43F02002 		orr	r2, r3, #32
 650 0404 7B68     		ldr	r3, [r7, #4]
 651 0406 1A60     		str	r2, [r3, #0]
 652 0408 05E0     		b	.L26
 653              	.L27:
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Clear the PFCTRL bit: Memory is the flow controller */
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 654              		.loc 1 557 0
 655 040a 7B68     		ldr	r3, [r7, #4]
 656 040c 1B68     		ldr	r3, [r3, #0]
 657 040e 23F02002 		bic	r2, r3, #32
 658 0412 7B68     		ldr	r3, [r7, #4]
 659 0414 1A60     		str	r2, [r3, #0]
 660              	.L26:
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 661              		.loc 1 559 0
 662 0416 07F10C07 		add	r7, r7, #12
 663 041a BD46     		mov	sp, r7
 664 041c 80BC     		pop	{r7}
 665 041e 7047     		bx	lr
 666              		.cfi_endproc
 667              	.LFE115:
 669              		.align	2
 670              		.global	DMA_SetCurrDataCounter
 671              		.thumb
 672              		.thumb_func
 674              	DMA_SetCurrDataCounter:
 675              	.LFB116:
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @}
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group2 Data Counter functions
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Data Counter functions 
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                            Data Counter functions
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides function allowing to configure and read the buffer size
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   (number of data to be transferred). 
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The DMA data counter can be written only when the DMA Stream is disabled 
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   (ie. after transfer complete event).
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The following function can be used to write the Stream data counter value:
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     - void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @note It is advised to use this function rather than DMA_Init() in situations where
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       only the Data buffer needs to be reloaded.
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @note If the Source and Destination Data Sizes are different, then the value written in
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       data counter, expressing the number of transfers, is relative to the number of 
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       transfers from the Peripheral point of view.
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       ie. If Memory data size is Word, Peripheral data size is Half-Words, then the value
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       to be configured in the data counter is the number of Half-Words to be transferred
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       from/to the peripheral.
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The DMA data counter can be read to indicate the number of remaining transfers for
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   the relative DMA Stream. This counter is decremented at the end of each data 
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   transfer and when the transfer is complete: 
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - If Normal mode is selected: the counter is set to 0.
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - If Circular mode is selected: the counter is reloaded with the initial value
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      (configured before enabling the DMA Stream)
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The following function can be used to read the Stream data counter value:
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Writes the number of data units to be transferred on the DMAy Streamx.
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  Counter: Number of data units to be transferred (from 0 to 65535) 
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          Number of data items depends only on the Peripheral data format.
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Bytes: number of data units is equal 
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to total number of bytes to be transferred.
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Half-Word: number of data units is  
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         equal to total number of bytes to be transferred / 2.
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   If Peripheral data format is Word: number of data units is equal 
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to total  number of bytes to be transferred / 4.
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   In Memory-to-Memory transfer mode, the memory buffer pointed by 
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         DMAy_SxPAR register is considered as Peripheral.
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Streamx transfer.
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 676              		.loc 1 627 0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 8
 679              		@ frame_needed = 1, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 681 0420 80B4     		push	{r7}
 682              	.LCFI18:
 683              		.cfi_def_cfa_offset 4
 684              		.cfi_offset 7, -4
 685 0422 83B0     		sub	sp, sp, #12
 686              	.LCFI19:
 687              		.cfi_def_cfa_offset 16
 688 0424 00AF     		add	r7, sp, #0
 689              	.LCFI20:
 690              		.cfi_def_cfa_register 7
 691 0426 7860     		str	r0, [r7, #4]
 692 0428 0B46     		mov	r3, r1
 693 042a 7B80     		strh	r3, [r7, #2]	@ movhi
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write the number of data units to be transferred */
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->NDTR = (uint16_t)Counter;
 694              		.loc 1 632 0
 695 042c 7A88     		ldrh	r2, [r7, #2]
 696 042e 7B68     		ldr	r3, [r7, #4]
 697 0430 5A60     		str	r2, [r3, #4]
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 698              		.loc 1 633 0
 699 0432 07F10C07 		add	r7, r7, #12
 700 0436 BD46     		mov	sp, r7
 701 0438 80BC     		pop	{r7}
 702 043a 7047     		bx	lr
 703              		.cfi_endproc
 704              	.LFE116:
 706              		.align	2
 707              		.global	DMA_GetCurrDataCounter
 708              		.thumb
 709              		.thumb_func
 711              	DMA_GetCurrDataCounter:
 712              	.LFB117:
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Streamx transfer.
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 713              		.loc 1 642 0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 8
 716              		@ frame_needed = 1, uses_anonymous_args = 0
 717              		@ link register save eliminated.
 718 043c 80B4     		push	{r7}
 719              	.LCFI21:
 720              		.cfi_def_cfa_offset 4
 721              		.cfi_offset 7, -4
 722 043e 83B0     		sub	sp, sp, #12
 723              	.LCFI22:
 724              		.cfi_def_cfa_offset 16
 725 0440 00AF     		add	r7, sp, #0
 726              	.LCFI23:
 727              		.cfi_def_cfa_register 7
 728 0442 7860     		str	r0, [r7, #4]
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Return the number of remaining data units for DMAy Streamx */
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return ((uint16_t)(DMAy_Streamx->NDTR));
 729              		.loc 1 647 0
 730 0444 7B68     		ldr	r3, [r7, #4]
 731 0446 5B68     		ldr	r3, [r3, #4]
 732 0448 9BB2     		uxth	r3, r3
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 733              		.loc 1 648 0
 734 044a 1846     		mov	r0, r3
 735 044c 07F10C07 		add	r7, r7, #12
 736 0450 BD46     		mov	sp, r7
 737 0452 80BC     		pop	{r7}
 738 0454 7047     		bx	lr
 739              		.cfi_endproc
 740              	.LFE117:
 742 0456 00BF     		.align	2
 743              		.global	DMA_DoubleBufferModeConfig
 744              		.thumb
 745              		.thumb_func
 747              	DMA_DoubleBufferModeConfig:
 748              	.LFB118:
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @}
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group3 Double Buffer mode functions
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Double Buffer mode functions 
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                          Double Buffer mode functions
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides function allowing to configure and control the double 
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   buffer mode parameters.
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Double Buffer mode can be used only when Circular mode is enabled.
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Double Buffer mode cannot be used when transferring data from Memory to Memory.
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Double Buffer mode allows to set two different Memory addresses from/to which
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   the DMA controller will access alternatively (after completing transfer to/from target
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   memory 0, it will start transfer to/from target memory 1).
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This allows to reduce software overhead for double buffering and reduce the CPU
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   access time.
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Two functions must be called before calling the DMA_Init() function:
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                 uint32_t DMA_CurrentMemory);
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_DoubleBufferModeConfig() is called to configure the Memory 1 base address and the first
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Memory target from/to which the transfer will start after enabling the DMA Stream.
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Then DMA_DoubleBufferModeCmd() must be called to enable the Double Buffer mode (or disable 
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   it when it should not be used).
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is 
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   stopped) to modify on of the target Memories addresses or to check wich Memory target is currentl
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    used:
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     - void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                             uint32_t DMA_MemoryTarget);
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     - uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_MemoryTargetConfig() can be called to modify the base address of one of the two target Memori
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The Memory of which the base address will be modified must not be currently be used by the DMA St
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   (ie. if the DMA Stream is currently transferring from Memory 1 then you can only modify base addr
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   of target Memory 0 and vice versa).
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   To check this condition, it is recommended to use the function DMA_GetCurrentMemoryTarget() which
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   returns the index of the Memory target currently in use by the DMA Stream.
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures, when the DMAy Streamx is disabled, the double buffer mode 
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         and the current memory target.
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  Memory1BaseAddr: the base address of the second buffer (Memory 1)  
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_CurrentMemory: specifies which memory will be first buffer for
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         the transactions when the Stream will be enabled. 
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_0: Memory 0 is the current buffer.
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_1: Memory 1 is the current buffer.  
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *       
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   Memory0BaseAddr is set by the DMA structure configuration in DMA_Init().
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *   
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                                 uint32_t DMA_CurrentMemory)
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {  
 749              		.loc 1 720 0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 16
 752              		@ frame_needed = 1, uses_anonymous_args = 0
 753              		@ link register save eliminated.
 754 0458 80B4     		push	{r7}
 755              	.LCFI24:
 756              		.cfi_def_cfa_offset 4
 757              		.cfi_offset 7, -4
 758 045a 85B0     		sub	sp, sp, #20
 759              	.LCFI25:
 760              		.cfi_def_cfa_offset 24
 761 045c 00AF     		add	r7, sp, #0
 762              	.LCFI26:
 763              		.cfi_def_cfa_register 7
 764 045e F860     		str	r0, [r7, #12]
 765 0460 B960     		str	r1, [r7, #8]
 766 0462 7A60     		str	r2, [r7, #4]
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMA_CurrentMemory != DMA_Memory_0)
 767              		.loc 1 725 0
 768 0464 7B68     		ldr	r3, [r7, #4]
 769 0466 002B     		cmp	r3, #0
 770 0468 06D0     		beq	.L32
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set Memory 1 as current memory address */
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 771              		.loc 1 728 0
 772 046a FB68     		ldr	r3, [r7, #12]
 773 046c 1B68     		ldr	r3, [r3, #0]
 774 046e 43F40022 		orr	r2, r3, #524288
 775 0472 FB68     		ldr	r3, [r7, #12]
 776 0474 1A60     		str	r2, [r3, #0]
 777 0476 05E0     		b	.L33
 778              	.L32:
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set Memory 0 as current memory address */
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 779              		.loc 1 733 0
 780 0478 FB68     		ldr	r3, [r7, #12]
 781 047a 1B68     		ldr	r3, [r3, #0]
 782 047c 23F40022 		bic	r2, r3, #524288
 783 0480 FB68     		ldr	r3, [r7, #12]
 784 0482 1A60     		str	r2, [r3, #0]
 785              	.L33:
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Write to DMAy Streamx M1AR */
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMAy_Streamx->M1AR = Memory1BaseAddr;
 786              		.loc 1 737 0
 787 0484 FB68     		ldr	r3, [r7, #12]
 788 0486 BA68     		ldr	r2, [r7, #8]
 789 0488 1A61     		str	r2, [r3, #16]
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 790              		.loc 1 738 0
 791 048a 07F11407 		add	r7, r7, #20
 792 048e BD46     		mov	sp, r7
 793 0490 80BC     		pop	{r7}
 794 0492 7047     		bx	lr
 795              		.cfi_endproc
 796              	.LFE118:
 798              		.align	2
 799              		.global	DMA_DoubleBufferModeCmd
 800              		.thumb
 801              		.thumb_func
 803              	DMA_DoubleBufferModeCmd:
 804              	.LFB119:
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Enables or disables the double buffer mode for the selected DMA stream.
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note   This function can be called only when the DMA Stream is disabled.  
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  NewState: new state of the DMAy Streamx double buffer mode. 
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {  
 805              		.loc 1 750 0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 8
 808              		@ frame_needed = 1, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 810 0494 80B4     		push	{r7}
 811              	.LCFI27:
 812              		.cfi_def_cfa_offset 4
 813              		.cfi_offset 7, -4
 814 0496 83B0     		sub	sp, sp, #12
 815              	.LCFI28:
 816              		.cfi_def_cfa_offset 16
 817 0498 00AF     		add	r7, sp, #0
 818              	.LCFI29:
 819              		.cfi_def_cfa_register 7
 820 049a 7860     		str	r0, [r7, #4]
 821 049c 0B46     		mov	r3, r1
 822 049e FB70     		strb	r3, [r7, #3]
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Configure the Double Buffer mode */
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (NewState != DISABLE)
 823              		.loc 1 756 0
 824 04a0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 825 04a2 002B     		cmp	r3, #0
 826 04a4 06D0     		beq	.L35
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Enable the Double buffer mode */
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 827              		.loc 1 759 0
 828 04a6 7B68     		ldr	r3, [r7, #4]
 829 04a8 1B68     		ldr	r3, [r3, #0]
 830 04aa 43F48022 		orr	r2, r3, #262144
 831 04ae 7B68     		ldr	r3, [r7, #4]
 832 04b0 1A60     		str	r2, [r3, #0]
 833 04b2 05E0     		b	.L34
 834              	.L35:
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Disable the Double buffer mode */
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 835              		.loc 1 764 0
 836 04b4 7B68     		ldr	r3, [r7, #4]
 837 04b6 1B68     		ldr	r3, [r3, #0]
 838 04b8 23F48022 		bic	r2, r3, #262144
 839 04bc 7B68     		ldr	r3, [r7, #4]
 840 04be 1A60     		str	r2, [r3, #0]
 841              	.L34:
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 842              		.loc 1 766 0
 843 04c0 07F10C07 		add	r7, r7, #12
 844 04c4 BD46     		mov	sp, r7
 845 04c6 80BC     		pop	{r7}
 846 04c8 7047     		bx	lr
 847              		.cfi_endproc
 848              	.LFE119:
 850 04ca 00BF     		.align	2
 851              		.global	DMA_MemoryTargetConfig
 852              		.thumb
 853              		.thumb_func
 855              	DMA_MemoryTargetConfig:
 856              	.LFB120:
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Configures the Memory address for the next buffer transfer in double
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         buffer mode (for dynamic use). This function can be called when the
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         DMA Stream is enabled and when the transfer is ongoing.  
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  MemoryBaseAddr: The base address of the target memory buffer
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_MemoryTarget: Next memory target to be used. 
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         This parameter can be one of the following values:
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_0: To use the memory address 0
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_Memory_1: To use the memory address 1
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * 
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note    It is not allowed to modify the Base Address of a target Memory when
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          this target is involved in the current transfer. ie. If the DMA Stream
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          is currently transferring to/from Memory 1, then it not possible to
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          modify Base address of Memory 1, but it is possible to modify Base
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          address of Memory 0.
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          To know which Memory is currently used, you can use the function
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          DMA_GetCurrentMemoryTarget().             
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *  
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                            uint32_t DMA_MemoryTarget)
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 857              		.loc 1 792 0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 16
 860              		@ frame_needed = 1, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 862 04cc 80B4     		push	{r7}
 863              	.LCFI30:
 864              		.cfi_def_cfa_offset 4
 865              		.cfi_offset 7, -4
 866 04ce 85B0     		sub	sp, sp, #20
 867              	.LCFI31:
 868              		.cfi_def_cfa_offset 24
 869 04d0 00AF     		add	r7, sp, #0
 870              	.LCFI32:
 871              		.cfi_def_cfa_register 7
 872 04d2 F860     		str	r0, [r7, #12]
 873 04d4 B960     		str	r1, [r7, #8]
 874 04d6 7A60     		str	r2, [r7, #4]
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the Memory target to be configured */
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMA_MemoryTarget != DMA_Memory_0)
 875              		.loc 1 798 0
 876 04d8 7B68     		ldr	r3, [r7, #4]
 877 04da 002B     		cmp	r3, #0
 878 04dc 03D0     		beq	.L38
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Write to DMAy Streamx M1AR */
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->M1AR = MemoryBaseAddr;    
 879              		.loc 1 801 0
 880 04de FB68     		ldr	r3, [r7, #12]
 881 04e0 BA68     		ldr	r2, [r7, #8]
 882 04e2 1A61     		str	r2, [r3, #16]
 883 04e4 02E0     		b	.L37
 884              	.L38:
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }  
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Write to DMAy Streamx M0AR */
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy_Streamx->M0AR = MemoryBaseAddr;  
 885              		.loc 1 806 0
 886 04e6 FB68     		ldr	r3, [r7, #12]
 887 04e8 BA68     		ldr	r2, [r7, #8]
 888 04ea DA60     		str	r2, [r3, #12]
 889              	.L37:
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 890              		.loc 1 808 0
 891 04ec 07F11407 		add	r7, r7, #20
 892 04f0 BD46     		mov	sp, r7
 893 04f2 80BC     		pop	{r7}
 894 04f4 7047     		bx	lr
 895              		.cfi_endproc
 896              	.LFE120:
 898 04f6 00BF     		.align	2
 899              		.global	DMA_GetCurrentMemoryTarget
 900              		.thumb
 901              		.thumb_func
 903              	DMA_GetCurrentMemoryTarget:
 904              	.LFB121:
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the current memory target used by double buffer transfer.
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The memory target number: 0 for Memory0 or 1 for Memory1. 
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 905              		.loc 1 817 0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 16
 908              		@ frame_needed = 1, uses_anonymous_args = 0
 909              		@ link register save eliminated.
 910 04f8 80B4     		push	{r7}
 911              	.LCFI33:
 912              		.cfi_def_cfa_offset 4
 913              		.cfi_offset 7, -4
 914 04fa 85B0     		sub	sp, sp, #20
 915              	.LCFI34:
 916              		.cfi_def_cfa_offset 24
 917 04fc 00AF     		add	r7, sp, #0
 918              	.LCFI35:
 919              		.cfi_def_cfa_register 7
 920 04fe 7860     		str	r0, [r7, #4]
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmp = 0;
 921              		.loc 1 818 0
 922 0500 4FF00003 		mov	r3, #0
 923 0504 FB60     		str	r3, [r7, #12]
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the current memory target */
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 924              		.loc 1 824 0
 925 0506 7B68     		ldr	r3, [r7, #4]
 926 0508 1B68     		ldr	r3, [r3, #0]
 927 050a 03F40023 		and	r3, r3, #524288
 928 050e 002B     		cmp	r3, #0
 929 0510 03D0     		beq	.L41
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Current memory buffer used is Memory 1 */
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmp = 1;
 930              		.loc 1 827 0
 931 0512 4FF00103 		mov	r3, #1
 932 0516 FB60     		str	r3, [r7, #12]
 933 0518 02E0     		b	.L42
 934              	.L41:
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }  
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Current memory buffer used is Memory 0 */
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmp = 0;    
 935              		.loc 1 832 0
 936 051a 4FF00003 		mov	r3, #0
 937 051e FB60     		str	r3, [r7, #12]
 938              	.L42:
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return tmp;
 939              		.loc 1 834 0
 940 0520 FB68     		ldr	r3, [r7, #12]
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 941              		.loc 1 835 0
 942 0522 1846     		mov	r0, r3
 943 0524 07F11407 		add	r7, r7, #20
 944 0528 BD46     		mov	sp, r7
 945 052a 80BC     		pop	{r7}
 946 052c 7047     		bx	lr
 947              		.cfi_endproc
 948              	.LFE121:
 950 052e 00BF     		.align	2
 951              		.global	DMA_GetCmdStatus
 952              		.thumb
 953              		.thumb_func
 955              	DMA_GetCmdStatus:
 956              	.LFB122:
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @}
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /** @defgroup DMA_Group4 Interrupts and flags management functions
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *  @brief   Interrupts and flags management functions 
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  *
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @verbatim   
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****                   Interrupts and flags management functions
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  ===============================================================================  
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   This subsection provides functions allowing to
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - Check the DMA enable status
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - Check the FIFO status 
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  1. DMA Enable status:
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    After configuring the DMA Stream (DMA_Init() function) and enabling the stream,
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    it is recommended to check (or wait until) the DMA Stream is effectively enabled.
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    A Stream may remain disabled if a configuration parameter is wrong.
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, 
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    the current data will be transferred and the Stream will be effectively disabled only after
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    this data transfer completion.
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    To monitor this state it is possible to use the following function:
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  2. FIFO Status:
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    It is possible to monitor the FIFO status when a transfer is ongoing using the following 
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    function:
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  3. DMA Interrupts and Flags:
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   The user should identify which mode will be used in his application to manage the
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA controller events: Polling mode or Interrupt mode. 
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Polling Mode
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   =============
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Each DMA stream can be managed through 4 event Flags:
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     (x : DMA Stream number )
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****    In this Mode it is advised to use the following functions:
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   Interrupt Mode
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ===============
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Each DMA Stream can be managed through 4 Interrupts:
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     Interrupt Source
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     ----------------
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****        5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   In this Mode it is advised to use the following functions:
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewStat
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****      - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** @endverbatim
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @{
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the status of EN bit for the specified DMAy Streamx.
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *   
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @note    After configuring the DMA Stream (DMA_Init() function) and enabling
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          the stream, it is recommended to check (or wait until) the DMA Stream
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          is effectively enabled. A Stream may remain disabled if a configuration
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          parameter is wrong.
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          After disabling a DMA Stream, it is also recommended to check (or wait 
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          until) the DMA Stream is effectively disabled. If a Stream is disabled
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          while a data transfer is ongoing, the current data will be transferred
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          and the Stream will be effectively disabled only after the transfer
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          of this single data is finished.  
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *      
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 957              		.loc 1 926 0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 16
 960              		@ frame_needed = 1, uses_anonymous_args = 0
 961              		@ link register save eliminated.
 962 0530 80B4     		push	{r7}
 963              	.LCFI36:
 964              		.cfi_def_cfa_offset 4
 965              		.cfi_offset 7, -4
 966 0532 85B0     		sub	sp, sp, #20
 967              	.LCFI37:
 968              		.cfi_def_cfa_offset 24
 969 0534 00AF     		add	r7, sp, #0
 970              	.LCFI38:
 971              		.cfi_def_cfa_register 7
 972 0536 7860     		str	r0, [r7, #4]
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   FunctionalState state = DISABLE;
 973              		.loc 1 927 0
 974 0538 4FF00003 		mov	r3, #0
 975 053c FB73     		strb	r3, [r7, #15]
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 976              		.loc 1 932 0
 977 053e 7B68     		ldr	r3, [r7, #4]
 978 0540 1B68     		ldr	r3, [r3, #0]
 979 0542 03F00103 		and	r3, r3, #1
 980 0546 DBB2     		uxtb	r3, r3
 981 0548 002B     		cmp	r3, #0
 982 054a 03D0     		beq	.L44
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     state = ENABLE;
 983              		.loc 1 935 0
 984 054c 4FF00103 		mov	r3, #1
 985 0550 FB73     		strb	r3, [r7, #15]
 986 0552 02E0     		b	.L45
 987              	.L44:
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****         all transfers are complete) */
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     state = DISABLE;
 988              		.loc 1 941 0
 989 0554 4FF00003 		mov	r3, #0
 990 0558 FB73     		strb	r3, [r7, #15]
 991              	.L45:
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return state;
 992              		.loc 1 943 0
 993 055a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 994              		.loc 1 944 0
 995 055c 1846     		mov	r0, r3
 996 055e 07F11407 		add	r7, r7, #20
 997 0562 BD46     		mov	sp, r7
 998 0564 80BC     		pop	{r7}
 999 0566 7047     		bx	lr
 1000              		.cfi_endproc
 1001              	.LFE122:
 1003              		.align	2
 1004              		.global	DMA_GetFIFOStatus
 1005              		.thumb
 1006              		.thumb_func
 1008              	DMA_GetFIFOStatus:
 1009              	.LFB123:
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Returns the current DMAy Streamx FIFO filled level.
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0 
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         to 7 to select the DMA Stream.
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The FIFO filling state.
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *                                               and not empty.
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Empty: when FIFO is empty
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *           - DMA_FIFOStatus_Full: when FIFO is full
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1010              		.loc 1 960 0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 16
 1013              		@ frame_needed = 1, uses_anonymous_args = 0
 1014              		@ link register save eliminated.
 1015 0568 80B4     		push	{r7}
 1016              	.LCFI39:
 1017              		.cfi_def_cfa_offset 4
 1018              		.cfi_offset 7, -4
 1019 056a 85B0     		sub	sp, sp, #20
 1020              	.LCFI40:
 1021              		.cfi_def_cfa_offset 24
 1022 056c 00AF     		add	r7, sp, #0
 1023              	.LCFI41:
 1024              		.cfi_def_cfa_register 7
 1025 056e 7860     		str	r0, [r7, #4]
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 1026              		.loc 1 961 0
 1027 0570 4FF00003 		mov	r3, #0
 1028 0574 FB60     		str	r3, [r7, #12]
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Get the FIFO level bits */
 967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 1029              		.loc 1 967 0
 1030 0576 7B68     		ldr	r3, [r7, #4]
 1031 0578 5B69     		ldr	r3, [r3, #20]
 1032 057a 03F03803 		and	r3, r3, #56
 1033 057e FB60     		str	r3, [r7, #12]
 968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   
 969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return tmpreg;
 1034              		.loc 1 969 0
 1035 0580 FB68     		ldr	r3, [r7, #12]
 970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1036              		.loc 1 970 0
 1037 0582 1846     		mov	r0, r3
 1038 0584 07F11407 		add	r7, r7, #20
 1039 0588 BD46     		mov	sp, r7
 1040 058a 80BC     		pop	{r7}
 1041 058c 7047     		bx	lr
 1042              		.cfi_endproc
 1043              	.LFE123:
 1045 058e 00BF     		.align	2
 1046              		.global	DMA_GetFlagStatus
 1047              		.thumb
 1048              		.thumb_func
 1050              	DMA_GetFlagStatus:
 1051              	.LFB124:
 971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
 973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Streamx flag is set or not.
 974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
 975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
 976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to check.
 977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
 978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
 979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
 980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
 981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
 982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
 983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
 984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The new state of DMA_FLAG (SET or RESET).
 985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
 986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
 987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1052              		.loc 1 987 0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 24
 1055              		@ frame_needed = 1, uses_anonymous_args = 0
 1056              		@ link register save eliminated.
 1057 0590 80B4     		push	{r7}
 1058              	.LCFI42:
 1059              		.cfi_def_cfa_offset 4
 1060              		.cfi_offset 7, -4
 1061 0592 87B0     		sub	sp, sp, #28
 1062              	.LCFI43:
 1063              		.cfi_def_cfa_offset 32
 1064 0594 00AF     		add	r7, sp, #0
 1065              	.LCFI44:
 1066              		.cfi_def_cfa_register 7
 1067 0596 7860     		str	r0, [r7, #4]
 1068 0598 3960     		str	r1, [r7, #0]
 988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   FlagStatus bitstatus = RESET;
 1069              		.loc 1 988 0
 1070 059a 4FF00003 		mov	r3, #0
 1071 059e FB75     		strb	r3, [r7, #23]
 989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
 990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0;
 1072              		.loc 1 990 0
 1073 05a0 4FF00003 		mov	r3, #0
 1074 05a4 FB60     		str	r3, [r7, #12]
 991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
 993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
 995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
 996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
 997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1075              		.loc 1 997 0
 1076 05a6 7A68     		ldr	r2, [r7, #4]
 1077 05a8 46F20F43 		movw	r3, #25615
 1078 05ac C4F20203 		movt	r3, 16386
 1079 05b0 9A42     		cmp	r2, r3
 1080 05b2 05D8     		bhi	.L48
 998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
 999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1081              		.loc 1 1000 0
 1082 05b4 4FF4C043 		mov	r3, #24576
 1083 05b8 C4F20203 		movt	r3, 16386
 1084 05bc 3B61     		str	r3, [r7, #16]
 1085 05be 04E0     		b	.L49
 1086              	.L48:
1001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1087              		.loc 1 1005 0
 1088 05c0 4FF4C843 		mov	r3, #25600
 1089 05c4 C4F20203 		movt	r3, 16386
 1090 05c8 3B61     		str	r3, [r7, #16]
 1091              	.L49:
1006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the flag is in HISR or LISR */
1009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 1092              		.loc 1 1009 0
 1093 05ca 3B68     		ldr	r3, [r7, #0]
 1094 05cc 03F00053 		and	r3, r3, #536870912
 1095 05d0 002B     		cmp	r3, #0
 1096 05d2 03D0     		beq	.L50
1010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy HISR register value */
1012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->HISR;
 1097              		.loc 1 1012 0
 1098 05d4 3B69     		ldr	r3, [r7, #16]
 1099 05d6 5B68     		ldr	r3, [r3, #4]
 1100 05d8 FB60     		str	r3, [r7, #12]
 1101 05da 02E0     		b	.L51
 1102              	.L50:
1013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy LISR register value */
1017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->LISR;
 1103              		.loc 1 1017 0
 1104 05dc 3B69     		ldr	r3, [r7, #16]
 1105 05de 1B68     		ldr	r3, [r3, #0]
 1106 05e0 FB60     		str	r3, [r7, #12]
 1107              	.L51:
1018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }   
1019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
1020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Mask the reserved bits */
1021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)RESERVED_MASK;
 1108              		.loc 1 1021 0
 1109 05e2 FA68     		ldr	r2, [r7, #12]
 1110 05e4 40F67D73 		movw	r3, #3965
 1111 05e8 C0F67D73 		movt	r3, 3965
 1112 05ec 1340     		ands	r3, r3, r2
 1113 05ee FB60     		str	r3, [r7, #12]
1022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the status of the specified DMA flag */
1024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 1114              		.loc 1 1024 0
 1115 05f0 FA68     		ldr	r2, [r7, #12]
 1116 05f2 3B68     		ldr	r3, [r7, #0]
 1117 05f4 1340     		ands	r3, r3, r2
 1118 05f6 002B     		cmp	r3, #0
 1119 05f8 03D0     		beq	.L52
1025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_FLAG is set */
1027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = SET;
 1120              		.loc 1 1027 0
 1121 05fa 4FF00103 		mov	r3, #1
 1122 05fe FB75     		strb	r3, [r7, #23]
 1123 0600 02E0     		b	.L53
 1124              	.L52:
1028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_FLAG is reset */
1032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = RESET;
 1125              		.loc 1 1032 0
 1126 0602 4FF00003 		mov	r3, #0
 1127 0606 FB75     		strb	r3, [r7, #23]
 1128              	.L53:
1033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Return the DMA_FLAG status */
1036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return  bitstatus;
 1129              		.loc 1 1036 0
 1130 0608 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1131              		.loc 1 1037 0
 1132 060a 1846     		mov	r0, r3
 1133 060c 07F11C07 		add	r7, r7, #28
 1134 0610 BD46     		mov	sp, r7
 1135 0612 80BC     		pop	{r7}
 1136 0614 7047     		bx	lr
 1137              		.cfi_endproc
 1138              	.LFE124:
 1140 0616 00BF     		.align	2
 1141              		.global	DMA_ClearFlag
 1142              		.thumb
 1143              		.thumb_func
 1145              	DMA_ClearFlag:
 1146              	.LFB125:
1038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Clears the DMAy Streamx's pending flags.
1041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to clear.
1044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag
1046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag
1047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag
1048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag
1049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
1050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.   
1051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
1052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
1054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1147              		.loc 1 1054 0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 16
 1150              		@ frame_needed = 1, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 1152 0618 80B4     		push	{r7}
 1153              	.LCFI45:
 1154              		.cfi_def_cfa_offset 4
 1155              		.cfi_offset 7, -4
 1156 061a 85B0     		sub	sp, sp, #20
 1157              	.LCFI46:
 1158              		.cfi_def_cfa_offset 24
 1159 061c 00AF     		add	r7, sp, #0
 1160              	.LCFI47:
 1161              		.cfi_def_cfa_register 7
 1162 061e 7860     		str	r0, [r7, #4]
 1163 0620 3960     		str	r1, [r7, #0]
1055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
1060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1164              		.loc 1 1062 0
 1165 0622 7A68     		ldr	r2, [r7, #4]
 1166 0624 46F20F43 		movw	r3, #25615
 1167 0628 C4F20203 		movt	r3, 16386
 1168 062c 9A42     		cmp	r2, r3
 1169 062e 05D8     		bhi	.L55
1063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1170              		.loc 1 1065 0
 1171 0630 4FF4C043 		mov	r3, #24576
 1172 0634 C4F20203 		movt	r3, 16386
 1173 0638 FB60     		str	r3, [r7, #12]
 1174 063a 04E0     		b	.L56
 1175              	.L55:
1066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1176              		.loc 1 1070 0
 1177 063c 4FF4C843 		mov	r3, #25600
 1178 0640 C4F20203 		movt	r3, 16386
 1179 0644 FB60     		str	r3, [r7, #12]
 1180              	.L56:
1071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if LIFCR or HIFCR register is targeted */
1074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 1181              		.loc 1 1074 0
 1182 0646 3B68     		ldr	r3, [r7, #0]
 1183 0648 03F00053 		and	r3, r3, #536870912
 1184 064c 002B     		cmp	r3, #0
 1185 064e 08D0     		beq	.L57
1075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy HIFCR register clear flag bits */
1077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 1186              		.loc 1 1077 0
 1187 0650 3A68     		ldr	r2, [r7, #0]
 1188 0652 40F67D73 		movw	r3, #3965
 1189 0656 C0F67D73 		movt	r3, 3965
 1190 065a 1340     		ands	r3, r3, r2
 1191 065c FA68     		ldr	r2, [r7, #12]
 1192 065e D360     		str	r3, [r2, #12]
 1193 0660 07E0     		b	.L54
 1194              	.L57:
1078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy LIFCR register clear flag bits */
1082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 1195              		.loc 1 1082 0
 1196 0662 3A68     		ldr	r2, [r7, #0]
 1197 0664 40F67D73 		movw	r3, #3965
 1198 0668 C0F67D73 		movt	r3, 3965
 1199 066c 1340     		ands	r3, r3, r2
 1200 066e FA68     		ldr	r2, [r7, #12]
 1201 0670 9360     		str	r3, [r2, #8]
 1202              	.L54:
1083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }    
1084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1203              		.loc 1 1084 0
 1204 0672 07F11407 		add	r7, r7, #20
 1205 0676 BD46     		mov	sp, r7
 1206 0678 80BC     		pop	{r7}
 1207 067a 7047     		bx	lr
 1208              		.cfi_endproc
 1209              	.LFE125:
 1211              		.align	2
 1212              		.global	DMA_ITConfig
 1213              		.thumb
 1214              		.thumb_func
 1216              	DMA_ITConfig:
 1217              	.LFB126:
1085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Enables or disables the specified DMAy Streamx interrupts.
1088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param DMA_IT: specifies the DMA interrupt sources to be enabled or disabled. 
1091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TC:  Transfer complete interrupt mask
1093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
1094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TE:  Transfer error interrupt mask
1095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_FE:  FIFO error interrupt mask
1096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
1097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be: ENABLE or DISABLE.
1098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
1099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
1101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1218              		.loc 1 1101 0
 1219              		.cfi_startproc
 1220              		@ args = 0, pretend = 0, frame = 16
 1221              		@ frame_needed = 1, uses_anonymous_args = 0
 1222              		@ link register save eliminated.
 1223 067c 80B4     		push	{r7}
 1224              	.LCFI48:
 1225              		.cfi_def_cfa_offset 4
 1226              		.cfi_offset 7, -4
 1227 067e 85B0     		sub	sp, sp, #20
 1228              	.LCFI49:
 1229              		.cfi_def_cfa_offset 24
 1230 0680 00AF     		add	r7, sp, #0
 1231              	.LCFI50:
 1232              		.cfi_def_cfa_register 7
 1233 0682 F860     		str	r0, [r7, #12]
 1234 0684 B960     		str	r1, [r7, #8]
 1235 0686 1346     		mov	r3, r2
 1236 0688 FB71     		strb	r3, [r7, #7]
1102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CONFIG_IT(DMA_IT));
1105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the DMA_IT parameter contains a FIFO interrupt */
1108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & DMA_IT_FE) != 0)
 1237              		.loc 1 1108 0
 1238 068a BB68     		ldr	r3, [r7, #8]
 1239 068c 03F08003 		and	r3, r3, #128
 1240 0690 002B     		cmp	r3, #0
 1241 0692 0FD0     		beq	.L60
1109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     if (NewState != DISABLE)
 1242              		.loc 1 1110 0
 1243 0694 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1244 0696 002B     		cmp	r3, #0
 1245 0698 06D0     		beq	.L61
1111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Enable the selected DMA FIFO interrupts */
1113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 1246              		.loc 1 1113 0
 1247 069a FB68     		ldr	r3, [r7, #12]
 1248 069c 5B69     		ldr	r3, [r3, #20]
 1249 069e 43F08002 		orr	r2, r3, #128
 1250 06a2 FB68     		ldr	r3, [r7, #12]
 1251 06a4 5A61     		str	r2, [r3, #20]
 1252 06a6 05E0     		b	.L60
 1253              	.L61:
1114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }    
1115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     else 
1116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Disable the selected DMA FIFO interrupts */
1118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 1254              		.loc 1 1118 0
 1255 06a8 FB68     		ldr	r3, [r7, #12]
 1256 06aa 5B69     		ldr	r3, [r3, #20]
 1257 06ac 23F08002 		bic	r2, r3, #128
 1258 06b0 FB68     		ldr	r3, [r7, #12]
 1259 06b2 5A61     		str	r2, [r3, #20]
 1260              	.L60:
1119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }
1120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the DMA_IT parameter contains a Transfer interrupt */
1123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMA_IT != DMA_IT_FE)
 1261              		.loc 1 1123 0
 1262 06b4 BB68     		ldr	r3, [r7, #8]
 1263 06b6 802B     		cmp	r3, #128
 1264 06b8 15D0     		beq	.L59
1124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     if (NewState != DISABLE)
 1265              		.loc 1 1125 0
 1266 06ba FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1267 06bc 002B     		cmp	r3, #0
 1268 06be 08D0     		beq	.L63
1126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Enable the selected DMA transfer interrupts */
1128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 1269              		.loc 1 1128 0
 1270 06c0 FB68     		ldr	r3, [r7, #12]
 1271 06c2 1A68     		ldr	r2, [r3, #0]
 1272 06c4 BB68     		ldr	r3, [r7, #8]
 1273 06c6 03F01E03 		and	r3, r3, #30
 1274 06ca 1A43     		orrs	r2, r2, r3
 1275 06cc FB68     		ldr	r3, [r7, #12]
 1276 06ce 1A60     		str	r2, [r3, #0]
 1277 06d0 09E0     		b	.L59
 1278              	.L63:
1129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }
1130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     else
1131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     {
1132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       /* Disable the selected DMA transfer interrupts */
1133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****       DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 1279              		.loc 1 1133 0
 1280 06d2 FB68     		ldr	r3, [r7, #12]
 1281 06d4 1A68     		ldr	r2, [r3, #0]
 1282 06d6 BB68     		ldr	r3, [r7, #8]
 1283 06d8 03F01E03 		and	r3, r3, #30
 1284 06dc 6FEA0303 		mvn	r3, r3
 1285 06e0 1A40     		ands	r2, r2, r3
 1286 06e2 FB68     		ldr	r3, [r7, #12]
 1287 06e4 1A60     		str	r2, [r3, #0]
 1288              	.L59:
1134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     }    
1135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1289              		.loc 1 1136 0
 1290 06e6 07F11407 		add	r7, r7, #20
 1291 06ea BD46     		mov	sp, r7
 1292 06ec 80BC     		pop	{r7}
 1293 06ee 7047     		bx	lr
 1294              		.cfi_endproc
 1295              	.LFE126:
 1297              		.align	2
 1298              		.global	DMA_GetITStatus
 1299              		.thumb
 1300              		.thumb_func
 1302              	DMA_GetITStatus:
 1303              	.LFB127:
1137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Checks whether the specified DMAy Streamx interrupt has occurred or not.
1140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt source to check.
1143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be one of the following values:
1144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
1145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
1146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
1147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
1148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
1149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
1150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval The new state of DMA_IT (SET or RESET).
1151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
1153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1304              		.loc 1 1153 0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 24
 1307              		@ frame_needed = 1, uses_anonymous_args = 0
 1308              		@ link register save eliminated.
 1309 06f0 80B4     		push	{r7}
 1310              	.LCFI51:
 1311              		.cfi_def_cfa_offset 4
 1312              		.cfi_offset 7, -4
 1313 06f2 87B0     		sub	sp, sp, #28
 1314              	.LCFI52:
 1315              		.cfi_def_cfa_offset 32
 1316 06f4 00AF     		add	r7, sp, #0
 1317              	.LCFI53:
 1318              		.cfi_def_cfa_register 7
 1319 06f6 7860     		str	r0, [r7, #4]
 1320 06f8 3960     		str	r1, [r7, #0]
1154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   ITStatus bitstatus = RESET;
 1321              		.loc 1 1154 0
 1322 06fa 4FF00003 		mov	r3, #0
 1323 06fe FB75     		strb	r3, [r7, #23]
1155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   uint32_t tmpreg = 0, enablestatus = 0;
 1324              		.loc 1 1156 0
 1325 0700 4FF00003 		mov	r3, #0
 1326 0704 FB60     		str	r3, [r7, #12]
 1327 0706 4FF00003 		mov	r3, #0
 1328 070a BB60     		str	r3, [r7, #8]
1157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_GET_IT(DMA_IT));
1161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
1162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1329              		.loc 1 1163 0
 1330 070c 7A68     		ldr	r2, [r7, #4]
 1331 070e 46F20F43 		movw	r3, #25615
 1332 0712 C4F20203 		movt	r3, 16386
 1333 0716 9A42     		cmp	r2, r3
 1334 0718 05D8     		bhi	.L65
1164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1335              		.loc 1 1166 0
 1336 071a 4FF4C043 		mov	r3, #24576
 1337 071e C4F20203 		movt	r3, 16386
 1338 0722 3B61     		str	r3, [r7, #16]
 1339 0724 04E0     		b	.L66
 1340              	.L65:
1167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1341              		.loc 1 1171 0
 1342 0726 4FF4C843 		mov	r3, #25600
 1343 072a C4F20203 		movt	r3, 16386
 1344 072e 3B61     		str	r3, [r7, #16]
 1345              	.L66:
1172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the interrupt enable bit is in the CR or FCR register */
1175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 1346              		.loc 1 1175 0
 1347 0730 3A68     		ldr	r2, [r7, #0]
 1348 0732 40F63C73 		movw	r3, #3900
 1349 0736 C0F63C73 		movt	r3, 3900
 1350 073a 1340     		ands	r3, r3, r2
 1351 073c 002B     		cmp	r3, #0
 1352 073e 0BD0     		beq	.L67
1176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get the interrupt enable position mask in CR register */
1178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 1353              		.loc 1 1178 0
 1354 0740 3B68     		ldr	r3, [r7, #0]
 1355 0742 4FEAD323 		lsr	r3, r3, #11
 1356 0746 03F01E03 		and	r3, r3, #30
 1357 074a FB60     		str	r3, [r7, #12]
1179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     
1180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Check the enable bit in CR register */
1181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 1358              		.loc 1 1181 0
 1359 074c 7B68     		ldr	r3, [r7, #4]
 1360 074e 1A68     		ldr	r2, [r3, #0]
 1361 0750 FB68     		ldr	r3, [r7, #12]
 1362 0752 1340     		ands	r3, r3, r2
 1363 0754 BB60     		str	r3, [r7, #8]
 1364 0756 04E0     		b	.L68
 1365              	.L67:
1182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Check the enable bit in FCR register */
1186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 1366              		.loc 1 1186 0
 1367 0758 7B68     		ldr	r3, [r7, #4]
 1368 075a 5B69     		ldr	r3, [r3, #20]
 1369 075c 03F08003 		and	r3, r3, #128
 1370 0760 BB60     		str	r3, [r7, #8]
 1371              	.L68:
1187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****  
1189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if the interrupt pending flag is in LISR or HISR */
1190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 1372              		.loc 1 1190 0
 1373 0762 3B68     		ldr	r3, [r7, #0]
 1374 0764 03F00053 		and	r3, r3, #536870912
 1375 0768 002B     		cmp	r3, #0
 1376 076a 03D0     		beq	.L69
1191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy HISR register value */
1193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->HISR ;
 1377              		.loc 1 1193 0
 1378 076c 3B69     		ldr	r3, [r7, #16]
 1379 076e 5B68     		ldr	r3, [r3, #4]
 1380 0770 FB60     		str	r3, [r7, #12]
 1381 0772 02E0     		b	.L70
 1382              	.L69:
1194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Get DMAy LISR register value */
1198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     tmpreg = DMAy->LISR ;
 1383              		.loc 1 1198 0
 1384 0774 3B69     		ldr	r3, [r7, #16]
 1385 0776 1B68     		ldr	r3, [r3, #0]
 1386 0778 FB60     		str	r3, [r7, #12]
 1387              	.L70:
1199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* mask all reserved bits */
1202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   tmpreg &= (uint32_t)RESERVED_MASK;
 1388              		.loc 1 1202 0
 1389 077a FA68     		ldr	r2, [r7, #12]
 1390 077c 40F67D73 		movw	r3, #3965
 1391 0780 C0F67D73 		movt	r3, 3965
 1392 0784 1340     		ands	r3, r3, r2
 1393 0786 FB60     		str	r3, [r7, #12]
1203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the status of the specified DMA interrupt */
1205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 1394              		.loc 1 1205 0
 1395 0788 FA68     		ldr	r2, [r7, #12]
 1396 078a 3B68     		ldr	r3, [r7, #0]
 1397 078c 1340     		ands	r3, r3, r2
 1398 078e 002B     		cmp	r3, #0
 1399 0790 06D0     		beq	.L71
 1400              		.loc 1 1205 0 is_stmt 0 discriminator 1
 1401 0792 BB68     		ldr	r3, [r7, #8]
 1402 0794 002B     		cmp	r3, #0
 1403 0796 03D0     		beq	.L71
1206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_IT is set */
1208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = SET;
 1404              		.loc 1 1208 0 is_stmt 1
 1405 0798 4FF00103 		mov	r3, #1
 1406 079c FB75     		strb	r3, [r7, #23]
 1407 079e 02E0     		b	.L72
 1408              	.L71:
1209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else
1211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMA_IT is reset */
1213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     bitstatus = RESET;
 1409              		.loc 1 1213 0
 1410 07a0 4FF00003 		mov	r3, #0
 1411 07a4 FB75     		strb	r3, [r7, #23]
 1412              	.L72:
1214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Return the DMA_IT status */
1217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   return  bitstatus;
 1413              		.loc 1 1217 0
 1414 07a6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1415              		.loc 1 1218 0
 1416 07a8 1846     		mov	r0, r3
 1417 07aa 07F11C07 		add	r7, r7, #28
 1418 07ae BD46     		mov	sp, r7
 1419 07b0 80BC     		pop	{r7}
 1420 07b2 7047     		bx	lr
 1421              		.cfi_endproc
 1422              	.LFE127:
 1424              		.align	2
 1425              		.global	DMA_ClearITPendingBit
 1426              		.thumb
 1427              		.thumb_func
 1429              	DMA_ClearITPendingBit:
 1430              	.LFB128:
1219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** /**
1221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @brief  Clears the DMAy Streamx's interrupt pending bits.
1222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
1223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          to 7 to select the DMA Stream.
1224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.
1225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *          This parameter can be any combination of the following values:
1226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt
1227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt
1228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt
1229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt
1230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
1231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   *         Where x can be 0 to 7 to select the DMA Stream.
1232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   * @retval None
1233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   */
1234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
1235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** {
 1431              		.loc 1 1235 0
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 16
 1434              		@ frame_needed = 1, uses_anonymous_args = 0
 1435              		@ link register save eliminated.
 1436 07b4 80B4     		push	{r7}
 1437              	.LCFI54:
 1438              		.cfi_def_cfa_offset 4
 1439              		.cfi_offset 7, -4
 1440 07b6 85B0     		sub	sp, sp, #20
 1441              	.LCFI55:
 1442              		.cfi_def_cfa_offset 24
 1443 07b8 00AF     		add	r7, sp, #0
 1444              	.LCFI56:
 1445              		.cfi_def_cfa_register 7
 1446 07ba 7860     		str	r0, [r7, #4]
 1447 07bc 3960     		str	r1, [r7, #0]
1236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   DMA_TypeDef* DMAy;
1237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check the parameters */
1239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
1240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   assert_param(IS_DMA_CLEAR_IT(DMA_IT));
1241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Determine the DMA to which belongs the stream */
1243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if (DMAy_Streamx < DMA2_Stream0)
 1448              		.loc 1 1243 0
 1449 07be 7A68     		ldr	r2, [r7, #4]
 1450 07c0 46F20F43 		movw	r3, #25615
 1451 07c4 C4F20203 		movt	r3, 16386
 1452 07c8 9A42     		cmp	r2, r3
 1453 07ca 05D8     		bhi	.L74
1244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA1 */
1246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA1; 
 1454              		.loc 1 1246 0
 1455 07cc 4FF4C043 		mov	r3, #24576
 1456 07d0 C4F20203 		movt	r3, 16386
 1457 07d4 FB60     		str	r3, [r7, #12]
 1458 07d6 04E0     		b	.L75
 1459              	.L74:
1247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   } 
1248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* DMAy_Streamx belongs to DMA2 */
1251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy = DMA2; 
 1460              		.loc 1 1251 0
 1461 07d8 4FF4C843 		mov	r3, #25600
 1462 07dc C4F20203 		movt	r3, 16386
 1463 07e0 FB60     		str	r3, [r7, #12]
 1464              	.L75:
1252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** 
1254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   /* Check if LIFCR or HIFCR register is targeted */
1255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 1465              		.loc 1 1255 0
 1466 07e2 3B68     		ldr	r3, [r7, #0]
 1467 07e4 03F00053 		and	r3, r3, #536870912
 1468 07e8 002B     		cmp	r3, #0
 1469 07ea 08D0     		beq	.L76
1256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy HIFCR register clear interrupt bits */
1258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 1470              		.loc 1 1258 0
 1471 07ec 3A68     		ldr	r2, [r7, #0]
 1472 07ee 40F67D73 		movw	r3, #3965
 1473 07f2 C0F67D73 		movt	r3, 3965
 1474 07f6 1340     		ands	r3, r3, r2
 1475 07f8 FA68     		ldr	r2, [r7, #12]
 1476 07fa D360     		str	r3, [r2, #12]
 1477 07fc 07E0     		b	.L73
 1478              	.L76:
1259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }
1260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   else 
1261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   {
1262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     /* Set DMAy LIFCR register clear interrupt bits */
1263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****     DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 1479              		.loc 1 1263 0
 1480 07fe 3A68     		ldr	r2, [r7, #0]
 1481 0800 40F67D73 		movw	r3, #3965
 1482 0804 C0F67D73 		movt	r3, 3965
 1483 0808 1340     		ands	r3, r3, r2
 1484 080a FA68     		ldr	r2, [r7, #12]
 1485 080c 9360     		str	r3, [r2, #8]
 1486              	.L73:
1264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c ****   }   
1265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c **** }
 1487              		.loc 1 1265 0
 1488 080e 07F11407 		add	r7, r7, #20
 1489 0812 BD46     		mov	sp, r7
 1490 0814 80BC     		pop	{r7}
 1491 0816 7047     		bx	lr
 1492              		.cfi_endproc
 1493              	.LFE128:
 1495              	.Letext0:
 1496              		.file 2 "c:\\program files (x86)\\codesourcery\\eabi\\bin\\../lib/gcc/arm-none-eabi/4.6.3/../../..
 1497              		.file 3 "D:\\Jure\\Projekti\\Git\\AutoPilot\\AutoPilot_SW\\Libraries\\Device\\STM32F4xx\\Include/s
 1498              		.file 4 "D:\\Jure\\Projekti\\Git\\AutoPilot\\AutoPilot_SW\\Libraries\\STM32F4xx_StdPeriph_Driver\\
 1499              		.file 5 "D:\\Jure\\Projekti\\Git\\AutoPilot\\AutoPilot_SW\\Libraries\\CMSIS\\Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_dma.c
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:18     .text:00000000 $t
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:23     .text:00000000 DMA_DeInit
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:298    .text:00000244 DMA_Init
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:429    .text:000002f4 DMA_StructInit
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:520    .text:00000380 DMA_Cmd
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:572    .text:000003b8 DMA_PeriphIncOffsetSizeConfig
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:623    .text:000003ec DMA_FlowControllerConfig
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:674    .text:00000420 DMA_SetCurrDataCounter
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:711    .text:0000043c DMA_GetCurrDataCounter
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:747    .text:00000458 DMA_DoubleBufferModeConfig
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:803    .text:00000494 DMA_DoubleBufferModeCmd
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:855    .text:000004cc DMA_MemoryTargetConfig
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:903    .text:000004f8 DMA_GetCurrentMemoryTarget
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:955    .text:00000530 DMA_GetCmdStatus
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:1008   .text:00000568 DMA_GetFIFOStatus
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:1050   .text:00000590 DMA_GetFlagStatus
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:1145   .text:00000618 DMA_ClearFlag
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:1216   .text:0000067c DMA_ITConfig
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:1302   .text:000006f0 DMA_GetITStatus
C:\Users\Jure\AppData\Local\Temp\cclHbOyM.s:1429   .text:000007b4 DMA_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
