.rtl_screen -top_module {lcd_rgb_char} -include_path {<E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj>} -design_files {<E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/rtl/clk_div.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/rtl/lcd_display.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/rtl/lcd_driver.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/rtl/lcd_rgb_char.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/rtl/rd_id.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/ipcore/blk_mem_gen_0/rtl/ipml_rom_v1_5_blk_mem_gen_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/ipcore/blk_mem_gen_0/blk_mem_gen_0.v|work>}