read_verilog ../top.v
synth -top top
abc -g cmos4
write_simplec result.out
