###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:48:00 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.139
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.498
- Arrival Time                  2.373
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.125 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.169 | 
     | FECTS_clks_clk___L2_I0       | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.258 | 
     | \burst_addr_d_reg[5]         | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    0.393 | 
     | FE_OFCC11_N44                | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.445 | 
     | U508                         | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    0.575 | 
     | U628                         | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    0.636 | 
     | FE_OFCC66_n451               | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    0.676 | 
     | U417                         | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    0.714 | 
     | U257                         | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    0.753 | 
     | U431                         | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    0.864 | 
     | U231                         | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    0.937 | 
     | U256                         | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.023 | 
     | U255                         | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.097 | 
     | U254                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.153 | 
     | U253                         | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.210 | 
     | U252                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.264 | 
     | U251                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.316 | 
     | U250                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.369 | 
     | U249                         | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.424 | 
     | U248                         | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.478 | 
     | U247                         | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.528 | 
     | U246                         | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    1.586 | 
     | U245                         | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    1.637 | 
     | U244                         | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    1.690 | 
     | U243                         | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    1.743 | 
     | U242                         | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    1.797 | 
     | U241                         | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    1.883 | 
     | U240                         | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.824 |    1.949 | 
     | U239                         | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.905 |    2.030 | 
     | U238                         | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.966 |    2.091 | 
     | U237                         | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   2.043 |    2.168 | 
     | U236                         | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   2.106 |    2.231 | 
     | U271                         | A ^ -> Y ^   | AND2X2  | 0.071 | 0.075 |   2.182 |    2.307 | 
     | U653                         | B ^ -> Y v   | OAI21X1 | 0.221 | 0.034 |   2.216 |    2.341 | 
     | U654                         | C v -> Y ^   | AOI21X1 | 0.042 | 0.084 |   2.300 |    2.425 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^   | BUFX2   | 0.012 | 0.036 |   2.336 |    2.461 | 
     | U323                         | A ^ -> Y ^   | BUFX2   | 0.013 | 0.037 |   2.373 |    2.498 | 
     | \burst_addr_d_reg[31]        | D ^          | DFFSR   | 0.013 | 0.000 |   2.373 |    2.498 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.125 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.081 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |    0.008 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |    0.014 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.139
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  2.279
= Slack Time                    0.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.182 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.226 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.315 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    0.449 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.501 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    0.632 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    0.693 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    0.732 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    0.771 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    0.810 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    0.920 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    0.993 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.080 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.154 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.210 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.266 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.321 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.373 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.426 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.480 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.535 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.585 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    1.643 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    1.694 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    1.747 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    1.800 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    1.854 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    1.940 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.823 |    2.005 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.905 |    2.086 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.966 |    2.148 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   2.043 |    2.225 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   2.106 |    2.288 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.071 | 0.075 |   2.182 |    2.363 | 
     | U375                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.051 |   2.233 |    2.414 | 
     | U374                   | A ^ -> Y v   | INVX1   | 0.042 | 0.046 |   2.278 |    2.460 | 
     | \burst_addr_d_reg[30]  | D v          | DFFSR   | 0.042 | 0.000 |   2.279 |    2.460 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.182 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.138 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.049 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -0.043 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  2.226
= Slack Time                    0.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.233 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.277 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.366 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    0.500 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.552 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    0.683 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    0.744 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    0.783 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    0.822 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    0.861 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    0.971 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.044 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.130 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.205 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.261 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.317 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.372 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.424 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.477 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.531 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.586 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.636 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    1.694 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    1.745 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    1.798 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    1.851 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    1.905 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    1.991 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.823 |    2.056 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.904 |    2.137 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.966 |    2.199 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   2.043 |    2.276 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.052 | 0.063 |   2.106 |    2.339 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.059 |   2.165 |    2.398 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.056 | 0.060 |   2.225 |    2.458 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.056 | 0.001 |   2.226 |    2.459 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.233 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.189 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.104 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.097 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  2.146
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.314 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.358 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.447 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    0.582 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.634 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    0.764 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    0.825 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    0.865 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    0.903 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    0.942 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.053 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.126 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.212 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.286 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.342 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.399 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.453 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.505 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.558 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.613 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.667 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.717 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    1.775 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    1.826 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    1.879 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    1.932 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    1.986 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    2.072 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.823 |    2.138 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.905 |    2.219 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.966 |    2.280 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.077 |   2.043 |    2.357 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.062 | 0.070 |   2.113 |    2.427 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.011 | 0.033 |   2.146 |    2.460 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.011 | 0.000 |   2.146 |    2.460 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.314 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.270 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.185 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.178 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.133
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  2.058
= Slack Time                    0.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.406 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.450 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.539 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    0.673 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.725 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    0.856 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    0.917 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    0.956 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    0.995 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.034 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.144 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.217 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.303 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.377 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.433 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.490 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.544 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.597 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.650 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.704 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.759 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.809 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    1.867 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    1.918 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    1.971 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    2.024 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    2.078 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    2.164 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.823 |    2.229 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.904 |    2.310 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.061 |   1.966 |    2.372 | 
     | U369                   | A ^ -> Y ^   | OR2X2   | 0.053 | 0.061 |   2.027 |    2.433 | 
     | U368                   | A ^ -> Y v   | INVX1   | 0.013 | 0.031 |   2.058 |    2.464 | 
     | \burst_addr_d_reg[27]  | D v          | DFFSR   | 0.013 | 0.000 |   2.058 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.406 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.362 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.281 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.272 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.135
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  2.052
= Slack Time                    0.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.411 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.455 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.529 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    0.669 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    0.707 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    0.768 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    0.831 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    0.844 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    0.864 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.512 |    0.922 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.161 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.291 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.951 |    1.361 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.421 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.504 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.143 |    1.554 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.461 |    1.872 | 
     | \intadd_0/U5                   | C ^ -> YC ^  | FAX1    | 0.087 | 0.128 |   1.589 |    2.000 | 
     | \intadd_0/U4                   | C ^ -> YC ^  | FAX1    | 0.066 | 0.090 |   1.680 |    2.090 | 
     | \intadd_0/U3                   | C ^ -> YC ^  | FAX1    | 0.081 | 0.098 |   1.778 |    2.188 | 
     | \intadd_0/U2                   | C ^ -> YC ^  | FAX1    | 0.088 | 0.104 |   1.882 |    2.293 | 
     | U547                           | A ^ -> Y ^   | XOR2X1  | 0.071 | 0.064 |   1.946 |    2.356 | 
     | U548                           | A ^ -> Y ^   | XNOR2X1 | 0.074 | 0.063 |   2.009 |    2.419 | 
     | U549                           | B ^ -> Y v   | MUX2X1  | 0.032 | 0.043 |   2.052 |    2.462 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.032 | 0.000 |   2.052 |    2.463 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.411 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.366 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.283 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.096 | 0.007 |   0.135 |   -0.276 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.138
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.986
= Slack Time                    0.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.475 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.519 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.608 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    0.742 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.794 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    0.925 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    0.986 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.025 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.064 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.103 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.213 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.286 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.372 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.446 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.502 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.559 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.613 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.666 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.719 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.773 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.828 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.878 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    1.936 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    1.987 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    2.040 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    2.093 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    2.147 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    2.233 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.823 |    2.298 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.080 | 0.081 |   1.904 |    2.379 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.050 |   1.954 |    2.429 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.023 | 0.031 |   1.986 |    2.460 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.023 | 0.000 |   1.986 |    2.461 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.475 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.431 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.342 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.102 | 0.005 |   0.138 |   -0.336 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.111
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.984
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.481 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.525 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.599 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    0.739 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    0.777 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    0.838 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    0.901 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    0.915 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    0.934 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.512 |    0.992 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.231 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.362 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.951 |    1.431 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.491 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.574 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.143 |    1.624 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.461 |    1.942 | 
     | \intadd_0/U5                   | C ^ -> YC ^  | FAX1    | 0.087 | 0.128 |   1.589 |    2.070 | 
     | \intadd_0/U4                   | C ^ -> YC ^  | FAX1    | 0.066 | 0.090 |   1.680 |    2.161 | 
     | \intadd_0/U3                   | C ^ -> YC ^  | FAX1    | 0.081 | 0.098 |   1.778 |    2.259 | 
     | \intadd_0/U2                   | C ^ -> YS v  | FAX1    | 0.014 | 0.090 |   1.868 |    2.348 | 
     | U540                           | B v -> Y ^   | MUX2X1  | 0.072 | 0.068 |   1.935 |    2.416 | 
     | U541                           | A ^ -> Y v   | INVX1   | 0.030 | 0.048 |   1.983 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.030 | 0.000 |   1.984 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.481 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.437 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.362 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.355 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.098
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.477
- Arrival Time                  1.950
= Slack Time                    0.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.527 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.571 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.645 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    0.785 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    0.823 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    0.884 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    0.947 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    0.960 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    0.980 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.511 |    1.038 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.277 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.407 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.950 |    1.477 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.537 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.620 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.143 |    1.670 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.461 |    1.988 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.615 |    2.142 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.676 |    2.203 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.779 |    2.306 | 
     | U451                           | A v -> Y ^   | INVX1   | 0.032 | 0.070 |   1.849 |    2.376 | 
     | U379                           | A ^ -> Y ^   | AND2X2  | 0.016 | 0.037 |   1.886 |    2.413 | 
     | U378                           | A ^ -> Y v   | INVX1   | 0.016 | 0.021 |   1.907 |    2.433 | 
     | U546                           | C v -> Y ^   | OAI21X1 | 0.076 | 0.044 |   1.950 |    2.477 | 
     | \wchrsp_fifo/depth_left_reg[1] | D ^          | DFFSR   | 0.076 | 0.000 |   1.950 |    2.477 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.527 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.482 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.408 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.084 | 0.006 |   0.125 |   -0.402 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.109
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.466
- Arrival Time                  1.925
= Slack Time                    0.541
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.541 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.585 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.659 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    0.799 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    0.837 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    0.898 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    0.961 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    0.975 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    0.994 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.511 |    1.052 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.291 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.421 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.950 |    1.491 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.551 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.634 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.143 |    1.684 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.461 |    2.002 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.615 |    2.156 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.676 |    2.217 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.779 |    2.320 | 
     | U542                           | S v -> Y ^   | MUX2X1  | 0.099 | 0.100 |   1.879 |    2.420 | 
     | U543                           | A ^ -> Y v   | INVX1   | 0.013 | 0.046 |   1.925 |    2.466 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.013 | 0.000 |   1.925 |    2.466 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.541 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.497 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.422 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.415 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.139
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.895
= Slack Time                    0.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.566 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.610 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.699 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    0.834 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.886 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.016 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.077 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.117 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.155 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.194 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.305 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.378 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.464 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.538 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.594 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.651 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.705 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.757 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.810 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.865 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.919 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    1.969 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.027 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    2.078 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    2.131 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    2.184 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    2.238 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    2.324 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.054 | 0.066 |   1.823 |    2.390 | 
     | U365                   | A ^ -> Y ^   | OR2X2   | 0.027 | 0.042 |   1.866 |    2.432 | 
     | U364                   | A ^ -> Y v   | INVX1   | 0.023 | 0.029 |   1.894 |    2.461 | 
     | \burst_addr_d_reg[25]  | D v          | DFFSR   | 0.023 | 0.000 |   1.895 |    2.461 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.566 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.522 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -0.433 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -0.428 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.110
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.884
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.581 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.625 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.700 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    0.840 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    0.878 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    0.939 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    1.002 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    1.015 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    1.034 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.512 |    1.093 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.332 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.462 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.951 |    1.532 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.591 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.674 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.143 |    1.724 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.461 |    2.042 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.615 |    2.196 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.676 |    2.257 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.779 |    2.360 | 
     | U544                           | S v -> Y ^   | MUX2X1  | 0.054 | 0.071 |   1.850 |    2.431 | 
     | U545                           | A ^ -> Y v   | INVX1   | 0.018 | 0.034 |   1.884 |    2.465 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.018 | 0.000 |   1.884 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.581 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.537 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.463 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.456 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.851
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.612 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.656 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.745 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    0.879 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    0.931 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.062 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.123 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.162 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.201 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.240 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.350 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.423 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.509 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.584 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.640 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.696 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.751 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.803 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.856 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.910 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    1.965 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.015 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.073 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    2.124 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    2.177 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    2.230 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    2.284 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.088 | 0.086 |   1.758 |    2.370 | 
     | U363                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.063 |   1.821 |    2.433 | 
     | U362                   | A ^ -> Y v   | INVX1   | 0.012 | 0.030 |   1.851 |    2.462 | 
     | \burst_addr_d_reg[24]  | D v          | DFFSR   | 0.012 | 0.000 |   1.851 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.612 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.568 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.488 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.481 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.097
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.478
- Arrival Time                  1.860
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.618 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.662 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.737 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    0.877 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    0.915 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    0.976 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    1.039 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    1.052 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    1.071 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.512 |    1.130 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.369 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.499 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.951 |    1.569 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.628 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.711 | 
     | U234                           | A v -> Y v   | OR2X2   | 0.017 | 0.050 |   1.143 |    1.761 | 
     | U510                           | A v -> Y ^   | INVX1   | 0.488 | 0.318 |   1.461 |    2.079 | 
     | U539                           | C ^ -> Y v   | AOI21X1 | 0.139 | 0.154 |   1.615 |    2.233 | 
     | FE_OFCC78_n403                 | A v -> Y v   | BUFX2   | 0.030 | 0.061 |   1.676 |    2.294 | 
     | U452                           | A v -> Y v   | BUFX2   | 0.107 | 0.103 |   1.779 |    2.397 | 
     | U550                           | A v -> Y ^   | XNOR2X1 | 0.075 | 0.080 |   1.859 |    2.478 | 
     | \wchrsp_fifo/depth_left_reg[0] | D ^          | DFFSR   | 0.075 | 0.000 |   1.860 |    2.478 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.618 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.574 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.500 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.493 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.132
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.765
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.697 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.741 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.830 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    0.964 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.016 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.147 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.208 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    1.247 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.286 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.325 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.435 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    1.508 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.594 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.668 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.724 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.781 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.835 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.888 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.941 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    1.995 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.050 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.100 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.158 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    2.209 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    2.262 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    2.314 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.672 |    2.369 | 
     | U361                   | A ^ -> Y ^   | OR2X2   | 0.041 | 0.051 |   1.724 |    2.420 | 
     | U360                   | A ^ -> Y v   | INVX1   | 0.034 | 0.041 |   1.765 |    2.461 | 
     | \burst_addr_d_reg[23]  | D v          | DFFSR   | 0.034 | 0.000 |   1.765 |    2.462 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.697 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.652 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.572 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.132 |   -0.565 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.719
= Slack Time                    0.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.744 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.788 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.877 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    1.011 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.063 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.194 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.255 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    1.294 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.333 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.372 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.482 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    1.555 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.641 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.716 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.772 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.828 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.883 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.935 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    1.988 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.042 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.097 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.147 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.205 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    2.256 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    2.309 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.618 |    2.362 | 
     | U359                   | A ^ -> Y ^   | OR2X2   | 0.063 | 0.068 |   1.686 |    2.429 | 
     | U358                   | A ^ -> Y v   | INVX1   | 0.012 | 0.033 |   1.719 |    2.463 | 
     | \burst_addr_d_reg[22]  | D v          | DFFSR   | 0.012 | 0.000 |   1.719 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.744 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.700 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.620 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.612 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.137
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.657
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.804 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.848 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.937 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    1.071 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.123 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.254 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.315 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    1.354 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.393 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.432 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.542 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    1.615 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.701 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.776 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.832 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.888 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.943 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    1.995 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.048 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.102 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.157 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.207 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.265 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    2.316 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.053 |   1.565 |    2.369 | 
     | U357                   | A ^ -> Y ^   | OR2X2   | 0.049 | 0.056 |   1.622 |    2.425 | 
     | U356                   | A ^ -> Y v   | INVX1   | 0.021 | 0.035 |   1.657 |    2.460 | 
     | \burst_addr_d_reg[21]  | D v          | DFFSR   | 0.021 | 0.000 |   1.657 |    2.461 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.760 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.675 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.101 | 0.008 |   0.137 |   -0.667 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.133
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.655
= Slack Time                    0.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.807 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.852 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.926 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    1.066 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    1.104 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    1.165 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    1.228 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    1.241 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    1.261 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.511 |    1.319 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.558 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    1.688 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.950 |    1.758 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    1.818 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    1.901 | 
     | U557                           | A v -> Y ^   | INVX1   | 0.001 | 0.032 |   1.125 |    1.933 | 
     | U558                           | C ^ -> Y v   | AOI21X1 | 0.062 | 0.019 |   1.144 |    1.952 | 
     | FE_OFCC76_n516                 | A v -> Y v   | BUFX2   | 0.016 | 0.046 |   1.191 |    1.998 | 
     | U426                           | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   1.236 |    2.043 | 
     | U419                           | B v -> Y v   | AND2X2  | 0.015 | 0.040 |   1.276 |    2.083 | 
     | U418                           | A v -> Y ^   | INVX1   | 0.004 | 0.020 |   1.296 |    2.103 | 
     | U261                           | B ^ -> Y ^   | OR2X2   | 0.016 | 0.048 |   1.343 |    2.151 | 
     | U432                           | A ^ -> Y v   | INVX1   | 0.140 | 0.106 |   1.449 |    2.257 | 
     | U262                           | B v -> Y v   | AND2X2  | 0.049 | 0.094 |   1.543 |    2.350 | 
     | U398                           | A v -> Y v   | AND2X2  | 0.014 | 0.046 |   1.589 |    2.397 | 
     | U397                           | A v -> Y ^   | INVX1   | 0.013 | 0.026 |   1.615 |    2.422 | 
     | U676                           | S ^ -> Y v   | MUX2X1  | 0.026 | 0.040 |   1.655 |    2.463 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D v          | DFFSR   | 0.026 | 0.000 |   1.655 |    2.463 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.807 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.763 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.683 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.674 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.135
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.633
= Slack Time                    0.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.832 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.876 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.950 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.146 |   0.264 |    1.096 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.305 |    1.137 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.389 |    1.221 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.450 |    1.282 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.478 |    1.310 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.520 |    1.352 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.559 |    1.391 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.710 |    1.542 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.073 | 0.123 |   0.833 |    1.665 | 
     | FE_OFCC67_n534                 | A ^ -> Y ^   | BUFX4   | 0.036 | 0.035 |   0.868 |    1.700 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.051 | 0.064 |   0.932 |    1.764 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.096 | 0.091 |   1.023 |    1.855 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.016 | 0.049 |   1.072 |    1.904 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.054 | 0.034 |   1.106 |    1.938 | 
     | FE_OFCC76_n516                 | A ^ -> Y ^   | BUFX2   | 0.018 | 0.041 |   1.147 |    1.979 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.032 | 0.050 |   1.197 |    2.029 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.021 | 0.034 |   1.231 |    2.063 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.027 | 0.030 |   1.261 |    2.093 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.013 | 0.053 |   1.314 |    2.146 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.196 | 0.141 |   1.455 |    2.287 | 
     | U671                           | C ^ -> Y v   | AOI21X1 | 0.054 | 0.097 |   1.552 |    2.384 | 
     | FE_OFCC77_n165                 | A v -> Y v   | BUFX2   | 0.013 | 0.044 |   1.596 |    2.428 | 
     | U324                           | A v -> Y v   | BUFX2   | 0.007 | 0.037 |   1.633 |    2.465 | 
     | \wchrsp_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.007 | 0.000 |   1.633 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.832 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.788 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -0.699 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.095 | 0.002 |   0.136 |   -0.696 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.133
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.626
= Slack Time                    0.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.837 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.881 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.955 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.146 |   0.264 |    1.101 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.305 |    1.142 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.389 |    1.227 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.450 |    1.287 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.478 |    1.315 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.520 |    1.358 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.559 |    1.396 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.710 |    1.547 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.073 | 0.123 |   0.833 |    1.670 | 
     | FE_OFCC67_n534                 | A ^ -> Y ^   | BUFX4   | 0.036 | 0.035 |   0.868 |    1.705 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.051 | 0.064 |   0.932 |    1.769 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.096 | 0.091 |   1.023 |    1.860 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.016 | 0.049 |   1.072 |    1.909 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.054 | 0.034 |   1.106 |    1.943 | 
     | FE_OFCC76_n516                 | A ^ -> Y ^   | BUFX2   | 0.018 | 0.041 |   1.147 |    1.984 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.032 | 0.050 |   1.197 |    2.034 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.021 | 0.034 |   1.231 |    2.068 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.027 | 0.030 |   1.261 |    2.098 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.013 | 0.053 |   1.314 |    2.151 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.196 | 0.141 |   1.455 |    2.292 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.052 | 0.067 |   1.522 |    2.359 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.024 | 0.038 |   1.560 |    2.397 | 
     | U672                           | C v -> Y ^   | OAI21X1 | 0.048 | 0.030 |   1.590 |    2.427 | 
     | U673                           | A ^ -> Y v   | INVX1   | 0.024 | 0.036 |   1.626 |    2.463 | 
     | \wchrsp_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.024 | 0.000 |   1.626 |    2.463 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.837 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.793 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.713 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.704 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.620
= Slack Time                    0.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.842 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.886 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    0.975 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    1.109 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.161 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.292 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.353 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    1.392 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.431 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.470 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.580 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.653 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.740 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.814 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.870 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.926 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    1.981 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.033 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.086 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.140 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.195 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.245 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.303 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.512 |    2.354 | 
     | U355                   | A ^ -> Y ^   | OR2X2   | 0.065 | 0.068 |   1.580 |    2.422 | 
     | U354                   | A ^ -> Y v   | INVX1   | 0.021 | 0.040 |   1.620 |    2.462 | 
     | \burst_addr_d_reg[20]  | D v          | DFFSR   | 0.021 | 0.000 |   1.620 |    2.462 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.842 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.798 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.718 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.710 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.111
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.611
= Slack Time                    0.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.854 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.898 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.972 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.150 |   0.268 |    1.122 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.308 |    1.162 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.371 |    1.225 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.431 |    1.285 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.452 |    1.306 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.547 |    1.401 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.611 |    1.465 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.708 |    1.561 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.761 |    1.614 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.050 |   0.810 |    1.664 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   1.004 |    1.858 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   1.105 |    1.959 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.422 |    2.275 | 
     | U525                            | S ^ -> Y ^   | MUX2X1  | 0.087 | 0.136 |   1.558 |    2.411 | 
     | U526                            | A ^ -> Y v   | INVX1   | 0.030 | 0.053 |   1.610 |    2.464 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.030 | 0.000 |   1.611 |    2.464 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.854 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.809 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.735 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.728 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.133
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.487
- Arrival Time                  1.628
= Slack Time                    0.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.859 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.903 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.977 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.146 |   0.264 |    1.123 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.305 |    1.164 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.389 |    1.248 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.450 |    1.308 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.478 |    1.337 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.520 |    1.379 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.559 |    1.418 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.710 |    1.568 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.073 | 0.123 |   0.833 |    1.691 | 
     | FE_OFCC67_n534                 | A ^ -> Y ^   | BUFX4   | 0.036 | 0.035 |   0.868 |    1.727 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.051 | 0.064 |   0.932 |    1.791 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.096 | 0.091 |   1.023 |    1.882 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.016 | 0.049 |   1.072 |    1.931 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.054 | 0.034 |   1.106 |    1.965 | 
     | FE_OFCC76_n516                 | A ^ -> Y ^   | BUFX2   | 0.018 | 0.041 |   1.147 |    2.006 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.032 | 0.050 |   1.197 |    2.056 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.021 | 0.034 |   1.231 |    2.090 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.027 | 0.030 |   1.261 |    2.120 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.013 | 0.053 |   1.314 |    2.173 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.196 | 0.141 |   1.455 |    2.314 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.052 | 0.067 |   1.522 |    2.381 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.024 | 0.038 |   1.560 |    2.419 | 
     | U674                           | B v -> Y ^   | MUX2X1  | 0.068 | 0.068 |   1.628 |    2.487 | 
     | \wchrsp_fifo/r_ptr_reg[3]      | D ^          | DFFSR   | 0.068 | 0.000 |   1.628 |    2.487 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.859 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.814 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.734 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -0.725 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.130
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.601
= Slack Time                    0.860
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.860 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.905 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.979 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.150 |   0.268 |    1.129 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.308 |    1.168 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.371 |    1.232 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.431 |    1.291 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.452 |    1.313 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.547 |    1.407 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.611 |    1.472 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.708 |    1.568 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.761 |    1.621 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.050 |   0.810 |    1.671 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   1.005 |    1.865 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   1.105 |    1.965 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.422 |    2.282 | 
     | U523                            | S ^ -> Y ^   | MUX2X1  | 0.082 | 0.133 |   1.555 |    2.415 | 
     | U524                            | A ^ -> Y v   | INVX1   | 0.022 | 0.046 |   1.601 |    2.461 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.022 | 0.000 |   1.601 |    2.461 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.860 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.816 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.736 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.094 | 0.006 |   0.130 |   -0.730 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.133
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.458
- Arrival Time                  1.590
= Slack Time                    0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.867 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.912 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.986 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.150 |   0.268 |    1.136 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.308 |    1.176 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.371 |    1.239 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.431 |    1.299 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.452 |    1.320 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.547 |    1.415 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.611 |    1.479 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.708 |    1.575 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.761 |    1.628 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.050 |   0.810 |    1.678 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   1.004 |    1.872 | 
     | \intadd_1/U5                    | C ^ -> YC ^  | FAX1    | 0.072 | 0.129 |   1.133 |    2.001 | 
     | \intadd_1/U4                    | C ^ -> YC ^  | FAX1    | 0.082 | 0.099 |   1.233 |    2.100 | 
     | \intadd_1/U3                    | C ^ -> YC ^  | FAX1    | 0.116 | 0.123 |   1.355 |    2.223 | 
     | \intadd_1/U2                    | C ^ -> YC ^  | FAX1    | 0.051 | 0.083 |   1.439 |    2.306 | 
     | U532                            | A ^ -> Y ^   | XOR2X1  | 0.064 | 0.053 |   1.492 |    2.360 | 
     | U533                            | A ^ -> Y ^   | XNOR2X1 | 0.051 | 0.051 |   1.543 |    2.411 | 
     | U534                            | A ^ -> Y v   | MUX2X1  | 0.098 | 0.046 |   1.590 |    2.457 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.098 | 0.000 |   1.590 |    2.458 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.868 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.823 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.740 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.096 | 0.006 |   0.133 |   -0.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.124
- Setup                         0.109
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.597
= Slack Time                    0.868
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.868 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.912 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    0.986 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.150 |   0.269 |    1.136 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.308 |    1.176 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.371 |    1.239 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.431 |    1.299 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.452 |    1.320 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.547 |    1.415 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.612 |    1.479 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.708 |    1.576 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.761 |    1.629 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.050 |   0.810 |    1.678 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   1.005 |    1.872 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   1.105 |    1.973 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.422 |    2.290 | 
     | U528                            | S ^ -> Y ^   | MUX2X1  | 0.087 | 0.136 |   1.558 |    2.426 | 
     | U529                            | A ^ -> Y v   | INVX1   | 0.011 | 0.040 |   1.597 |    2.465 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.011 | 0.000 |   1.597 |    2.465 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.868 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.824 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.750 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.084 | 0.006 |   0.124 |   -0.743 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.135
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  1.573
= Slack Time                    0.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.887 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.931 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.006 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.150 |   0.268 |    1.156 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.308 |    1.195 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.371 |    1.258 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.431 |    1.318 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.452 |    1.339 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.547 |    1.434 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.611 |    1.499 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.708 |    1.595 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.761 |    1.648 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.050 |   0.810 |    1.697 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   1.004 |    1.892 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   1.105 |    1.992 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.422 |    2.309 | 
     | U531                            | A ^ -> Y v   | OAI21X1 | 0.098 | 0.151 |   1.572 |    2.459 | 
     | \wchaddr_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.098 | 0.000 |   1.573 |    2.460 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.887 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.843 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -0.759 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.096 | 0.008 |   0.135 |   -0.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.125
- Setup                         0.118
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.457
- Arrival Time                  1.564
= Slack Time                    0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.893 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.937 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.011 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.039 | 0.150 |   0.269 |    1.161 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2   | 0.008 | 0.040 |   0.308 |    1.201 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.043 | 0.063 |   0.371 |    1.264 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.019 | 0.060 |   0.431 |    1.324 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.004 | 0.021 |   0.452 |    1.345 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.104 | 0.095 |   0.547 |    1.440 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.168 | 0.064 |   0.612 |    1.504 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.055 | 0.096 |   0.708 |    1.601 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.048 | 0.053 |   0.761 |    1.654 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.037 | 0.050 |   0.810 |    1.703 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.311 | 0.194 |   1.005 |    1.897 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.030 | 0.100 |   1.105 |    1.998 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.492 | 0.317 |   1.422 |    2.315 | 
     | U527                            | A ^ -> Y v   | XOR2X1  | 0.098 | 0.142 |   1.564 |    2.457 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.098 | 0.000 |   1.564 |    2.457 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.893 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.849 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.084 | 0.074 |   0.118 |   -0.774 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.084 | 0.007 |   0.125 |   -0.768 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.569
= Slack Time                    0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.893 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.938 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.026 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    1.161 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.213 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.344 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.404 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.444 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.483 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.522 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.632 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.705 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.791 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.865 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.921 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    1.978 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    2.032 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.085 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.137 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.192 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.247 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.297 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.058 |   1.461 |    2.354 | 
     | U353                   | A ^ -> Y ^   | OR2X2   | 0.068 | 0.073 |   1.533 |    2.427 | 
     | U352                   | A ^ -> Y v   | INVX1   | 0.012 | 0.036 |   1.569 |    2.463 | 
     | \burst_addr_d_reg[19]  | D v          | DFFSR   | 0.012 | 0.000 |   1.569 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.893 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.849 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.769 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.762 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.514
= Slack Time                    0.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.948 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    0.992 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.081 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    1.216 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.268 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.398 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.459 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.499 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.538 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.576 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.687 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.760 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.846 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.920 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    1.976 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    2.033 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    2.087 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.139 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.192 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.247 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.302 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.038 | 0.050 |   1.403 |    2.351 | 
     | U351                   | A ^ -> Y ^   | OR2X2   | 0.068 | 0.072 |   1.475 |    2.423 | 
     | U350                   | A ^ -> Y v   | INVX1   | 0.017 | 0.039 |   1.514 |    2.462 | 
     | \burst_addr_d_reg[18]  | D v          | DFFSR   | 0.017 | 0.000 |   1.514 |    2.462 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.948 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.904 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.824 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.817 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.434
= Slack Time                    1.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.025 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.069 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.158 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    1.292 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.345 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.475 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.536 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.575 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.614 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.653 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.764 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.836 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.923 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    1.997 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    2.053 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    2.110 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    2.164 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.216 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.269 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.324 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.353 |    2.378 | 
     | U349                   | A ^ -> Y ^   | OR2X2   | 0.041 | 0.050 |   1.403 |    2.428 | 
     | U348                   | A ^ -> Y v   | INVX1   | 0.019 | 0.031 |   1.434 |    2.459 | 
     | \burst_addr_d_reg[17]  | D v          | DFFSR   | 0.019 | 0.000 |   1.434 |    2.459 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.025 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -0.981 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.896 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -0.889 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.131
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.410
= Slack Time                    1.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.052 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.096 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.185 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.267 |    1.320 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.372 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.503 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.563 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.550 |    1.603 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.642 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.681 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.791 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.811 |    1.864 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.950 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    2.024 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    2.080 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    2.137 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    2.191 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.243 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.296 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.044 | 0.055 |   1.299 |    2.351 | 
     | U347                   | A ^ -> Y ^   | OR2X2   | 0.064 | 0.069 |   1.368 |    2.420 | 
     | U346                   | A ^ -> Y v   | INVX1   | 0.022 | 0.041 |   1.409 |    2.462 | 
     | \burst_addr_d_reg[16]  | D v          | DFFSR   | 0.022 | 0.000 |   1.410 |    2.462 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.052 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.008 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -0.928 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.094 | 0.007 |   0.131 |   -0.921 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.137
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  1.365
= Slack Time                    1.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.095 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.139 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.228 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    1.362 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.414 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.545 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.606 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    1.645 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.684 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.723 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.833 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    1.906 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    1.992 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    2.067 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    2.123 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    2.179 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    2.234 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.286 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.053 |   1.244 |    2.339 | 
     | U345                   | A ^ -> Y ^   | OR2X2   | 0.054 | 0.061 |   1.305 |    2.399 | 
     | U344                   | A ^ -> Y v   | INVX1   | 0.054 | 0.059 |   1.364 |    2.459 | 
     | \burst_addr_d_reg[15]  | D v          | DFFSR   | 0.054 | 0.001 |   1.365 |    2.460 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.050 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -0.966 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.101 | 0.008 |   0.137 |   -0.958 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.347
= Slack Time                    1.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.114 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.066 | 0.044 |   0.044 |    1.158 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.084 | 0.074 |   0.118 |    1.232 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR  | 0.024 | 0.140 |   0.259 |    1.373 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2  | 0.007 | 0.038 |   0.297 |    1.411 | 
     | U446                           | A v -> Y v   | BUFX2  | 0.040 | 0.061 |   0.357 |    1.471 | 
     | U314                           | B v -> Y v   | OR2X2  | 0.024 | 0.063 |   0.420 |    1.534 | 
     | U313                           | A v -> Y ^   | INVX1  | 0.478 | 0.013 |   0.434 |    1.548 | 
     | U233                           | B ^ -> Y ^   | AND2X2 | 0.079 | 0.019 |   0.453 |    1.567 | 
     | U462                           | A ^ -> Y v   | INVX1  | 0.042 | 0.058 |   0.511 |    1.625 | 
     | U515                           | C v -> Y ^   | NOR3X1 | 0.358 | 0.239 |   0.751 |    1.865 | 
     | U312                           | B ^ -> Y ^   | AND2X2 | 0.057 | 0.050 |   0.801 |    1.915 | 
     | U311                           | A ^ -> Y v   | INVX1  | 0.021 | 0.037 |   0.838 |    1.952 | 
     | U267                           | A v -> Y v   | AND2X2 | 0.049 | 0.043 |   0.882 |    1.996 | 
     | U448                           | A v -> Y ^   | INVX1  | 0.130 | 0.109 |   0.991 |    2.105 | 
     | U554                           | C ^ -> Y v   | NOR3X1 | 0.110 | 0.113 |   1.104 |    2.218 | 
     | U410                           | B v -> Y v   | AND2X2 | 0.040 | 0.081 |   1.185 |    2.299 | 
     | U409                           | A v -> Y ^   | INVX1  | 0.478 | 0.020 |   1.205 |    2.319 | 
     | U667                           | B ^ -> Y v   | MUX2X1 | 0.100 | 0.142 |   1.347 |    2.461 | 
     | \wchrsp_fifo/w_ptr_reg[3]      | D v          | DFFSR  | 0.100 | 0.000 |   1.347 |    2.461 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.114 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.070 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -0.981 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -0.978 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.139
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.307
= Slack Time                    1.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.155 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.199 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.287 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q ^ | DFFSR   | 0.017 | 0.135 |   0.268 |    1.422 | 
     | FE_OFCC11_N44          | A ^ -> Y ^   | BUFX2   | 0.036 | 0.052 |   0.320 |    1.474 | 
     | U508                   | A ^ -> Y ^   | BUFX2   | 0.163 | 0.131 |   0.450 |    1.605 | 
     | U628                   | B ^ -> Y v   | NAND3X1 | 0.021 | 0.061 |   0.511 |    1.665 | 
     | FE_OFCC66_n451         | A v -> Y v   | BUFX2   | 0.010 | 0.040 |   0.551 |    1.705 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.010 | 0.039 |   0.589 |    1.744 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.021 | 0.039 |   0.628 |    1.783 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.144 | 0.110 |   0.739 |    1.893 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.073 |   0.812 |    1.966 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.086 | 0.086 |   0.898 |    2.052 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.074 |   0.972 |    2.126 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.056 |   1.028 |    2.182 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.057 |   1.085 |    2.239 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   1.139 |    2.293 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.191 |    2.346 | 
     | U343                   | A ^ -> Y ^   | OR2X2   | 0.076 | 0.078 |   1.269 |    2.423 | 
     | U342                   | A ^ -> Y v   | INVX1   | 0.012 | 0.038 |   1.307 |    2.462 | 
     | \burst_addr_d_reg[14]  | D v          | DFFSR   | 0.012 | 0.000 |   1.307 |    2.462 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.155 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.110 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -1.022 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.102 | 0.007 |   0.139 |   -1.015 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.134
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.490
- Arrival Time                  1.327
= Slack Time                    1.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.164 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.208 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.297 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.136 |   0.269 |    1.432 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^   | BUFX2   | 0.007 | 0.033 |   0.302 |    1.466 | 
     | U442                        | A ^ -> Y ^   | BUFX2   | 0.061 | 0.069 |   0.371 |    1.535 | 
     | U441                        | A ^ -> Y v   | INVX1   | 0.071 | 0.073 |   0.445 |    1.608 | 
     | U304                        | A v -> Y v   | OR2X2   | 0.018 | 0.050 |   0.494 |    1.658 | 
     | U302                        | B v -> Y v   | OR2X2   | 0.102 | 0.115 |   0.609 |    1.773 | 
     | U258                        | A v -> Y ^   | INVX4   | 0.649 | 0.263 |   0.872 |    2.036 | 
     | U626                        | C ^ -> Y v   | OAI21X1 | 0.221 | 0.196 |   1.068 |    2.232 | 
     | U627                        | C v -> Y ^   | AOI21X1 | 0.187 | 0.171 |   1.239 |    2.402 | 
     | FE_OFCC72_burst_addr_nxt_6_ | A ^ -> Y ^   | BUFX4   | 0.035 | 0.026 |   1.265 |    2.429 | 
     | U321                        | A ^ -> Y ^   | BUFX2   | 0.047 | 0.061 |   1.326 |    2.490 | 
     | \burst_addr_d_reg[6]        | D ^          | DFFSR   | 0.047 | 0.001 |   1.327 |    2.490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.164 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.120 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.096 | 0.084 |   0.128 |   -1.036 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.096 | 0.007 |   0.134 |   -1.029 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.137
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.493
- Arrival Time                  1.324
= Slack Time                    1.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.170 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.214 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.303 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.136 |   0.269 |    1.438 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^   | BUFX2   | 0.007 | 0.033 |   0.302 |    1.472 | 
     | U442                        | A ^ -> Y ^   | BUFX2   | 0.061 | 0.069 |   0.371 |    1.541 | 
     | U441                        | A ^ -> Y v   | INVX1   | 0.071 | 0.073 |   0.445 |    1.614 | 
     | U304                        | A v -> Y v   | OR2X2   | 0.018 | 0.050 |   0.494 |    1.664 | 
     | U302                        | B v -> Y v   | OR2X2   | 0.102 | 0.115 |   0.609 |    1.779 | 
     | U258                        | A v -> Y ^   | INVX4   | 0.649 | 0.263 |   0.872 |    2.042 | 
     | U416                        | A ^ -> Y ^   | AND2X2  | 0.216 | 0.087 |   0.959 |    2.129 | 
     | U415                        | A ^ -> Y v   | INVX1   | 0.114 | 0.149 |   1.108 |    2.278 | 
     | U625                        | C v -> Y ^   | AOI22X1 | 0.114 | 0.110 |   1.218 |    2.387 | 
     | FE_OFCC73_burst_addr_nxt_5_ | A ^ -> Y ^   | BUFX2   | 0.032 | 0.051 |   1.268 |    2.438 | 
     | U319                        | A ^ -> Y ^   | BUFX2   | 0.039 | 0.055 |   1.323 |    2.493 | 
     | \burst_addr_d_reg[5]        | D ^          | DFFSR   | 0.039 | 0.001 |   1.324 |    2.493 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.170 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.126 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.100 | 0.089 |   0.133 |   -1.037 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.100 | 0.004 |   0.137 |   -1.033 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.291
= Slack Time                    1.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.171 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.066 | 0.044 |   0.044 |    1.215 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.084 | 0.074 |   0.118 |    1.289 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR  | 0.024 | 0.140 |   0.259 |    1.430 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2  | 0.007 | 0.038 |   0.297 |    1.468 | 
     | U446                           | A v -> Y v   | BUFX2  | 0.040 | 0.061 |   0.357 |    1.528 | 
     | U314                           | B v -> Y v   | OR2X2  | 0.024 | 0.063 |   0.420 |    1.591 | 
     | U313                           | A v -> Y ^   | INVX1  | 0.478 | 0.013 |   0.434 |    1.605 | 
     | U233                           | B ^ -> Y ^   | AND2X2 | 0.079 | 0.019 |   0.453 |    1.624 | 
     | U462                           | A ^ -> Y v   | INVX1  | 0.042 | 0.058 |   0.511 |    1.682 | 
     | U515                           | C v -> Y ^   | NOR3X1 | 0.358 | 0.239 |   0.751 |    1.922 | 
     | U312                           | B ^ -> Y ^   | AND2X2 | 0.057 | 0.050 |   0.801 |    1.972 | 
     | U311                           | A ^ -> Y v   | INVX1  | 0.021 | 0.037 |   0.838 |    2.009 | 
     | U267                           | A v -> Y v   | AND2X2 | 0.049 | 0.043 |   0.882 |    2.053 | 
     | U448                           | A v -> Y ^   | INVX1  | 0.130 | 0.109 |   0.991 |    2.162 | 
     | U554                           | C ^ -> Y v   | NOR3X1 | 0.110 | 0.113 |   1.104 |    2.275 | 
     | U410                           | B v -> Y v   | AND2X2 | 0.040 | 0.081 |   1.185 |    2.356 | 
     | U395                           | A v -> Y v   | AND2X2 | 0.019 | 0.046 |   1.231 |    2.402 | 
     | U396                           | A v -> Y ^   | INVX1  | 0.006 | 0.023 |   1.253 |    2.424 | 
     | U669                           | S ^ -> Y v   | MUX2X1 | 0.094 | 0.037 |   1.290 |    2.461 | 
     | \wchrsp_fifo/w_ptr_reg[4]      | D v          | DFFSR  | 0.094 | 0.000 |   1.291 |    2.461 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.171 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.127 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.038 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -1.035 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.127
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.279
= Slack Time                    1.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.180 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.224 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.313 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.133 |   0.265 |    1.445 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.299 |    1.479 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.355 |    1.534 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.433 |    1.612 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.480 |    1.660 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.624 |    1.804 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.797 |    1.977 | 
     | U634                        | C v -> Y ^   | OAI21X1 | 0.170 | 0.351 |   1.148 |    2.328 | 
     | U339                        | B ^ -> Y ^   | OR2X2   | 0.061 | 0.088 |   1.236 |    2.415 | 
     | U338                        | A ^ -> Y v   | INVX1   | 0.027 | 0.044 |   1.279 |    2.459 | 
     | \burst_addr_d_reg[12]       | D v          | DFFSR   | 0.027 | 0.000 |   1.279 |    2.459 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.180 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.135 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -1.051 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -1.044 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[0] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.282
= Slack Time                    1.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.182 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.226 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.300 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v | DFFSR   | 0.024 | 0.140 |   0.259 |    1.440 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.297 |    1.478 | 
     | U446                           | A v -> Y v   | BUFX2   | 0.040 | 0.061 |   0.357 |    1.539 | 
     | U314                           | B v -> Y v   | OR2X2   | 0.024 | 0.063 |   0.420 |    1.602 | 
     | U313                           | A v -> Y ^   | INVX1   | 0.478 | 0.013 |   0.434 |    1.616 | 
     | U233                           | B ^ -> Y ^   | AND2X2  | 0.079 | 0.019 |   0.453 |    1.635 | 
     | U462                           | A ^ -> Y v   | INVX1   | 0.042 | 0.058 |   0.511 |    1.693 | 
     | U515                           | C v -> Y ^   | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.932 | 
     | U517                           | B ^ -> Y v   | AOI21X1 | 0.094 | 0.130 |   0.881 |    2.062 | 
     | FE_OFCC67_n534                 | A v -> Y v   | BUFX4   | 0.042 | 0.070 |   0.950 |    2.132 | 
     | U404                           | A v -> Y v   | BUFX2   | 0.031 | 0.060 |   1.010 |    2.192 | 
     | U536                           | B v -> Y v   | AND2X2  | 0.058 | 0.083 |   1.093 |    2.275 | 
     | U557                           | A v -> Y ^   | INVX1   | 0.001 | 0.032 |   1.125 |    2.307 | 
     | U558                           | C ^ -> Y v   | AOI21X1 | 0.062 | 0.019 |   1.144 |    2.326 | 
     | FE_OFCC76_n516                 | A v -> Y v   | BUFX2   | 0.016 | 0.046 |   1.191 |    2.373 | 
     | U426                           | A v -> Y v   | BUFX2   | 0.018 | 0.045 |   1.236 |    2.418 | 
     | U559                           | A v -> Y v   | XOR2X1  | 0.041 | 0.046 |   1.282 |    2.464 | 
     | \wchrsp_fifo/r_ptr_reg[0]      | D v          | DFFSR   | 0.041 | 0.000 |   1.282 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.182 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.138 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.049 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -1.046 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.278
= Slack Time                    1.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.187 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.232 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.320 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.136 |   0.269 |    1.456 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^   | BUFX2   | 0.007 | 0.033 |   0.302 |    1.490 | 
     | U442                        | A ^ -> Y ^   | BUFX2   | 0.061 | 0.069 |   0.371 |    1.559 | 
     | U441                        | A ^ -> Y v   | INVX1   | 0.071 | 0.073 |   0.445 |    1.632 | 
     | U304                        | A v -> Y v   | OR2X2   | 0.018 | 0.050 |   0.494 |    1.682 | 
     | U302                        | B v -> Y v   | OR2X2   | 0.102 | 0.115 |   0.609 |    1.797 | 
     | U258                        | A v -> Y ^   | INVX4   | 0.649 | 0.263 |   0.872 |    2.060 | 
     | U633                        | C ^ -> Y v   | OAI21X1 | 0.230 | 0.292 |   1.164 |    2.352 | 
     | U337                        | B v -> Y v   | OR2X2   | 0.054 | 0.088 |   1.252 |    2.440 | 
     | U336                        | A v -> Y ^   | INVX1   | 0.478 | 0.026 |   1.278 |    2.465 | 
     | \burst_addr_d_reg[11]       | D ^          | DFFSR   | 0.478 | 0.000 |   1.278 |    2.465 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.187 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.143 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -1.059 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.136 |   -1.051 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.134
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.260
= Slack Time                    1.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.205 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.249 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.323 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.032 | 0.146 |   0.264 |    1.468 | 
     | FE_OFCC42_wchrsp_fifo_n3       | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   0.305 |    1.510 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.084 | 0.084 |   0.389 |    1.594 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.038 | 0.060 |   0.450 |    1.654 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.016 | 0.028 |   0.478 |    1.683 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.010 | 0.042 |   0.520 |    1.725 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.036 | 0.039 |   0.559 |    1.764 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.212 | 0.150 |   0.710 |    1.914 | 
     | U312                           | B v -> Y v   | AND2X2  | 0.054 | 0.103 |   0.813 |    2.017 | 
     | U311                           | A v -> Y ^   | INVX1   | 0.005 | 0.031 |   0.843 |    2.048 | 
     | U267                           | A ^ -> Y ^   | AND2X2  | 0.034 | 0.043 |   0.886 |    2.091 | 
     | U448                           | A ^ -> Y v   | INVX1   | 0.098 | 0.082 |   0.969 |    2.173 | 
     | U554                           | C v -> Y ^   | NOR3X1  | 0.192 | 0.141 |   1.110 |    2.314 | 
     | U555                           | C ^ -> Y v   | AOI21X1 | 0.030 | 0.077 |   1.186 |    2.391 | 
     | FE_OFCC74_n170                 | A v -> Y v   | BUFX2   | 0.009 | 0.040 |   1.226 |    2.431 | 
     | U320                           | A v -> Y v   | BUFX2   | 0.002 | 0.033 |   1.260 |    2.464 | 
     | \wchrsp_fifo/w_ptr_reg[1]      | D v          | DFFSR   | 0.002 | 0.000 |   1.260 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.205 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.160 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.072 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.095 | 0.001 |   0.134 |   -1.070 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.135
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.254
= Slack Time                    1.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.205 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.249 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.338 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.133 |   0.265 |    1.471 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.299 |    1.505 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.355 |    1.560 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.432 |    1.638 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.480 |    1.686 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.624 |    1.830 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.797 |    2.002 | 
     | U635                        | C v -> Y ^   | OAI21X1 | 0.154 | 0.339 |   1.136 |    2.342 | 
     | U341                        | B ^ -> Y ^   | OR2X2   | 0.055 | 0.082 |   1.218 |    2.424 | 
     | U340                        | A ^ -> Y v   | INVX1   | 0.018 | 0.035 |   1.254 |    2.459 | 
     | \burst_addr_d_reg[13]       | D v          | DFFSR   | 0.018 | 0.000 |   1.254 |    2.459 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.205 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.161 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.101 | 0.085 |   0.129 |   -1.077 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.101 | 0.007 |   0.135 |   -1.070 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.250
= Slack Time                    1.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.215 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.259 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.333 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.058 | 0.162 |   0.280 |    1.495 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.318 |    1.533 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.077 | 0.079 |   0.397 |    1.612 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.031 | 0.062 |   0.459 |    1.674 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   0.492 |    1.707 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.062 | 0.085 |   0.577 |    1.792 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.032 | 0.073 |   0.650 |    1.864 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.071 | 0.068 |   0.717 |    1.932 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.047 |   0.765 |    1.979 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.042 | 0.045 |   0.809 |    2.024 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.026 | 0.056 |   0.865 |    2.080 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.035 | 0.071 |   0.936 |    2.151 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.011 | 0.053 |   0.989 |    2.204 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.054 | 0.051 |   1.040 |    2.255 | 
     | U429                            | B ^ -> Y ^   | AND2X2  | 0.045 | 0.054 |   1.094 |    2.309 | 
     | U428                            | A ^ -> Y v   | INVX1   | 0.027 | 0.037 |   1.131 |    2.346 | 
     | U682                            | C v -> Y ^   | OAI21X1 | 0.102 | 0.067 |   1.198 |    2.413 | 
     | U683                            | A ^ -> Y v   | INVX1   | 0.020 | 0.051 |   1.250 |    2.465 | 
     | \wchaddr_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.020 | 0.000 |   1.250 |    2.465 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.215 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.171 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.082 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -1.079 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.139
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.461
- Arrival Time                  1.243
= Slack Time                    1.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.219 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.263 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.352 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.014 | 0.133 |   0.265 |    1.484 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v   | BUFX2   | 0.003 | 0.034 |   0.299 |    1.518 | 
     | U442                        | A v -> Y v   | BUFX2   | 0.033 | 0.055 |   0.355 |    1.573 | 
     | U441                        | A v -> Y ^   | INVX1   | 0.086 | 0.078 |   0.432 |    1.651 | 
     | U304                        | A ^ -> Y ^   | OR2X2   | 0.023 | 0.048 |   0.480 |    1.699 | 
     | U302                        | B ^ -> Y ^   | OR2X2   | 0.170 | 0.144 |   0.624 |    1.843 | 
     | U258                        | A ^ -> Y v   | INVX4   | 0.508 | 0.173 |   0.797 |    2.016 | 
     | U632                        | C v -> Y ^   | OAI21X1 | 0.154 | 0.339 |   1.136 |    2.355 | 
     | U335                        | B ^ -> Y ^   | OR2X2   | 0.040 | 0.071 |   1.207 |    2.426 | 
     | U334                        | A ^ -> Y v   | INVX1   | 0.026 | 0.035 |   1.243 |    2.461 | 
     | \burst_addr_d_reg[10]       | D v          | DFFSR   | 0.026 | 0.000 |   1.243 |    2.461 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.219 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.174 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -1.086 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.102 | 0.007 |   0.140 |   -1.079 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.133
- Setup                         0.125
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.225
= Slack Time                    1.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.233 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.066 | 0.044 |   0.044 |    1.277 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.084 | 0.074 |   0.118 |    1.351 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR  | 0.039 | 0.150 |   0.268 |    1.502 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A v -> Y v   | BUFX2  | 0.008 | 0.040 |   0.308 |    1.541 | 
     | U507                            | A v -> Y v   | BUFX2  | 0.043 | 0.063 |   0.371 |    1.604 | 
     | U387                            | B v -> Y v   | OR2X2  | 0.019 | 0.060 |   0.431 |    1.664 | 
     | U388                            | A v -> Y ^   | INVX1  | 0.004 | 0.021 |   0.452 |    1.685 | 
     | U232                            | B ^ -> Y ^   | AND2X2 | 0.104 | 0.095 |   0.547 |    1.780 | 
     | U264                            | B ^ -> Y ^   | AND2X2 | 0.168 | 0.064 |   0.611 |    1.845 | 
     | U405                            | A ^ -> Y v   | INVX1  | 0.055 | 0.096 |   0.708 |    1.941 | 
     | U266                            | A v -> Y v   | AND2X2 | 0.048 | 0.053 |   0.761 |    1.994 | 
     | U430                            | A v -> Y ^   | INVX1  | 0.037 | 0.050 |   0.810 |    2.043 | 
     | U301                            | A ^ -> Y ^   | OR2X2  | 0.038 | 0.058 |   0.868 |    2.102 | 
     | U300                            | B ^ -> Y ^   | OR2X2  | 0.054 | 0.076 |   0.945 |    2.178 | 
     | U433                            | B ^ -> Y ^   | OR2X2  | 0.014 | 0.052 |   0.997 |    2.230 | 
     | U434                            | A ^ -> Y v   | INVX1  | 0.057 | 0.048 |   1.045 |    2.278 | 
     | U429                            | B v -> Y v   | AND2X2 | 0.027 | 0.064 |   1.109 |    2.342 | 
     | U402                            | A v -> Y v   | AND2X2 | 0.017 | 0.040 |   1.149 |    2.382 | 
     | U401                            | A v -> Y ^   | INVX1  | 0.024 | 0.033 |   1.182 |    2.415 | 
     | U686                            | S ^ -> Y v   | MUX2X1 | 0.098 | 0.043 |   1.225 |    2.458 | 
     | \wchaddr_fifo/r_ptr_reg[4]      | D v          | DFFSR  | 0.098 | 0.000 |   1.225 |    2.459 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.233 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.189 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.094 | 0.080 |   0.124 |   -1.109 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.094 | 0.009 |   0.133 |   -1.100 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.136
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.217
= Slack Time                    1.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.247 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.292 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.366 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.058 | 0.162 |   0.280 |    1.527 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.318 |    1.565 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.077 | 0.079 |   0.397 |    1.645 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.031 | 0.062 |   0.459 |    1.707 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   0.492 |    1.739 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.062 | 0.085 |   0.577 |    1.824 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.032 | 0.073 |   0.650 |    1.897 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.071 | 0.068 |   0.717 |    1.965 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.047 |   0.765 |    2.012 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.042 | 0.045 |   0.809 |    2.057 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.026 | 0.056 |   0.865 |    2.113 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.035 | 0.071 |   0.936 |    2.184 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.011 | 0.053 |   0.989 |    2.237 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.054 | 0.051 |   1.040 |    2.287 | 
     | U681                            | C ^ -> Y v   | AOI21X1 | 0.252 | 0.029 |   1.069 |    2.316 | 
     | FE_OFCC75_n150                  | A v -> Y v   | BUFX2   | 0.088 | 0.082 |   1.151 |    2.399 | 
     | U325                            | A v -> Y v   | BUFX2   | 0.035 | 0.065 |   1.216 |    2.463 | 
     | \wchaddr_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.035 | 0.001 |   1.217 |    2.464 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.247 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.203 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.095 | 0.089 |   0.133 |   -1.114 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.095 | 0.003 |   0.136 |   -1.111 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.139
- Setup                         0.102
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.487
- Arrival Time                  1.231
= Slack Time                    1.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.256 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.066 | 0.044 |   0.044 |    1.300 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.084 | 0.074 |   0.118 |    1.375 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.058 | 0.162 |   0.280 |    1.536 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2  | 0.014 | 0.038 |   0.318 |    1.574 | 
     | U507                            | A ^ -> Y ^   | BUFX2  | 0.077 | 0.079 |   0.397 |    1.653 | 
     | U387                            | B ^ -> Y ^   | OR2X2  | 0.031 | 0.062 |   0.459 |    1.716 | 
     | U388                            | A ^ -> Y v   | INVX1  | 0.026 | 0.032 |   0.492 |    1.748 | 
     | U232                            | B v -> Y v   | AND2X2 | 0.062 | 0.085 |   0.577 |    1.833 | 
     | U264                            | B v -> Y v   | AND2X2 | 0.032 | 0.073 |   0.649 |    1.906 | 
     | U405                            | A v -> Y ^   | INVX1  | 0.071 | 0.068 |   0.717 |    1.974 | 
     | U266                            | A ^ -> Y ^   | AND2X2 | 0.034 | 0.047 |   0.765 |    2.021 | 
     | U430                            | A ^ -> Y v   | INVX1  | 0.042 | 0.045 |   0.809 |    2.065 | 
     | U301                            | A v -> Y v   | OR2X2  | 0.026 | 0.056 |   0.865 |    2.122 | 
     | U300                            | B v -> Y v   | OR2X2  | 0.035 | 0.071 |   0.936 |    2.192 | 
     | U433                            | B v -> Y v   | OR2X2  | 0.011 | 0.053 |   0.989 |    2.245 | 
     | U434                            | A v -> Y ^   | INVX1  | 0.054 | 0.051 |   1.040 |    2.296 | 
     | U429                            | B ^ -> Y ^   | AND2X2 | 0.045 | 0.054 |   1.094 |    2.350 | 
     | U428                            | A ^ -> Y v   | INVX1  | 0.027 | 0.037 |   1.131 |    2.388 | 
     | U684                            | B v -> Y ^   | MUX2X1 | 0.112 | 0.099 |   1.230 |    2.486 | 
     | \wchaddr_fifo/r_ptr_reg[3]      | D ^          | DFFSR  | 0.112 | 0.001 |   1.231 |    2.487 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.256 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.212 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -1.123 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.102 | 0.006 |   0.139 |   -1.117 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D         (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.138
- Setup                         0.126
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.199
= Slack Time                    1.263
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.263 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.308 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.084 | 0.074 |   0.118 |    1.382 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.058 | 0.162 |   0.280 |    1.543 | 
     | FE_OFCC4_wchaddr_fifo_n6        | A ^ -> Y ^   | BUFX2   | 0.014 | 0.038 |   0.318 |    1.581 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.077 | 0.079 |   0.397 |    1.661 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.031 | 0.062 |   0.459 |    1.723 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.026 | 0.032 |   0.492 |    1.755 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.062 | 0.085 |   0.577 |    1.840 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.032 | 0.073 |   0.649 |    1.913 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.071 | 0.068 |   0.717 |    1.981 | 
     | U263                            | A ^ -> Y ^   | AND2X2  | 0.045 | 0.058 |   0.775 |    2.038 | 
     | U661                            | C ^ -> Y v   | NAND3X1 | 0.029 | 0.025 |   0.800 |    2.063 | 
     | FE_OFCC79_n505                  | A v -> Y v   | BUFX2   | 0.007 | 0.038 |   0.837 |    2.101 | 
     | U464                            | A v -> Y v   | BUFX2   | 0.016 | 0.043 |   0.880 |    2.144 | 
     | U383                            | B v -> Y v   | AND2X2  | 0.018 | 0.041 |   0.921 |    2.185 | 
     | U382                            | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.929 |    2.192 | 
     | U664                            | C ^ -> Y v   | OAI21X1 | 0.157 | 0.138 |   1.067 |    2.331 | 
     | U665                            | C v -> Y ^   | OAI21X1 | 0.081 | 0.078 |   1.145 |    2.408 | 
     | U666                            | C ^ -> Y v   | OAI21X1 | 0.042 | 0.053 |   1.198 |    2.461 | 
     | \w_dch_cur_state_reg[0]         | D v          | DFFSR   | 0.042 | 0.001 |   1.199 |    2.462 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.263 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.219 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.100 | 0.089 |   0.133 |   -1.130 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.100 | 0.005 |   0.138 |   -1.125 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \burst_addr_d_reg[8] /CLK 
Endpoint:   \burst_addr_d_reg[8] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.135
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.200
= Slack Time                    1.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |         |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.265 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v   | INVX8   | 0.066 | 0.044 |   0.044 |    1.309 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^   | INVX4   | 0.100 | 0.089 |   0.133 |    1.398 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^ | DFFSR   | 0.016 | 0.136 |   0.269 |    1.533 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^   | BUFX2   | 0.007 | 0.033 |   0.302 |    1.567 | 
     | U442                        | A ^ -> Y ^   | BUFX2   | 0.061 | 0.069 |   0.371 |    1.636 | 
     | U441                        | A ^ -> Y v   | INVX1   | 0.071 | 0.073 |   0.445 |    1.709 | 
     | U304                        | A v -> Y v   | OR2X2   | 0.018 | 0.050 |   0.494 |    1.759 | 
     | U302                        | B v -> Y v   | OR2X2   | 0.102 | 0.115 |   0.609 |    1.874 | 
     | U258                        | A v -> Y ^   | INVX4   | 0.649 | 0.263 |   0.872 |    2.137 | 
     | U630                        | C ^ -> Y v   | OAI21X1 | 0.222 | 0.235 |   1.107 |    2.372 | 
     | U331                        | B v -> Y v   | OR2X2   | 0.041 | 0.075 |   1.183 |    2.447 | 
     | U330                        | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   1.200 |    2.464 | 
     | \burst_addr_d_reg[8]        | D ^          | DFFSR   | 0.478 | 0.000 |   1.200 |    2.465 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.265 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.066 | 0.044 |   0.044 |   -1.221 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.102 | 0.089 |   0.133 |   -1.132 | 
     | \burst_addr_d_reg[8]   | CLK ^        | DFFSR | 0.102 | 0.002 |   0.135 |   -1.129 | 
     +------------------------------------------------------------------------------------+ 

