library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.all;

entity pipeline is
port(
clk:out std_logic;
reset:out std_logic;
start:in std_logic;
done: out std_logic;
clk_en:in std_logic;
in_addr:in std_logic_vector(31 downto 0);
n_byte:in std_logic_vector(31 downto 0);
data_out:out std_logic_vector(31 downto 0);

)
end entity pipeline;