/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 *
 * Author: Yuhsuan.chang <yuhsuan.chang@mediatek.com>
 *
 */

#ifndef IMGSYS_PLATFORMS_ISP8_MTK_IMGSYS_HWQOS_REG_H_
#define IMGSYS_PLATFORMS_ISP8_MTK_IMGSYS_HWQOS_REG_H_

/* HFRP DVFSRC IMG BW register address */
#define HFRP_DVFSRC_VMM_IMG_HW_BW_0         0x31A90A14
#define HFRP_DVFSRC_VMM_IMG_HW_BW_1         0x31A90A18
#define HFRP_DVFSRC_VMM_IMG_HW_BW_2         0x31A90A1C
#define HFRP_DVFSRC_VMM_IMG_HW_BW_3         0x31A90A20
#define HFRP_DVFSRC_VMM_IMG_HW_BW_4         0x31A90A24
#define HFRP_DVFSRC_VMM_IMG_HW_BW_5         0x31A90A28
#define HFRP_DVFSRC_VMM_IMG_HW_BW_6         0x31A90A2C
#define HFRP_DVFSRC_VMM_IMG_HW_BW_7         0x31A90A30
#define HFRP_DVFSRC_VMM_IMG_HW_BW_SRT       0x31A90AC0

/* IMG SUB COMM base address & offset */
/* base address */
#define IMG_SUB_COMM0_BASE                  0x34002000
#define IMG_SUB_COMM1_BASE                  0x34003000
#define IMG_SUB_COMM2_BASE                  0x34008000
#define IMG_SUB_COMM3_BASE                  0x34009000
#define IMG_SUB_COMM4_BASE                  0x3400A000

/* offset */
#define SMI_L1ARB0_OFT                      0x104
#define SMI_L1ARB1_OFT                      0x108
#define SMI_L1ARB2_OFT                      0x10C

/* OSTDL register */
#define OSTDL_IMG_E2A_ADDR     (IMG_SUB_COMM0_BASE + SMI_L1ARB0_OFT)
#define OSTDL_IMG_E3A_ADDR     (IMG_SUB_COMM0_BASE + SMI_L1ARB1_OFT)
#define OSTDL_IMG_E4A_ADDR     (IMG_SUB_COMM0_BASE + SMI_L1ARB2_OFT)

#define OSTDL_IMG_E5A_ADDR     (IMG_SUB_COMM1_BASE + SMI_L1ARB0_OFT)
#define OSTDL_IMG_E6A_ADDR     (IMG_SUB_COMM1_BASE + SMI_L1ARB1_OFT)
#define OSTDL_IMG_E7A_ADDR     (IMG_SUB_COMM1_BASE + SMI_L1ARB2_OFT)

#define OSTDL_IMG_E8A_ADDR     (IMG_SUB_COMM2_BASE + SMI_L1ARB0_OFT)
#define OSTDL_IMG_E9A_ADDR     (IMG_SUB_COMM2_BASE + SMI_L1ARB1_OFT)

#define OSTDL_IMG_E10A_ADDR    (IMG_SUB_COMM3_BASE + SMI_L1ARB0_OFT)
#define OSTDL_IMG_E11A_ADDR    (IMG_SUB_COMM3_BASE + SMI_L1ARB1_OFT)
#define OSTDL_IMG_E12A_ADDR    (IMG_SUB_COMM3_BASE + SMI_L1ARB2_OFT)

#define OSTDL_IMG_E13A_ADDR    (IMG_SUB_COMM4_BASE + SMI_L1ARB0_OFT)
#define OSTDL_IMG_E14A_ADDR    (IMG_SUB_COMM4_BASE + SMI_L1ARB1_OFT)
#define OSTDL_IMG_E15A_ADDR    (IMG_SUB_COMM4_BASE + SMI_L1ARB2_OFT)

#define OSTDL_IMG_COMM0_ADDR    0x30020114
#define OSTDL_IMG_COMM1_ADDR    0x30021118

/* BWR register base address & offset */
/* base address */
#define BWR_IMG_E1A_BASE                    0x3400D000

/* offset */
#define BWR_IMG_RPT_CTRL_OFT                0x000
#define BWR_IMG_RPT_TIMER_OFT               0x004
#define BWR_IMG_RPT_STATE_OFT               0x008
#define BWR_IMG_MTCMOS_EN_VLD_OFT           0x00C
#define BWR_IMG_DBC_CYC_OFT                 0x010
#define BWR_IMG_DCM_DIS_OFT                 0x014
#define BWR_IMG_DCM_ST_OFT                  0x018
#define BWR_IMG_BW_TYPE_OFT                 0x020
#define BWR_IMG_SRT_TTL_OCC_FACTOR_OFT      0x024
#define BWR_IMG_SRT_TTL_DVFS_FREQ_OFT       0x028
#define BWR_IMG_SRT_RW_OCC_FACTOR_OFT       0x02C
#define BWR_IMG_SRT_RW_DVFS_FREQ_OFT        0x030
#define BWR_IMG_PROTOCOL_SET_EN_OFT         0x044
#define BWR_IMG_PROTOCOL0_OFT               0x048
#define BWR_IMG_PROTOCOL1_OFT               0x04C
#define BWR_IMG_SEND_BW_ZERO_OFT            0x05C
#define BWR_IMG_SEND_VLD_ST_OFT             0x060
#define BWR_IMG_SEND_DONE_ST_OFT            0x064
#define BWR_IMG_DBG_SEL_OFT                 0x068
#define BWR_IMG_DBG_DATA_OFT                0x06C
#define BWR_IMG_SRT_TTL_BW_QOS_SEL_OFT      0x070
#define BWR_IMG_SRT_TTL_SW_QOS_TRIG_OFT     0x074
#define BWR_IMG_SRT_TTL_SW_QOS_EN_OFT       0x078
#define BWR_IMG_SRT_TTL_ENG_BW0_OFT         0x07C
#define BWR_IMG_SRT_TTL_ENG_BW1_OFT         0x080
#define BWR_IMG_SRT_TTL_ENG_BW2_OFT         0x084
#define BWR_IMG_SRT_TTL_ENG_BW3_OFT         0x088
#define BWR_IMG_SRT_TTL_ENG_BW4_OFT         0x08C
#define BWR_IMG_SRT_TTL_ENG_BW5_OFT         0x090
#define BWR_IMG_SRT_TTL_ENG_BW6_OFT         0x094
#define BWR_IMG_SRT_TTL_ENG_BW7_OFT         0x098
#define BWR_IMG_SRT_TTL_ENG_BW8_OFT         0x09C
#define BWR_IMG_SRT_TTL_ENG_BW9_OFT         0x0A0
#define BWR_IMG_SRT_TTL_ENG_BW10_OFT        0x0A4
#define BWR_IMG_SRT_TTL_ENG_BW_RAT0_OFT     0x0A8
#define BWR_IMG_SRT_TTL_ENG_BW_RAT1_OFT     0x0AC
#define BWR_IMG_SRT_TTL_ENG_BW_RAT2_OFT     0x0B0
#define BWR_IMG_SRT_TTL_ENG_BW_RAT3_OFT     0x0B4
#define BWR_IMG_SRT_TTL_ENG_BW_RAT4_OFT     0x0B8
#define BWR_IMG_SRT_TTL_ENG_BW_RAT5_OFT     0x0BC
#define BWR_IMG_SRT_TTL_ENG_BW_RAT6_OFT     0x0C0
#define BWR_IMG_SRT_TTL_ENG_BW_RAT7_OFT     0x0C4
#define BWR_IMG_SRT_TTL_ENG_BW_RAT8_OFT     0x0C8
#define BWR_IMG_SRT_TTL_ENG_BW_RAT9_OFT     0x0CC
#define BWR_IMG_SRT_TTL_ENG_BW_RAT10_OFT    0x0D0
#define BWR_IMG_SRT_R0_BW_QOS_SEL0_OFT      0x0F0
#define BWR_IMG_SRT_R0_SW_QOS_TRIG0_OFT     0x0F4
#define BWR_IMG_SRT_R0_SW_QOS_EN0_OFT       0x0F8
#define BWR_IMG_SRT_R0_ENG_BW0_0_OFT        0x0FC
#define BWR_IMG_SRT_R0_ENG_BW0_1_OFT        0x100
#define BWR_IMG_SRT_R0_ENG_BW0_2_OFT        0x104
#define BWR_IMG_SRT_R0_ENG_BW0_3_OFT        0x108
#define BWR_IMG_SRT_R0_ENG_BW0_4_OFT        0x10C
#define BWR_IMG_SRT_R0_ENG_BW0_5_OFT        0x110
#define BWR_IMG_SRT_R0_ENG_BW0_6_OFT        0x114
#define BWR_IMG_SRT_R0_ENG_BW0_7_OFT        0x118
#define BWR_IMG_SRT_R0_ENG_BW0_8_OFT        0x11C
#define BWR_IMG_SRT_R0_ENG_BW0_9_OFT        0x120
#define BWR_IMG_SRT_R0_ENG_BW0_10_OFT       0x124
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_0_OFT    0x128
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_1_OFT    0x12C
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_2_OFT    0x130
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_3_OFT    0x134
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_4_OFT    0x138
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_5_OFT    0x13C
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_6_OFT    0x140
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_7_OFT    0x144
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_8_OFT    0x148
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_9_OFT    0x14C
#define BWR_IMG_SRT_R0_ENG_BW_RAT0_10_OFT   0x150
#define BWR_IMG_SRT_R0_BW_QOS_SEL3_OFT      0x170
#define BWR_IMG_SRT_R0_SW_QOS_TRIG3_OFT     0x174
#define BWR_IMG_SRT_R0_SW_QOS_EN3_OFT       0x178
#define BWR_IMG_SRT_R0_ENG_BW3_0_OFT        0x17C
#define BWR_IMG_SRT_R0_ENG_BW3_1_OFT        0x180
#define BWR_IMG_SRT_R0_ENG_BW3_2_OFT        0x184
#define BWR_IMG_SRT_R0_ENG_BW3_3_OFT        0x188
#define BWR_IMG_SRT_R0_ENG_BW3_4_OFT        0x18C
#define BWR_IMG_SRT_R0_ENG_BW3_5_OFT        0x190
#define BWR_IMG_SRT_R0_ENG_BW3_6_OFT        0x194
#define BWR_IMG_SRT_R0_ENG_BW3_7_OFT        0x198
#define BWR_IMG_SRT_R0_ENG_BW3_8_OFT        0x19C
#define BWR_IMG_SRT_R0_ENG_BW3_9_OFT        0x1A0
#define BWR_IMG_SRT_R0_ENG_BW3_10_OFT       0x1A4
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_0_OFT    0x1A8
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_1_OFT    0x1AC
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_2_OFT    0x1B0
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_3_OFT    0x1B4
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_4_OFT    0x1B8
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_5_OFT    0x1BC
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_6_OFT    0x1C0
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_7_OFT    0x1C4
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_8_OFT    0x1C8
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_9_OFT    0x1CC
#define BWR_IMG_SRT_R0_ENG_BW_RAT3_10_OFT   0x1D0
#define BWR_IMG_SRT_R1_BW_QOS_SEL1_OFT      0x1F0
#define BWR_IMG_SRT_R1_SW_QOS_TRIG1_OFT     0x1F4
#define BWR_IMG_SRT_R1_SW_QOS_EN1_OFT       0x1F8
#define BWR_IMG_SRT_R1_ENG_BW1_0_OFT        0x1FC
#define BWR_IMG_SRT_R1_ENG_BW1_1_OFT        0x200
#define BWR_IMG_SRT_R1_ENG_BW1_2_OFT        0x204
#define BWR_IMG_SRT_R1_ENG_BW1_3_OFT        0x208
#define BWR_IMG_SRT_R1_ENG_BW1_4_OFT        0x20C
#define BWR_IMG_SRT_R1_ENG_BW1_5_OFT        0x210
#define BWR_IMG_SRT_R1_ENG_BW1_6_OFT        0x214
#define BWR_IMG_SRT_R1_ENG_BW1_7_OFT        0x218
#define BWR_IMG_SRT_R1_ENG_BW1_8_OFT        0x21C
#define BWR_IMG_SRT_R1_ENG_BW1_9_OFT        0x220
#define BWR_IMG_SRT_R1_ENG_BW1_10_OFT       0x224
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_0_OFT    0x228
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_1_OFT    0x22C
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_2_OFT    0x230
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_3_OFT    0x234
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_4_OFT    0x238
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_5_OFT    0x23C
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_6_OFT    0x240
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_7_OFT    0x244
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_8_OFT    0x248
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_9_OFT    0x24C
#define BWR_IMG_SRT_R1_ENG_BW_RAT1_10_OFT   0x250
#define BWR_IMG_SRT_R1_BW_QOS_SEL4_OFT      0x270
#define BWR_IMG_SRT_R1_SW_QOS_TRIG4_OFT     0x274
#define BWR_IMG_SRT_R1_SW_QOS_EN4_OFT       0x278
#define BWR_IMG_SRT_R1_ENG_BW4_0_OFT        0x27C
#define BWR_IMG_SRT_R1_ENG_BW4_1_OFT        0x280
#define BWR_IMG_SRT_R1_ENG_BW4_2_OFT        0x284
#define BWR_IMG_SRT_R1_ENG_BW4_3_OFT        0x288
#define BWR_IMG_SRT_R1_ENG_BW4_4_OFT        0x28C
#define BWR_IMG_SRT_R1_ENG_BW4_5_OFT        0x290
#define BWR_IMG_SRT_R1_ENG_BW4_6_OFT        0x294
#define BWR_IMG_SRT_R1_ENG_BW4_7_OFT        0x298
#define BWR_IMG_SRT_R1_ENG_BW4_8_OFT        0x29C
#define BWR_IMG_SRT_R1_ENG_BW4_9_OFT        0x2A0
#define BWR_IMG_SRT_R1_ENG_BW4_10_OFT       0x2A4
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_0_OFT    0x2A8
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_1_OFT    0x2AC
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_2_OFT    0x2B0
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_3_OFT    0x2B4
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_4_OFT    0x2B8
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_5_OFT    0x2BC
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_6_OFT    0x2C0
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_7_OFT    0x2C4
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_8_OFT    0x2C8
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_9_OFT    0x2CC
#define BWR_IMG_SRT_R1_ENG_BW_RAT4_10_OFT   0x2D0
#define BWR_IMG_SRT_R2_BW_QOS_SEL2_OFT      0x2F0
#define BWR_IMG_SRT_R2_SW_QOS_TRIG2_OFT     0x2F4
#define BWR_IMG_SRT_R2_SW_QOS_EN2_OFT       0x2F8
#define BWR_IMG_SRT_R2_ENG_BW2_0_OFT        0x2FC
#define BWR_IMG_SRT_R2_ENG_BW2_1_OFT        0x300
#define BWR_IMG_SRT_R2_ENG_BW2_2_OFT        0x304
#define BWR_IMG_SRT_R2_ENG_BW2_3_OFT        0x308
#define BWR_IMG_SRT_R2_ENG_BW2_4_OFT        0x30C
#define BWR_IMG_SRT_R2_ENG_BW2_5_OFT        0x310
#define BWR_IMG_SRT_R2_ENG_BW2_6_OFT        0x314
#define BWR_IMG_SRT_R2_ENG_BW2_7_OFT        0x318
#define BWR_IMG_SRT_R2_ENG_BW2_8_OFT        0x31C
#define BWR_IMG_SRT_R2_ENG_BW2_9_OFT        0x320
#define BWR_IMG_SRT_R2_ENG_BW2_10_OFT       0x324
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_0_OFT    0x328
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_1_OFT    0x32C
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_2_OFT    0x330
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_3_OFT    0x334
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_4_OFT    0x338
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_5_OFT    0x33C
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_6_OFT    0x340
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_7_OFT    0x344
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_8_OFT    0x348
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_9_OFT    0x34C
#define BWR_IMG_SRT_R2_ENG_BW_RAT2_10_OFT   0x350
#define BWR_IMG_SRT_W0_BW_QOS_SEL0_OFT      0x370
#define BWR_IMG_SRT_W0_SW_QOS_TRIG0_OFT     0x374
#define BWR_IMG_SRT_W0_SW_QOS_EN0_OFT       0x378
#define BWR_IMG_SRT_W0_ENG_BW0_0_OFT        0x37C
#define BWR_IMG_SRT_W0_ENG_BW0_1_OFT        0x380
#define BWR_IMG_SRT_W0_ENG_BW0_2_OFT        0x384
#define BWR_IMG_SRT_W0_ENG_BW0_3_OFT        0x388
#define BWR_IMG_SRT_W0_ENG_BW0_4_OFT        0x38C
#define BWR_IMG_SRT_W0_ENG_BW0_5_OFT        0x390
#define BWR_IMG_SRT_W0_ENG_BW0_6_OFT        0x394
#define BWR_IMG_SRT_W0_ENG_BW0_7_OFT        0x398
#define BWR_IMG_SRT_W0_ENG_BW0_8_OFT        0x39C
#define BWR_IMG_SRT_W0_ENG_BW0_9_OFT        0x3A0
#define BWR_IMG_SRT_W0_ENG_BW0_10_OFT       0x3A4
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_0_OFT    0x3A8
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_1_OFT    0x3AC
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_2_OFT    0x3B0
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_3_OFT    0x3B4
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_4_OFT    0x3B8
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_5_OFT    0x3BC
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_6_OFT    0x3C0
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_7_OFT    0x3C4
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_8_OFT    0x3C8
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_9_OFT    0x3CC
#define BWR_IMG_SRT_W0_ENG_BW_RAT0_10_OFT   0x3D0
#define BWR_IMG_SRT_W0_BW_QOS_SEL3_OFT      0x3F0
#define BWR_IMG_SRT_W0_SW_QOS_TRIG3_OFT     0x3F4
#define BWR_IMG_SRT_W0_SW_QOS_EN3_OFT       0x3F8
#define BWR_IMG_SRT_W0_ENG_BW3_0_OFT        0x3FC
#define BWR_IMG_SRT_W0_ENG_BW3_1_OFT        0x400
#define BWR_IMG_SRT_W0_ENG_BW3_2_OFT        0x404
#define BWR_IMG_SRT_W0_ENG_BW3_3_OFT        0x408
#define BWR_IMG_SRT_W0_ENG_BW3_4_OFT        0x40C
#define BWR_IMG_SRT_W0_ENG_BW3_5_OFT        0x410
#define BWR_IMG_SRT_W0_ENG_BW3_6_OFT        0x414
#define BWR_IMG_SRT_W0_ENG_BW3_7_OFT        0x418
#define BWR_IMG_SRT_W0_ENG_BW3_8_OFT        0x41C
#define BWR_IMG_SRT_W0_ENG_BW3_9_OFT        0x420
#define BWR_IMG_SRT_W0_ENG_BW3_10_OFT       0x424
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_0_OFT    0x428
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_1_OFT    0x42C
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_2_OFT    0x430
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_3_OFT    0x434
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_4_OFT    0x438
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_5_OFT    0x43C
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_6_OFT    0x440
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_7_OFT    0x444
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_8_OFT    0x448
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_9_OFT    0x44C
#define BWR_IMG_SRT_W0_ENG_BW_RAT3_10_OFT   0x450
#define BWR_IMG_SRT_W1_BW_QOS_SEL1_OFT      0x470
#define BWR_IMG_SRT_W1_SW_QOS_TRIG1_OFT     0x474
#define BWR_IMG_SRT_W1_SW_QOS_EN1_OFT       0x478
#define BWR_IMG_SRT_W1_ENG_BW1_0_OFT        0x47C
#define BWR_IMG_SRT_W1_ENG_BW1_1_OFT        0x480
#define BWR_IMG_SRT_W1_ENG_BW1_2_OFT        0x484
#define BWR_IMG_SRT_W1_ENG_BW1_3_OFT        0x488
#define BWR_IMG_SRT_W1_ENG_BW1_4_OFT        0x48C
#define BWR_IMG_SRT_W1_ENG_BW1_5_OFT        0x490
#define BWR_IMG_SRT_W1_ENG_BW1_6_OFT        0x494
#define BWR_IMG_SRT_W1_ENG_BW1_7_OFT        0x498
#define BWR_IMG_SRT_W1_ENG_BW1_8_OFT        0x49C
#define BWR_IMG_SRT_W1_ENG_BW1_9_OFT        0x4A0
#define BWR_IMG_SRT_W1_ENG_BW1_10_OFT       0x4A4
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_0_OFT    0x4A8
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_1_OFT    0x4AC
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_2_OFT    0x4B0
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_3_OFT    0x4B4
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_4_OFT    0x4B8
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_5_OFT    0x4BC
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_6_OFT    0x4C0
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_7_OFT    0x4C4
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_8_OFT    0x4C8
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_9_OFT    0x4CC
#define BWR_IMG_SRT_W1_ENG_BW_RAT1_10_OFT   0x4D0
#define BWR_IMG_SRT_W1_BW_QOS_SEL4_OFT      0x4F0
#define BWR_IMG_SRT_W1_SW_QOS_TRIG4_OFT     0x4F4
#define BWR_IMG_SRT_W1_SW_QOS_EN4_OFT       0x4F8
#define BWR_IMG_SRT_W1_ENG_BW4_0_OFT        0x4FC
#define BWR_IMG_SRT_W1_ENG_BW4_1_OFT        0x500
#define BWR_IMG_SRT_W1_ENG_BW4_2_OFT        0x504
#define BWR_IMG_SRT_W1_ENG_BW4_3_OFT        0x508
#define BWR_IMG_SRT_W1_ENG_BW4_4_OFT        0x50C
#define BWR_IMG_SRT_W1_ENG_BW4_5_OFT        0x510
#define BWR_IMG_SRT_W1_ENG_BW4_6_OFT        0x514
#define BWR_IMG_SRT_W1_ENG_BW4_7_OFT        0x518
#define BWR_IMG_SRT_W1_ENG_BW4_8_OFT        0x51C
#define BWR_IMG_SRT_W1_ENG_BW4_9_OFT        0x520
#define BWR_IMG_SRT_W1_ENG_BW4_10_OFT       0x524
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_0_OFT    0x528
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_1_OFT    0x52C
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_2_OFT    0x530
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_3_OFT    0x534
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_4_OFT    0x538
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_5_OFT    0x53C
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_6_OFT    0x540
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_7_OFT    0x544
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_8_OFT    0x548
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_9_OFT    0x54C
#define BWR_IMG_SRT_W1_ENG_BW_RAT4_10_OFT   0x550
#define BWR_IMG_SRT_W2_BW_QOS_SEL2_OFT      0x570
#define BWR_IMG_SRT_W2_SW_QOS_TRIG2_OFT     0x574
#define BWR_IMG_SRT_W2_SW_QOS_EN2_OFT       0x578
#define BWR_IMG_SRT_W2_ENG_BW2_0_OFT        0x57C
#define BWR_IMG_SRT_W2_ENG_BW2_1_OFT        0x580
#define BWR_IMG_SRT_W2_ENG_BW2_2_OFT        0x584
#define BWR_IMG_SRT_W2_ENG_BW2_3_OFT        0x588
#define BWR_IMG_SRT_W2_ENG_BW2_4_OFT        0x58C
#define BWR_IMG_SRT_W2_ENG_BW2_5_OFT        0x590
#define BWR_IMG_SRT_W2_ENG_BW2_6_OFT        0x594
#define BWR_IMG_SRT_W2_ENG_BW2_7_OFT        0x598
#define BWR_IMG_SRT_W2_ENG_BW2_8_OFT        0x59C
#define BWR_IMG_SRT_W2_ENG_BW2_9_OFT        0x5A0
#define BWR_IMG_SRT_W2_ENG_BW2_10_OFT       0x5A4
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_0_OFT    0x5A8
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_1_OFT    0x5AC
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_2_OFT    0x5B0
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_3_OFT    0x5B4
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_4_OFT    0x5B8
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_5_OFT    0x5BC
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_6_OFT    0x5C0
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_7_OFT    0x5C4
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_8_OFT    0x5C8
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_9_OFT    0x5CC
#define BWR_IMG_SRT_W2_ENG_BW_RAT2_10_OFT   0x5D0

/* BLS register base address & offset */
/* base address */
#define BLS_IMG_E1A_BASE                    0x3400B000
#define BLS_IMG_E2A_BASE                    0x3400C000
#define BLS_IMG_E3A_BASE                    0x3400C0F0
#define BLS_IMG_E4A_BASE                    0x3400C1E0
#define BLS_IMG_E5A_BASE                    0x3400C2D0
#define BLS_IMG_E6A_BASE                    0x3400C3C0
#define BLS_IMG_E7A_BASE                    0x3400C4B0
#define BLS_IMG_E8A_BASE                    0x3400C5A0
#define BLS_IMG_E9A_BASE                    0x3400C690
#define BLS_IMG_E10A_BASE                   0x3400C780
#define BLS_IMG_E11A_BASE                   0x3400C870
#define BLS_IMG_E12A_BASE                   0x3400C960
#define BLS_IMG_E13A_BASE                   0x3400CA50
#define BLS_IMG_E14A_BASE                   0x3400CB40
#define BLS_IMG_E15A_BASE                   0x3400CC30

/* offset */
#define BLS_IMG_CTRL_OFT                    0x000
#define BLS_IMG_START_SEL_OFT               0x004
#define BLS_IMG_SW_TRIG_START_OFT           0x008
#define BLS_IMG_TRIG_CNT_RST_OFT            0x00C
#define BLS_IMG_RID_EN_OFT                  0x010
#define BLS_IMG_RID_G0_OFT                  0x014
#define BLS_IMG_RID_G1_OFT                  0x018
#define BLS_IMG_RID_G2_OFT                  0x01C
#define BLS_IMG_RID_G3_OFT                  0x020
#define BLS_IMG_RID_VLD_G0_OFT              0x024
#define BLS_IMG_RID_VLD_G1_OFT              0x028
#define BLS_IMG_RID_VLD_G2_OFT              0x02C
#define BLS_IMG_RID_VLD_G3_OFT              0x030
#define BLS_IMG_WID_EN_OFT                  0x034
#define BLS_IMG_WID_G0_OFT                  0x038
#define BLS_IMG_WID_G1_OFT                  0x03C
#define BLS_IMG_WID_G2_OFT                  0x040
#define BLS_IMG_WID_G3_OFT                  0x044
#define BLS_IMG_WID_VLD_G0_OFT              0x048
#define BLS_IMG_WID_VLD_G1_OFT              0x04C
#define BLS_IMG_WID_VLD_G2_OFT              0x050
#define BLS_IMG_WID_VLD_G3_OFT              0x054
#define BLS_IMG_LEN_HIST_R0_OFT             0x058
#define BLS_IMG_LEN_HIST_R1_OFT             0x05C
#define BLS_IMG_LEN_HIST_R2_OFT             0x060
#define BLS_IMG_LEN_HIST_R3_OFT             0x064
#define BLS_IMG_LEN_HIST_R4_OFT             0x068
#define BLS_IMG_LEN_HIST_R5_OFT             0x06C
#define BLS_IMG_LEN_HIST_R6_OFT             0x070
#define BLS_IMG_LEN_HIST_R7_OFT             0x074
#define BLS_IMG_LEN_HIST_R8_OFT             0x078
#define BLS_IMG_LEN_HIST_R9_OFT             0x07C
#define BLS_IMG_LEN_HIST_R10_OFT            0x080
#define BLS_IMG_LEN_HIST_R11_OFT            0x084
#define BLS_IMG_LEN_HIST_R12_OFT            0x088
#define BLS_IMG_LEN_HIST_R13_OFT            0x08C
#define BLS_IMG_LEN_HIST_R14_OFT            0x090
#define BLS_IMG_LEN_HIST_R15_OFT            0x094
#define BLS_IMG_LEN_HIST_W0_OFT             0x098
#define BLS_IMG_LEN_HIST_W1_OFT             0x09C
#define BLS_IMG_LEN_HIST_W2_OFT             0x0A0
#define BLS_IMG_LEN_HIST_W3_OFT             0x0A4
#define BLS_IMG_LEN_HIST_W4_OFT             0x0A8
#define BLS_IMG_LEN_HIST_W5_OFT             0x0AC
#define BLS_IMG_LEN_HIST_W6_OFT             0x0B0
#define BLS_IMG_LEN_HIST_W7_OFT             0x0B4
#define BLS_IMG_LEN_HIST_W8_OFT             0x0B8
#define BLS_IMG_LEN_HIST_W9_OFT             0x0BC
#define BLS_IMG_LEN_HIST_W10_OFT            0x0C0
#define BLS_IMG_LEN_HIST_W11_OFT            0x0C4
#define BLS_IMG_LEN_HIST_W12_OFT            0x0C8
#define BLS_IMG_LEN_HIST_W13_OFT            0x0CC
#define BLS_IMG_LEN_HIST_W14_OFT            0x0D0
#define BLS_IMG_LEN_HIST_W15_OFT            0x0D4
#define BLS_IMG_LEN_SUM_R_OFT               0x0D8
#define BLS_IMG_LEN_SUM_W_OFT               0x0DC
#define BLS_IMG_ULTRA_CNT_R_OFT             0x0E0
#define BLS_IMG_PREULTRA_CNT_R_OFT          0x0E4
#define BLS_IMG_ULTRA_CNT_W_OFT             0x0E8
#define BLS_IMG_PREULTRA_CNT_W_OFT          0x0EC

#endif  // IMGSYS_PLATFORMS_ISP8_MTK_IMGSYS_HWQOS_REG_H_
