# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ADC_Test.srcs/sources_1/bd/ADC_Control/ipshared/ec67/hdl" --include "../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../ADC_Test.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib  --include "../../../../ADC_Test.srcs/sources_1/bd/ADC_Control/ipshared/ec67/hdl" --include "../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../rtl/controller.sv" \
"../../../../rtl/readController.sv" \
"../../../../rtl/widthConverter.sv" \
"../../../../rtl/bufferTB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
