Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:49:38 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.45
  Critical Path Slack:          -1.45
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -24.47
  No. of Violating Paths:       19.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                538
  Buf/Inv Cell Count:             111
  Buf Cell Count:                  17
  Inv Cell Count:                  94
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       538
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      551.684000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             64.106000
  Total Buffer Area:            14.10
  Total Inverter Area:          50.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               551.684000
  Design Area:             551.684000


  Design Rules
  -----------------------------------
  Total Number of Nets:           576
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node6

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.16
  Logic Optimization:                 15.46
  Mapping Optimization:               17.45
  -----------------------------------------
  Overall Compile Time:               35.36
  Overall Compile Wall Clock Time:    35.71

  --------------------------------------------------------------------

  Design  WNS: 1.45  TNS: 24.47  Number of Violating Paths: 19


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
