 
                              Fusion Compiler (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

fc_shell> source ./scripts/design_planning.tcl
INFO: Informacion de la ejecucion
 - Maquina: laurenz
 - Fecha: Fri Apr 11 05:43:58 2025
 - ID proceso: 1242
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler

INFO: Etapa actual: design_planning


INFO: Comienzo: 05:43:58 - 11 Apr 2025


INFO: create_lib ALU_votegui -tech /home/digitalProjects/tech/saed14nm/tf/saed14nm_1p9m_mw.tf -ref_libs /home/digitalProjects/tech/saed14nm/ndm/saed14rvt.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14hvt.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14lvt.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14slvt.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14rvt_dlvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14hvt_dlvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14lvt_dlvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14slvt_dlvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14rvt_ulvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14hvt_ulvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14lvt_ulvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14slvt_ulvl.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14rvt_pg.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14hvt_pg.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14lvt_pg.ndm /home/digitalProjects/tech/saed14nm/ndm/saed14slvt_pg.ndm

Information: Loading technology file '/home/digitalProjects/tech/saed14nm/tf/saed14nm_1p9m_mw.tf' (FILE-007)
Error: Variable 'bus_extraction_style' is not an application variable. Using Tcl global variable. (CMD-104)
Error: Variable 'change_names_update_inst_tree' is not an application variable. Using Tcl global variable. (CMD-104)
Warning: Ignoring -as_user_default option since application option <hdlin.elaborate.preserve_sequential> is global scoped. (NDMUI-1004)
Warning: Ignoring -as_user_default option since application option <hdlin.report.check_no_latch> is global scoped. (NDMUI-1004)
Error: Variable 'enable_analysis_info' is not an application variable. Using Tcl global variable. (CMD-104)
Warning: Ignoring -as_user_default option since application option <hdlin.elaborate.ff_infer_sync_set_reset> is global scoped. (NDMUI-1004)
Warning: Ignoring -as_user_default option since application option <hdlin.naming.template_naming_style> is global scoped. (NDMUI-1004)
Warning: Ignoring -as_user_default option since application option <hdlin.report.sequential_pruning> is global scoped. (NDMUI-1004)
Error: Variable 'hdlin_enable_hier_map' is not an application variable. Using Tcl global variable. (CMD-104)

INFO: El archivo '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/include_dir_list.lst' no existe. No se usara ningun directorio de includes.


INFO: Leyendo lista de archivos RTL desde '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/verilog_list.lst' ...

Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/ALU_no_infc.v
Compiling source file /home/votegui/proyecto_final/override/and_op.v
Compiling source file /home/votegui/proyecto_final/override/clock_mux.v
Compiling source file /home/votegui/proyecto_final/override/op_mux.v
Compiling source file /home/votegui/proyecto_final/override/or_op.v
Compiling source file /home/votegui/proyecto_final/override/sum_op.v
Compiling source file /home/votegui/proyecto_final/override/xor_op.v
Presto compilation completed successfully.
Elapsed = 00:00:00.01, CPU = 00:00:00.01

Inferred memory devices in process
        in routine ALU_votegui line 63 in file
                '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/ALU_no_infc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     q_div_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ALU_votegui line 71 in file
                '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/ALU_no_infc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     q_div_4_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ALU_votegui line 79 in file
                '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/ALU_no_infc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     q_div_8_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ALU_votegui line 161 in file
                '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/ALU_no_infc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ALU_votegui line 169 in file
                '/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/RTL_sin_infc/ALU_no_infc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_valid_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ALU_votegui)
Information: Elaborating HDL template WORK:clock_mux instantiated from 'ALU_votegui'. (ELAB-193)
Warning:  /home/votegui/proyecto_final/override/clock_mux.v:11: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 10 in file
        '/home/votegui/proyecto_final/override/clock_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully. (clock_mux)
Information: Elaborating HDL template WORK:xor_op instantiated from 'ALU_votegui' with the parameters {N_BITS=32}. (ELAB-193)
Presto compilation completed successfully. (xor_op)
Information: Elaborating HDL template WORK:sum_op instantiated from 'ALU_votegui' with the parameters {N_BITS=32}. (ELAB-193)
Presto compilation completed successfully. (sum_op)
Information: Elaborating HDL template WORK:and_op instantiated from 'ALU_votegui' with the parameters {N_BITS=32}. (ELAB-193)
Presto compilation completed successfully. (and_op)
Information: Elaborating HDL template WORK:or_op instantiated from 'ALU_votegui' with the parameters {N_BITS=32}. (ELAB-193)
Presto compilation completed successfully. (or_op)
Information: Elaborating HDL template WORK:op_mux instantiated from 'ALU_votegui' with the parameters {N_BITS=32}. (ELAB-193)
Warning:  /home/votegui/proyecto_final/override/op_mux.v:9: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 8 in file
        '/home/votegui/proyecto_final/override/op_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully. (op_mux)
Number of modules read: 7
Top level ports:        106
Total in all modules
  Ports:                659
  Nets:                 845
  Instances:            162
Elapsed = 00:00:00.14, CPU = 00:00:00.13
Information: Added key list 'DesignWare' to design 'ALU_votegui'. (DWS-0216)
Elapsed = 00:00:01.90, CPU = 00:00:01.67
Information: Saving 'ALU_votegui:ALU_votegui.design' to 'ALU_votegui:ALU_votegui/design_planning_elaborated.design'. (DES-028)

INFO: Haciendo modulos unicos: uniquify -force

 Information: Using name rules 'verilog'.
 Information: 161 objects (0 ports, 0 bus ports, 32 cells, 129 nets & 0 bus nets) changed in design 'ALU_votegui'.
Information: The command 'set_technology' cleared the undo history. (UNDO-016)
set_technology s14.03
Executing: set_extraction_options -honor_mask_constraints true -late_ccap_threshold 0.0005 -late_ccap_ratio 0.03 -early_ccap_threshold 0.0005 -early_ccap_ratio 0.03
Executing: set_app_options -name route.common.via_array_mode -value swap (different from existing value of all)
Executing: set_app_options -name route.detail.insert_redundant_vias_layer_order_low_to_high -value true (different from existing value of false)
Executing: set_app_options -name plan.pgroute.honor_signal_route_drc -value true (different from existing value of false)
Executing: set_app_options -name plan.pgroute.honor_std_cell_drc -value true (different from existing value of false)
technology_node=s14
Information: The design specific attribute override for layer 'PO' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'PO' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M1' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M1' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)

INFO: Configurando capa M1 con numero de mascaras 2.


INFO: Configurando capa M2 con numero de mascaras 2.

Removing existing floorplan objects
Creating core...
Core utilization ratio = 1.90%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
INFO: Colocando puertos de entrada
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
INFO: Colocando puertos de salida
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-04-11 05:44:04 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1392 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 106
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 106
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-04-11 05:44:04 / Session: 0.01 hr / Command: 0.00 hr / Memory: 1394 MB (FLW-8100)
Information: The command 'write_pin_constraints' cleared the undo history. (UNDO-016)
Writing out physical pin constraints based on existing pins ... done
Information: Saving 'ALU_votegui:ALU_votegui.design' to 'ALU_votegui:ALU_votegui/design_planning_place_pins.design'. (DES-028)
Using AL to insert boundary cells
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Warning: No 1x or 2x + 3x wide cells provided for top or bottom option. (CHF-125)
        0% complete ...
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
        100% complete ...
        110% complete ...
Information: Total 77 left cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 139 bottom cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 77 right cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 139 top cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 1 bottom left outside cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 1 bottom right outside cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 1 top left outside cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 1 top right outside cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 7 top tap cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 7 bottom tap cells inserted successfully into ALU_votegui. (CHF-100)
Information: Total 450 boundary cells inserted successfully into ALU_votegui. (CHF-100)
Information: The command 'create_tap_cells' cleared the undo history. (UNDO-016)
Using AL to insert tap cells
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
Information: Starting tap cell insertion into ALU_votegui using site master "unit". (CHF-200)
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        80% complete ...
        90% complete ...
Information: Total 81 tap cells inserted successfully into ALU_votegui. (CHF-100)
Information: Saving 'ALU_votegui:ALU_votegui.design' to 'ALU_votegui:ALU_votegui/design_planning_boundary_taps.design'. (DES-028)
Information: Power and ground nets will be connected to mapped cells only. Unmapped instances and switch placeholder cells in the design are skipped. (MV-341)
****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Fri Apr 11 05:44:11 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/531
Ground net VSS                0/531
--------------------------------------------------------------------------------
Information: connections of 1062 power/ground pin(s) are created or changed.
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
Successfully set PG strategy mesh_strategy.
Successfully create standard cell rail pattern rail.
Successfully set PG strategy rail_strategy.
Sanity check for inputs.
No strategy is specified, all the pre-defined strategies are used to create PG: mesh_strategy rail_strategy
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strategy.
Updating strategy rail_strategy.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strategy .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strategy .
Check and fix DRC for 15 wires for strategy mesh_strategy.
Number of threads: 8
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 15
Checking DRC for 15 wires:10% 25% 50% 65% 80% 90% 100%
Creating 15 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strategy .
Number of threads: 8
Working on strategy mesh_strategy.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy rail_strategy.
DRC checking and fixing for standard cell rail strategy rail_strategy.
Number of threads: 8
Number of partitions: 8
Direction of partitions: horizontal
Number of wires: 80
Checking DRC for 80 wires:10% 20% 30% 35% 55% 65% 70% 75% 85% 90% 95% 100%
Creating 80 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 125 wires.
Created 30 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 4800 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'ALU_votegui:ALU_votegui.design' to 'ALU_votegui:ALU_votegui/design_planning_pg.design'. (DES-028)
Information: Saving 'ALU_votegui:ALU_votegui.design' to 'ALU_votegui:ALU_votegui/design_planning.design'. (DES-028)

INFO: Ejecutando write_floorplan...

Writing floorplan for ALU_votegui.design

INFO: Ejecutando write_def...

****************************************
Report : Data Mismatches
Version: U-2022.12
Date   : Fri Apr 11 05:44:11 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 79
TRACKS                         : 20
VIAS                           : 120
COMPONENTS                     : 686
PINS                           : 108
PINPROPERTIES                  : 106
SPECIALNETS                    : 2
NETS                           : 292
 - Comienzo: 05:43:58 - 11 Apr 2025
 - Final: 05:44:11 - 11 Apr 2025
 - Runtime: 0 min
 - Memoria usada: 1.418 GB
Information: write_qor_data is capturing data for label design_planning to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'design_planning' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'design_planning' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'design_planning' and report 'performance'  (RPT-190)
Maximum memory usage for this session: 1452.45 MB
Maximum memory usage for this session including child processes: 1452.45 MB
CPU usage for this session:     19 seconds (  0.01 hours)
Elapsed time for this session:     28 seconds (  0.01 hours)
Thank you for using Fusion Compiler.

