// Seed: 2905258993
module module_0 (
    input tri id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    output uwire id_6,
    output tri1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    input wor id_11,
    input uwire id_12,
    output wor id_13,
    input uwire id_14,
    output tri0 id_15,
    output wor id_16,
    output wand id_17,
    input wor id_18,
    input wor id_19
);
  wire id_21;
  wire id_22;
  wire id_23;
endmodule
module module_1 #(
    parameter id_16 = 32'd50,
    parameter id_20 = 32'd55,
    parameter id_32 = 32'd60
) (
    input wire id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    input tri id_11,
    input tri id_12,
    output uwire id_13,
    output wor id_14,
    output tri1 id_15,
    input tri1 _id_16,
    input wand id_17,
    output tri0 id_18,
    input tri0 id_19,
    output wand _id_20,
    input wand id_21,
    output supply0 id_22,
    output wor id_23,
    output wor id_24,
    input tri0 id_25,
    output supply0 id_26,
    input tri id_27,
    input tri0 id_28,
    input supply0 id_29,
    input supply1 id_30,
    output supply0 id_31,
    input supply0 _id_32,
    output wand id_33,
    input uwire id_34,
    input supply0 id_35
);
  logic [id_20 : id_32  **  id_16] id_37, id_38;
  module_0 modCall_1 (
      id_2,
      id_24,
      id_21,
      id_35,
      id_19,
      id_10,
      id_18,
      id_4,
      id_35,
      id_9,
      id_28,
      id_21,
      id_29,
      id_22,
      id_6,
      id_15,
      id_33,
      id_15,
      id_25,
      id_27
  );
  assign modCall_1.id_8 = 0;
endmodule
