
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112491                       # Number of seconds simulated
sim_ticks                                112490645163                       # Number of ticks simulated
final_tick                               642128362473                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141395                       # Simulator instruction rate (inst/s)
host_op_rate                                   185677                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7548452                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903872                       # Number of bytes of host memory used
host_seconds                                 14902.48                       # Real time elapsed on the host
sim_insts                                  2107132417                       # Number of instructions simulated
sim_ops                                    2767044908                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12290432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6015616                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18309120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1498496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1498496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        96019                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46997                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                143040                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11707                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11707                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    109257370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53476589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162761268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15930                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13321072                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13321072                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13321072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    109257370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53476589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176082340                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269761740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21372455                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17406919                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906542                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8414712                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8099169                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230808                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192975199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120251731                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21372455                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10329977                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25415560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5671428                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      19152844                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11801676                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    241280329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.602909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215864769     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722275      1.13%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2131998      0.88%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294225      0.95%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1958222      0.81%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089572      0.45%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746473      0.31%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940699      0.80%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12532096      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    241280329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079227                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445770                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190703716                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     21461539                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25272897                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111978                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3730195                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3644390                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145204185                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51712                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3730195                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190963698                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17933867                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2401375                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25128724                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122458                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144984115                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2497                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        428516                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9276                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202859751                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675698865                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675698865                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34409045                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32652                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16572                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3609444                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13954605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7842313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       290396                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1740906                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144468915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137158168                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        75673                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20015864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41306800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    241280329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.568460                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.276961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    183415693     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24402613     10.11%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12301926      5.10%     91.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982349      3.31%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580086      2.73%     97.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2586628      1.07%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3179601      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777898      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53535      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    241280329                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962562     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145907     11.42%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169597     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113725205     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006849      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13606919      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803115      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137158168                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.508442                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278066                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009318                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516950404                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164518151                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133354876                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138436234                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       143738                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1803005                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132747                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          546                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3730195                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17148620                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322702                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144501566                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13954605                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7842313                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16571                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12519                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063710                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199426                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134575929                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13478539                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582239                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21280964                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211569                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802425                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.498870                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133356628                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133354876                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79197732                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213452226                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.494343                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371033                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22046731                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927626                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237550134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187825104     79.07%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23291933      9.81%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10801639      4.55%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817504      2.03%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3648464      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541511      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536315      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101973      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2985691      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237550134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2985691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           379077537                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292756461                       # The number of ROB writes
system.switch_cpus0.timesIdled                2851555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28481411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.697617                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.697617                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.370697                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.370697                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608385100                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183746465                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137857615                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269761740                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19588494                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17395137                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1685718                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10261851                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10021119                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1244901                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        49107                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    210980669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110867417                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19588494                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11266020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22419757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5179608                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3320893                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12902769                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1678780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240206349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.768977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       217786592     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1017786      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1890300      0.79%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1640223      0.68%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3322505      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4004535      1.67%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          961531      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          525066      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9057811      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240206349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.072614                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.410983                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       209025956                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5290995                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22386420                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22465                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3480512                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1917806                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4507                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     124871283                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3480512                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209297056                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3135117                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1252052                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22132279                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       909325                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     124724546                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          168                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83320                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       617649                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    164714378                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    563997040                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    563997040                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    136020428                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28693950                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17225                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8647                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2622027                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21691608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3848596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70167                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       866214                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         124256200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        118006065                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75466                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18898886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39369778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240206349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.491270                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.174038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189649352     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21243852      8.84%     87.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10881771      4.53%     92.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6224002      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6943817      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3476937      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1401693      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       322846      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        62079      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240206349                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         217966     47.61%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170548     37.25%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        69323     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     92660927     78.52%     78.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       935302      0.79%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8578      0.01%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20573249     17.43%     96.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3828009      3.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     118006065                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.437446                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             457837                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003880                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476751782                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    143172598                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    115287951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     118463902                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       210142                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3648893                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          287                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       104927                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3480512                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2353756                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72731                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124273427                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21691608                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3848596                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8647                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          779                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          287                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       760618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1016388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1777006                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    116963513                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20316248                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1042552                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24144229                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18074435                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3827981                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.433581                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             115318190                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            115287951                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65920972                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        152266969                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.427370                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432930                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92621396                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    104390574                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19887419                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1689863                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    236725837                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.440977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.290570                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197608173     83.48%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14839314      6.27%     89.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11568524      4.89%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2286480      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2894370      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       983337      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4189558      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       925389      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1430692      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    236725837                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92621396                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     104390574                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21786384                       # Number of memory references committed
system.switch_cpus1.commit.loads             18042715                       # Number of loads committed
system.switch_cpus1.commit.membars               8578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16462986                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         90816557                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1321368                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1430692                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           359573138                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          252036553                       # The number of ROB writes
system.switch_cpus1.timesIdled                5610559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29555391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92621396                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            104390574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92621396                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.912521                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.912521                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.343345                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.343345                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       541594587                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      150420757                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132027586                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         17156                       # number of misc regfile writes
system.l20.replacements                        103892                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             149                       # Total number of references to valid blocks.
system.l20.sampled_refs                        103924                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.001434                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.452865                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.003344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.539041                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.004750                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.076652                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000105                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.923095                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000148                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          149                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    149                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7863                       # number of Writeback hits
system.l20.Writeback_hits::total                 7863                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          149                       # number of demand (read+write) hits
system.l20.demand_hits::total                     149                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          149                       # number of overall hits
system.l20.overall_hits::total                    149                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        96019                       # number of ReadReq misses
system.l20.ReadReq_misses::total                96029                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        96019                       # number of demand (read+write) misses
system.l20.demand_misses::total                 96029                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        96019                       # number of overall misses
system.l20.overall_misses::total                96029                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1771358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  20352020101                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    20353791459                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1771358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  20352020101                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     20353791459                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1771358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  20352020101                       # number of overall miss cycles
system.l20.overall_miss_latency::total    20353791459                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96168                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7863                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7863                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96168                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96178                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96168                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96178                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.998451                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.998451                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.998451                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.998451                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.998451                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.998451                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177135.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211958.259313                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211954.633069                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177135.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211958.259313                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211954.633069                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177135.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211958.259313                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211954.633069                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7718                       # number of writebacks
system.l20.writebacks::total                     7718                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        96019                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           96029                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        96019                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            96029                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        96019                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           96029                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1171855                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14596304680                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14597476535                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1171855                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14596304680                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14597476535                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1171855                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14596304680                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14597476535                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.998451                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.998451                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.998451                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.998451                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.998451                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.998451                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117185.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152014.754163                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152011.127212                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117185.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152014.754163                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152011.127212                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117185.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152014.754163                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152011.127212                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         51149                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             148                       # Total number of references to valid blocks.
system.l21.sampled_refs                         51181                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.002892                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            2.653702                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.007648                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    29.334797                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.003853                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.082928                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000239                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.916712                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000120                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          148                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    148                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            4138                       # number of Writeback hits
system.l21.Writeback_hits::total                 4138                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          148                       # number of demand (read+write) hits
system.l21.demand_hits::total                     148                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          148                       # number of overall hits
system.l21.overall_hits::total                    148                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        46997                       # number of ReadReq misses
system.l21.ReadReq_misses::total                47011                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        46997                       # number of demand (read+write) misses
system.l21.demand_misses::total                 47011                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        46997                       # number of overall misses
system.l21.overall_misses::total                47011                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2514418                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9657502364                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9660016782                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2514418                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9657502364                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9660016782                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2514418                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9657502364                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9660016782                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47145                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47159                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         4138                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             4138                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47145                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47159                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47145                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47159                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.996861                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.996862                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.996861                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.996862                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.996861                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.996862                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 179601.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205491.890206                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205484.179915                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 179601.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205491.890206                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205484.179915                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 179601.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205491.890206                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205484.179915                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3989                       # number of writebacks
system.l21.writebacks::total                     3989                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        46997                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           47011                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        46997                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            47011                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        46997                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           47011                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6829192890                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6830864225                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1671335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6829192890                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6830864225                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1671335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6829192890                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6830864225                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.996861                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.996862                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.996861                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.996862                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.996861                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.996862                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119381.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145311.251569                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145303.529493                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119381.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145311.251569                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145303.529493                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119381.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145311.251569                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145303.529493                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.915078                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011809316                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849742.808044                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.915078                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015890                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876466                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11801666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11801666                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11801666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11801666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11801666                       # number of overall hits
system.cpu0.icache.overall_hits::total       11801666                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1959358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1959358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1959358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1959358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1959358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1959358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11801676                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11801676                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11801676                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11801676                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11801676                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11801676                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 195935.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 195935.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 195935.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 195935.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 195935.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 195935.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1854358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1854358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1854358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1854358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1854358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1854358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185435.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185435.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 185435.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185435.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 185435.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185435.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96168                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965012                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96424                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1980.471791                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.616059                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.383941                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916469                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083531                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10380810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10380810                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16407                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16407                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058032                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058032                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058032                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058032                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402445                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402445                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402535                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402535                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402535                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402535                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  87930648584                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  87930648584                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10732478                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10732478                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  87941381062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  87941381062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  87941381062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  87941381062                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783255                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460567                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460567                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460567                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460567                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037321                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037321                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021805                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021805                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021805                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021805                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 218491.094644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 218491.094644                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 119249.755556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 119249.755556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 218468.905963                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 218468.905963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 218468.905963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 218468.905963                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7863                       # number of writebacks
system.cpu0.dcache.writebacks::total             7863                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306277                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306367                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306367                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96168                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96168                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96168                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96168                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  21163671916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21163671916                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  21163671916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21163671916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  21163671916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21163671916                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008918                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005209                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005209                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005209                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005209                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 220069.793653                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 220069.793653                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 220069.793653                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 220069.793653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 220069.793653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 220069.793653                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.994504                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927445886                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714317.719039                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.994504                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022427                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866978                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12902752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12902752                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12902752                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12902752                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12902752                       # number of overall hits
system.cpu1.icache.overall_hits::total       12902752                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3196482                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3196482                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3196482                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3196482                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3196482                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3196482                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12902769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12902769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12902769                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12902769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12902769                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12902769                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188028.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188028.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188028.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188028.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188028.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188028.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2630618                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2630618                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2630618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2630618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2630618                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2630618                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187901.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187901.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187901.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187901.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187901.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187901.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47145                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228594250                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47401                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4822.561760                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.933661                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.066339                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.820053                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.179947                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18521795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18521795                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3726464                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3726464                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8578                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22248259                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22248259                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22248259                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22248259                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194064                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194064                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194064                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194064                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194064                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38260981513                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38260981513                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38260981513                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38260981513                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38260981513                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38260981513                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18715859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18715859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3726464                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3726464                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22442323                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22442323                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22442323                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22442323                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010369                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010369                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008647                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008647                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008647                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008647                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 197156.512867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 197156.512867                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 197156.512867                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 197156.512867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 197156.512867                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 197156.512867                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4138                       # number of writebacks
system.cpu1.dcache.writebacks::total             4138                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       146919                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       146919                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       146919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       146919                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       146919                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       146919                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47145                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47145                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47145                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10058572836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10058572836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10058572836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10058572836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10058572836                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10058572836                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213353.968311                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 213353.968311                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 213353.968311                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 213353.968311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 213353.968311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 213353.968311                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
