

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Tue Dec 17 15:43:08 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.173|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4945|  38561|  4945|  38561|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  4944|  38560| 618 ~ 2410 |          -|          -|  8 ~ 16 |    no    |
        | + Loop 1.1      |   616|   2408|   44 ~ 86  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    42|     84|           3|          -|          -| 14 ~ 28 |    no    |
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 7 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 8 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 9 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)" [layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %input_height_read to i8" [layers_c/up_sampling2d.cpp:19]   --->   Operation 12 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i6 %output_height_read to i9" [layers_c/up_sampling2d.cpp:19]   --->   Operation 13 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i6 %output_width_read to i14" [layers_c/up_sampling2d.cpp:6]   --->   Operation 14 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %input_width_read to i12" [layers_c/up_sampling2d.cpp:6]   --->   Operation 15 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/up_sampling2d.cpp:14]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:19]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:19]   --->   Operation 19 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%next_mul3 = add i9 %phi_mul2, %tmp_3_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 20 'add' 'next_mul3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%next_mul = add i8 %phi_mul, %tmp_1_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 21 'add' 'next_mul' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/up_sampling2d.cpp:14]   --->   Operation 22 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/up_sampling2d.cpp:14]   --->   Operation 23 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%out_d_1 = add i5 %out_d, 1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 25 'add' 'out_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [layers_c/up_sampling2d.cpp:14]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/up_sampling2d.cpp:15]   --->   Operation 27 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ %out_h_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 29 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%out_h_cast = zext i5 %out_h to i6" [layers_c/up_sampling2d.cpp:15]   --->   Operation 30 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %out_h_cast, %output_height_read" [layers_c/up_sampling2d.cpp:15]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 32 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%out_h_1 = add i5 %out_h, 1" [layers_c/up_sampling2d.cpp:15]   --->   Operation 33 'add' 'out_h_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/up_sampling2d.cpp:15]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%div = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [layers_c/up_sampling2d.cpp:19]   --->   Operation 35 'partselect' 'div' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i4 %div to i8" [layers_c/up_sampling2d.cpp:19]   --->   Operation 36 'zext' 'tmp_9_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %out_h to i9" [layers_c/up_sampling2d.cpp:15]   --->   Operation 37 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%tmp = add i8 %phi_mul, %tmp_9_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 38 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %tmp to i12" [layers_c/up_sampling2d.cpp:19]   --->   Operation 39 'zext' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (4.17ns)   --->   "%tmp1_cast = mul i12 %tmp_1, %tmp_2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 40 'mul' 'tmp1_cast' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %phi_mul2, %tmp_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 41 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2 to i14" [layers_c/up_sampling2d.cpp:19]   --->   Operation 42 'zext' 'tmp2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (4.35ns)   --->   "%tmp3 = mul i14 %tmp2_cast, %tmp_4_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 43 'mul' 'tmp3' <Predicate = (!exitcond2)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:17]   --->   Operation 44 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%out_w_cast = zext i5 %out_w to i6" [layers_c/up_sampling2d.cpp:17]   --->   Operation 47 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %out_w_cast, %output_width_read" [layers_c/up_sampling2d.cpp:17]   --->   Operation 48 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 49 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.78ns)   --->   "%out_w_1 = add i5 %out_w, 1" [layers_c/up_sampling2d.cpp:17]   --->   Operation 50 'add' 'out_w_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [layers_c/up_sampling2d.cpp:17]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%div1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_w, i32 1, i32 4)" [layers_c/up_sampling2d.cpp:19]   --->   Operation 52 'partselect' 'div1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i4 %div1 to i12" [layers_c/up_sampling2d.cpp:19]   --->   Operation 53 'zext' 'tmp_8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.54ns)   --->   "%tmp_s = add i12 %tmp_8_cast, %tmp1_cast" [layers_c/up_sampling2d.cpp:19]   --->   Operation 54 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = zext i12 %tmp_s to i64" [layers_c/up_sampling2d.cpp:19]   --->   Operation 55 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_3" [layers_c/up_sampling2d.cpp:19]   --->   Operation 56 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 57 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i5 %out_w to i14" [layers_c/up_sampling2d.cpp:19]   --->   Operation 58 'zext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.81ns)   --->   "%tmp_4 = add i14 %tmp_12_cast, %tmp3" [layers_c/up_sampling2d.cpp:19]   --->   Operation 59 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 60 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 61 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %tmp_4 to i64" [layers_c/up_sampling2d.cpp:19]   --->   Operation 62 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_5" [layers_c/up_sampling2d.cpp:19]   --->   Operation 63 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [layers_c/up_sampling2d.cpp:19]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/up_sampling2d.cpp:17]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 0011111]
output_height_read (read             ) [ 0011111]
output_depth_read  (read             ) [ 0011111]
input_width_read   (read             ) [ 0000000]
input_height_read  (read             ) [ 0000000]
tmp_1_cast         (zext             ) [ 0011111]
tmp_3_cast         (zext             ) [ 0011111]
tmp_4_cast         (zext             ) [ 0011111]
tmp_2              (zext             ) [ 0011111]
StgValue_16        (br               ) [ 0111111]
out_d              (phi              ) [ 0010000]
phi_mul            (phi              ) [ 0011111]
phi_mul2           (phi              ) [ 0011111]
next_mul3          (add              ) [ 0111111]
next_mul           (add              ) [ 0111111]
out_d_cast         (zext             ) [ 0000000]
exitcond3          (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
out_d_1            (add              ) [ 0111111]
StgValue_26        (br               ) [ 0000000]
StgValue_27        (br               ) [ 0011111]
StgValue_28        (ret              ) [ 0000000]
out_h              (phi              ) [ 0001000]
out_h_cast         (zext             ) [ 0000000]
exitcond2          (icmp             ) [ 0011111]
empty_7            (speclooptripcount) [ 0000000]
out_h_1            (add              ) [ 0011111]
StgValue_34        (br               ) [ 0000000]
div                (partselect       ) [ 0000000]
tmp_9_cast         (zext             ) [ 0000000]
tmp_cast           (zext             ) [ 0000000]
tmp                (add              ) [ 0000000]
tmp_1              (zext             ) [ 0000000]
tmp1_cast          (mul              ) [ 0000111]
tmp2               (add              ) [ 0000000]
tmp2_cast          (zext             ) [ 0000000]
tmp3               (mul              ) [ 0000111]
StgValue_44        (br               ) [ 0011111]
StgValue_45        (br               ) [ 0111111]
out_w              (phi              ) [ 0000100]
out_w_cast         (zext             ) [ 0000000]
exitcond           (icmp             ) [ 0011111]
empty_8            (speclooptripcount) [ 0000000]
out_w_1            (add              ) [ 0011111]
StgValue_51        (br               ) [ 0000000]
div1               (partselect       ) [ 0000000]
tmp_8_cast         (zext             ) [ 0000000]
tmp_s              (add              ) [ 0000000]
tmp_3              (zext             ) [ 0000000]
input_addr         (getelementptr    ) [ 0000010]
tmp_12_cast        (zext             ) [ 0000000]
tmp_4              (add              ) [ 0000011]
StgValue_60        (br               ) [ 0011111]
input_load         (load             ) [ 0000001]
tmp_5              (zext             ) [ 0000000]
output_addr        (getelementptr    ) [ 0000000]
StgValue_64        (store            ) [ 0000000]
StgValue_65        (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="output_width_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_height_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="output_depth_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_width_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_height_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_64_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="1"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/6 "/>
</bind>
</comp>

<comp id="100" class="1005" name="out_d_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="1"/>
<pin id="102" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_d_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="phi_mul_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="phi_mul_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="phi_mul2_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="1"/>
<pin id="125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="phi_mul2_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="out_h_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="out_h_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="out_w_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_w_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_3_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_4_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="next_mul3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="1"/>
<pin id="176" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="next_mul_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="1"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_d_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_d_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_h_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="exitcond2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="2"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="out_h_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_1/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="div_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="4" slack="0"/>
<pin id="218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_9_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp1_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="2"/>
<pin id="244" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="1"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp2_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="2"/>
<pin id="259" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_w_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="3"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_w_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="div1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="4" slack="0"/>
<pin id="281" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="1"/>
<pin id="293" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_12_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="1"/>
<pin id="307" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="2"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="313" class="1005" name="output_width_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="3"/>
<pin id="315" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="output_height_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="2"/>
<pin id="320" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="output_depth_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="1"/>
<pin id="325" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_1_cast_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_3_cast_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_4_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="2"/>
<pin id="340" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="2"/>
<pin id="345" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="next_mul3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="next_mul_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="361" class="1005" name="out_d_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="out_h_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp1_cast_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="1"/>
<pin id="376" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp3_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="1"/>
<pin id="381" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="387" class="1005" name="out_w_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="input_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="14" slack="1"/>
<pin id="394" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="2"/>
<pin id="399" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="input_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="68" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="50" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="44" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="62" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="127" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="115" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="104" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="104" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="139" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="139" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="139" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="226"><net_src comp="213" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="139" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="111" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="223" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="123" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="227" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="150" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="150" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="150" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="303"><net_src comp="150" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="316"><net_src comp="44" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="321"><net_src comp="50" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="326"><net_src comp="56" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="331"><net_src comp="157" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="336"><net_src comp="161" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="341"><net_src comp="165" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="346"><net_src comp="169" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="351"><net_src comp="173" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="356"><net_src comp="178" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="364"><net_src comp="192" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="372"><net_src comp="207" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="377"><net_src comp="241" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="382"><net_src comp="256" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="390"><net_src comp="270" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="395"><net_src comp="74" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="400"><net_src comp="304" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="405"><net_src comp="81" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {1 }
	Port: up_sampling2d_fix16 : input_width | {1 }
	Port: up_sampling2d_fix16 : input_r | {4 5 }
	Port: up_sampling2d_fix16 : output_depth | {1 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond3 : 2
		out_d_1 : 1
		StgValue_26 : 3
	State 3
		out_h_cast : 1
		exitcond2 : 2
		out_h_1 : 1
		StgValue_34 : 3
		div : 1
		tmp_9_cast : 2
		tmp_cast : 1
		tmp : 3
		tmp_1 : 4
		tmp1_cast : 5
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 4
	State 4
		out_w_cast : 1
		exitcond : 2
		out_w_1 : 1
		StgValue_51 : 3
		div1 : 1
		tmp_8_cast : 2
		tmp_s : 3
		tmp_3 : 4
		input_addr : 5
		input_load : 6
		tmp_12_cast : 1
		tmp_4 : 2
	State 5
	State 6
		output_addr : 1
		StgValue_64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_173       |    0    |    0    |    15   |
|          |        next_mul_fu_178        |    0    |    0    |    15   |
|          |         out_d_1_fu_192        |    0    |    0    |    15   |
|          |         out_h_1_fu_207        |    0    |    0    |    15   |
|    add   |           tmp_fu_231          |    0    |    0    |    15   |
|          |          tmp2_fu_246          |    0    |    0    |    15   |
|          |         out_w_1_fu_270        |    0    |    0    |    15   |
|          |          tmp_s_fu_290         |    0    |    0    |    12   |
|          |          tmp_4_fu_304         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        tmp1_cast_fu_241       |    0    |    0    |    41   |
|          |          tmp3_fu_256          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond3_fu_187       |    0    |    0    |    11   |
|   icmp   |        exitcond2_fu_202       |    0    |    0    |    11   |
|          |        exitcond_fu_265        |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_44 |    0    |    0    |    0    |
|          | output_height_read_read_fu_50 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_56 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_62  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_68 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_1_cast_fu_157       |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_161       |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_165       |    0    |    0    |    0    |
|          |          tmp_2_fu_169         |    0    |    0    |    0    |
|          |       out_d_cast_fu_183       |    0    |    0    |    0    |
|          |       out_h_cast_fu_198       |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_223       |    0    |    0    |    0    |
|   zext   |        tmp_cast_fu_227        |    0    |    0    |    0    |
|          |          tmp_1_fu_237         |    0    |    0    |    0    |
|          |        tmp2_cast_fu_252       |    0    |    0    |    0    |
|          |       out_w_cast_fu_261       |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_286       |    0    |    0    |    0    |
|          |          tmp_3_fu_295         |    0    |    0    |    0    |
|          |       tmp_12_cast_fu_300      |    0    |    0    |    0    |
|          |          tmp_5_fu_309         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           div_fu_213          |    0    |    0    |    0    |
|          |          div1_fu_276          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   261   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    input_addr_reg_392    |   14   |
|    input_load_reg_402    |   16   |
|     next_mul3_reg_348    |    9   |
|     next_mul_reg_353     |    8   |
|      out_d_1_reg_361     |    5   |
|       out_d_reg_100      |    5   |
|      out_h_1_reg_369     |    5   |
|       out_h_reg_135      |    5   |
|      out_w_1_reg_387     |    5   |
|       out_w_reg_146      |    5   |
| output_depth_read_reg_323|    6   |
|output_height_read_reg_318|    6   |
| output_width_read_reg_313|    6   |
|     phi_mul2_reg_123     |    9   |
|      phi_mul_reg_111     |    8   |
|     tmp1_cast_reg_374    |   12   |
|       tmp3_reg_379       |   14   |
|    tmp_1_cast_reg_328    |    8   |
|       tmp_2_reg_343      |   12   |
|    tmp_3_cast_reg_333    |    9   |
|    tmp_4_cast_reg_338    |   14   |
|       tmp_4_reg_397      |   14   |
+--------------------------+--------+
|           Total          |   195  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_111 |  p0  |   2  |   8  |   16   ||    9    |
| phi_mul2_reg_123 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   62   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   195  |   288  |
+-----------+--------+--------+--------+--------+
