; Assura generated file -- DO NOT EDIT --
; Do NOT rely on the content of this file, it may change.
;
2 filter reduce swap match
2 3 ( ( "nmos1v" "nmos1v" "MOS" 2 2 0 0) ( "pmos1v" "pmos1v" "MOS" 2 2 0 0) ( "nmos1v:SerMos2#1" "nmos1v:SerMos2#1" "MosBlk" 2 2 1 1) ( "pmos1v:SerMos2#1" "pmos1v:SerMos2#1" "MosBlk" 2 2 0 0))
1 2 ( ( "lab4_8bit_reg" "lab4_8bit_reg" "Cell" 3 3 0 0) ( "lab4_8bit_tristatebuffer" "lab4_8bit_tristatebuffer" "Cell" 5 5 0 0) ( "lab4_and" "lab4_and" "Cell" 1 1 0 0) ( "lab4_decoder" "lab4_decoder" "Cell" 1 1 0 0) ( "lab4_inv" "lab4_inv" "Cell" 1 1 0 0) ( "lab4_or" "lab4_or" "Cell" 1 1 0 0) ( "lab4_xor_8bit" "lab4_xor_8bit" "Cell" 1 1 0 0) ( "lab4_8bit_reg:Swap0" "lab4_8bit_reg:Swap0" "SwapBlk" 0 0 3 3) ( "lab4_8bit_reg:Swap1" "lab4_8bit_reg:Swap1" "SwapBlk" 0 0 24 24) ( "lab4_8bit_tristatebuffer:Swap0" "lab4_8bit_tristatebuffer:Swap0" "SwapBlk" 0 0 5 5) ( "lab4_8bit_tristatebuffer:Swap1" "lab4_8bit_tristatebuffer:Swap1" "SwapBlk" 0 0 40 40) ( "lab4_and:Swap0" "lab4_and:Swap0" "SwapBlk" 0 0 1 1) ( "lab4_and:Swap1" "lab4_and:Swap1" "SwapBlk" 0 0 8 8) ( "lab4_decoder:Swap0" "lab4_decoder:Swap0" "SwapBlk" 0 0 1 1) ( "lab4_decoder:Swap1" "lab4_decoder:Swap1" "SwapBlk" 0 0 2 2) ( "lab4_inv:Swap0" "lab4_inv:Swap0" "SwapBlk" 0 0 1 1) ( "lab4_inv:Swap1" "lab4_inv:Swap1" "SwapBlk" 0 0 8 8) ( "lab4_or:Swap0" "lab4_or:Swap0" "SwapBlk" 0 0 1 1) ( "lab4_or:Swap1" "lab4_or:Swap1" "SwapBlk" 0 0 7 7) ( "lab4_xor_8bit:Swap0" "lab4_xor_8bit:Swap0" "SwapBlk" 0 0 1 1) ( "lab4_xor_8bit:Swap1" "lab4_xor_8bit:Swap1" "SwapBlk" 0 0 8 8))
1 3 ( ( "nmos1v" "nmos1v" "MOS" 2 2 0 0) ( "pmos1v" "pmos1v" "MOS" 2 2 0 0) ( "nmos1v:SerMos2#1" "nmos1v:SerMos2#1" "MosBlk" 2 2 1 1) ( "pmos1v:SerMos2#1" "pmos1v:SerMos2#1" "MosBlk" 2 2 0 0) ( "lab1inv_narrow" "lab1inv_narrow" "Cell" 1 1 0 0) ( "lab3_dff_onecell" "lab3_dff_onecell" "Cell" 1 1 0 0) ( "lab4_2_input_nor" "lab4_2_input_nor" "Cell" 1 1 0 0) ( "lab4_8bit_reg" "lab4_8bit_reg" "Cell" 0 0 0 0) ( "lab4_8bit_tristatebuffer" "lab4_8bit_tristatebuffer" "Cell" 0 0 0 0) ( "lab4_adder_top" "lab4_adder_top" "Cell" 1 1 0 0) ( "lab4_and" "lab4_and" "Cell" 0 0 0 0) ( "lab4_decoder" "lab4_decoder" "Cell" 0 0 0 0) ( "lab4_inv" "lab4_inv" "Cell" 0 0 0 0) ( "lab4_or" "lab4_or" "Cell" 0 0 0 0) ( "lab4_xor_1bit" "lab4_xor_1bit" "Cell" 1 1 0 0) ( "lab4_xor_8bit" "lab4_xor_8bit" "Cell" 0 0 0 0) ( "lab4_8bit_reg:Swap0" "lab4_8bit_reg:Swap0" "SwapBlk" 3 3 0 0) ( "lab4_8bit_reg:Swap1" "lab4_8bit_reg:Swap1" "SwapBlk" 24 24 0 0) ( "lab4_8bit_tristatebuffer:Swap0" "lab4_8bit_tristatebuffer:Swap0" "SwapBlk" 5 5 0 0) ( "lab4_8bit_tristatebuffer:Swap1" "lab4_8bit_tristatebuffer:Swap1" "SwapBlk" 40 40 4 4) ( "lab4_and:Swap0" "lab4_and:Swap0" "SwapBlk" 1 1 0 0) ( "lab4_and:Swap1" "lab4_and:Swap1" "SwapBlk" 8 8 0 0) ( "lab4_decoder:Swap0" "lab4_decoder:Swap0" "SwapBlk" 1 1 0 0) ( "lab4_decoder:Swap1" "lab4_decoder:Swap1" "SwapBlk" 2 2 0 0) ( "lab4_inv:Swap0" "lab4_inv:Swap0" "SwapBlk" 1 1 0 0) ( "lab4_inv:Swap1" "lab4_inv:Swap1" "SwapBlk" 8 8 0 0) ( "lab4_or:Swap0" "lab4_or:Swap0" "SwapBlk" 1 1 0 0) ( "lab4_or:Swap1" "lab4_or:Swap1" "SwapBlk" 7 7 1 1) ( "lab4_xor_8bit:Swap0" "lab4_xor_8bit:Swap0" "SwapBlk" 1 1 0 0) ( "lab4_xor_8bit:Swap1" "lab4_xor_8bit:Swap1" "SwapBlk" 8 8 2 2))
