ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB134:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     /* USER CODE END WHILE */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11) == GPIO_PIN_SET)
 100:Core/Src/main.c ****     {
 101:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_SET);
 102:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 103:Core/Src/main.c ****      }
 104:Core/Src/main.c ****     else
 105:Core/Src/main.c ****     {
 106:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14 | GPIO_PIN_7, GPIO_PIN_RESET);
 107:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 108:Core/Src/main.c ****     }
 109:Core/Src/main.c **** }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     Error_Handler();
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 130:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 133:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 135:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     Error_Handler();
 140:Core/Src/main.c ****   }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief GPIO Initialization Function
 159:Core/Src/main.c ****   * @param None
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** static void MX_GPIO_Init(void)
 163:Core/Src/main.c **** {
  28              		.loc 1 163 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
 164:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 164 3 view .LVU1
  44              		.loc 1 164 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 167:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 167 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 167 3 view .LVU4
  54              		.loc 1 167 3 view .LVU5
  55 0010 234B     		ldr	r3, .L3
  56 0012 DA6C     		ldr	r2, [r3, #76]
  57 0014 42F01002 		orr	r2, r2, #16
  58 0018 DA64     		str	r2, [r3, #76]
  59              		.loc 1 167 3 view .LVU6
  60 001a DA6C     		ldr	r2, [r3, #76]
  61 001c 02F01002 		and	r2, r2, #16
  62 0020 0092     		str	r2, [sp]
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 5


  63              		.loc 1 167 3 view .LVU7
  64 0022 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 167 3 view .LVU8
 168:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  67              		.loc 1 168 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 168 3 view .LVU10
  70              		.loc 1 168 3 view .LVU11
  71 0024 DA6C     		ldr	r2, [r3, #76]
  72 0026 42F00202 		orr	r2, r2, #2
  73 002a DA64     		str	r2, [r3, #76]
  74              		.loc 1 168 3 view .LVU12
  75 002c DA6C     		ldr	r2, [r3, #76]
  76 002e 02F00202 		and	r2, r2, #2
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 168 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 168 3 view .LVU14
 169:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  82              		.loc 1 169 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 169 3 view .LVU16
  85              		.loc 1 169 3 view .LVU17
  86 0036 DA6C     		ldr	r2, [r3, #76]
  87 0038 42F00402 		orr	r2, r2, #4
  88 003c DA64     		str	r2, [r3, #76]
  89              		.loc 1 169 3 view .LVU18
  90 003e DB6C     		ldr	r3, [r3, #76]
  91 0040 03F00403 		and	r3, r3, #4
  92 0044 0293     		str	r3, [sp, #8]
  93              		.loc 1 169 3 view .LVU19
  94 0046 029B     		ldr	r3, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 169 3 view .LVU20
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 172:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
  97              		.loc 1 172 3 view .LVU21
  98 0048 164F     		ldr	r7, .L3+4
  99 004a 2246     		mov	r2, r4
 100 004c 4FF48141 		mov	r1, #16512
 101 0050 3846     		mov	r0, r7
 102 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL0:
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 175:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 104              		.loc 1 175 3 view .LVU22
 105 0056 144D     		ldr	r5, .L3+8
 106 0058 2246     		mov	r2, r4
 107 005a 8021     		movs	r1, #128
 108 005c 2846     		mov	r0, r5
 109 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
 176:Core/Src/main.c **** 
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 6


 177:Core/Src/main.c ****   /*Configure GPIO pin : PE11 */
 178:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 111              		.loc 1 178 3 view .LVU23
 112              		.loc 1 178 23 is_stmt 0 view .LVU24
 113 0062 4FF40063 		mov	r3, #2048
 114 0066 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 115              		.loc 1 179 3 is_stmt 1 view .LVU25
 116              		.loc 1 179 24 is_stmt 0 view .LVU26
 117 0068 0494     		str	r4, [sp, #16]
 180:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 118              		.loc 1 180 3 is_stmt 1 view .LVU27
 119              		.loc 1 180 24 is_stmt 0 view .LVU28
 120 006a 0594     		str	r4, [sp, #20]
 181:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 121              		.loc 1 181 3 is_stmt 1 view .LVU29
 122 006c 03A9     		add	r1, sp, #12
 123 006e 0F48     		ldr	r0, .L3+12
 124 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL2:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /*Configure GPIO pins : PB14 PB7 */
 184:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 126              		.loc 1 184 3 view .LVU30
 127              		.loc 1 184 23 is_stmt 0 view .LVU31
 128 0074 4FF48143 		mov	r3, #16512
 129 0078 0393     		str	r3, [sp, #12]
 185:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 130              		.loc 1 185 3 is_stmt 1 view .LVU32
 131              		.loc 1 185 24 is_stmt 0 view .LVU33
 132 007a 0126     		movs	r6, #1
 133 007c 0496     		str	r6, [sp, #16]
 186:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 186 3 is_stmt 1 view .LVU34
 135              		.loc 1 186 24 is_stmt 0 view .LVU35
 136 007e 0594     		str	r4, [sp, #20]
 187:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137              		.loc 1 187 3 is_stmt 1 view .LVU36
 138              		.loc 1 187 25 is_stmt 0 view .LVU37
 139 0080 0694     		str	r4, [sp, #24]
 188:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 140              		.loc 1 188 3 is_stmt 1 view .LVU38
 141 0082 03A9     		add	r1, sp, #12
 142 0084 3846     		mov	r0, r7
 143 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL3:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /*Configure GPIO pin : PC7 */
 191:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 145              		.loc 1 191 3 view .LVU39
 146              		.loc 1 191 23 is_stmt 0 view .LVU40
 147 008a 8023     		movs	r3, #128
 148 008c 0393     		str	r3, [sp, #12]
 192:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 149              		.loc 1 192 3 is_stmt 1 view .LVU41
 150              		.loc 1 192 24 is_stmt 0 view .LVU42
 151 008e 0496     		str	r6, [sp, #16]
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 7


 193:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 193 3 is_stmt 1 view .LVU43
 153              		.loc 1 193 24 is_stmt 0 view .LVU44
 154 0090 0594     		str	r4, [sp, #20]
 194:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 194 3 is_stmt 1 view .LVU45
 156              		.loc 1 194 25 is_stmt 0 view .LVU46
 157 0092 0694     		str	r4, [sp, #24]
 195:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 158              		.loc 1 195 3 is_stmt 1 view .LVU47
 159 0094 03A9     		add	r1, sp, #12
 160 0096 2846     		mov	r0, r5
 161 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL4:
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** }
 163              		.loc 1 197 1 is_stmt 0 view .LVU48
 164 009c 09B0     		add	sp, sp, #36
 165              	.LCFI2:
 166              		.cfi_def_cfa_offset 20
 167              		@ sp needed
 168 009e F0BD     		pop	{r4, r5, r6, r7, pc}
 169              	.L4:
 170              		.align	2
 171              	.L3:
 172 00a0 00100240 		.word	1073876992
 173 00a4 00040048 		.word	1207960576
 174 00a8 00080048 		.word	1207961600
 175 00ac 00100048 		.word	1207963648
 176              		.cfi_endproc
 177              	.LFE134:
 179              		.section	.text.Error_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	Error_Handler
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	Error_Handler:
 187              	.LFB135:
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /* USER CODE END 4 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 205:Core/Src/main.c ****   * @retval None
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c **** void Error_Handler(void)
 208:Core/Src/main.c **** {
 188              		.loc 1 208 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ Volatile: function does not return.
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 209:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 8


 210:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 211:Core/Src/main.c ****   __disable_irq();
 194              		.loc 1 211 3 view .LVU50
 195              	.LBB7:
 196              	.LBI7:
 197              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 9


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 10


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 11


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 198              		.loc 2 207 27 view .LVU51
 199              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 200              		.loc 2 209 3 view .LVU52
 201              		.syntax unified
 202              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 203 0000 72B6     		cpsid i
 204              	@ 0 "" 2
 205              		.thumb
 206              		.syntax unified
 207              	.L6:
 208              	.LBE8:
 209              	.LBE7:
 212:Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 12


 210              		.loc 1 212 3 discriminator 1 view .LVU53
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****   }
 211              		.loc 1 214 3 discriminator 1 view .LVU54
 212:Core/Src/main.c ****   while (1)
 212              		.loc 1 212 9 discriminator 1 view .LVU55
 213 0002 FEE7     		b	.L6
 214              		.cfi_endproc
 215              	.LFE135:
 217              		.section	.text.SystemClock_Config,"ax",%progbits
 218              		.align	1
 219              		.global	SystemClock_Config
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	SystemClock_Config:
 225              	.LFB133:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 226              		.loc 1 118 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 88
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230 0000 00B5     		push	{lr}
 231              	.LCFI3:
 232              		.cfi_def_cfa_offset 4
 233              		.cfi_offset 14, -4
 234 0002 97B0     		sub	sp, sp, #92
 235              	.LCFI4:
 236              		.cfi_def_cfa_offset 96
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 237              		.loc 1 119 3 view .LVU57
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 238              		.loc 1 119 22 is_stmt 0 view .LVU58
 239 0004 4422     		movs	r2, #68
 240 0006 0021     		movs	r1, #0
 241 0008 05A8     		add	r0, sp, #20
 242 000a FFF7FEFF 		bl	memset
 243              	.LVL5:
 120:Core/Src/main.c **** 
 244              		.loc 1 120 3 is_stmt 1 view .LVU59
 120:Core/Src/main.c **** 
 245              		.loc 1 120 22 is_stmt 0 view .LVU60
 246 000e 0023     		movs	r3, #0
 247 0010 0093     		str	r3, [sp]
 248 0012 0193     		str	r3, [sp, #4]
 249 0014 0293     		str	r3, [sp, #8]
 250 0016 0393     		str	r3, [sp, #12]
 251 0018 0493     		str	r3, [sp, #16]
 124:Core/Src/main.c ****   {
 252              		.loc 1 124 3 is_stmt 1 view .LVU61
 124:Core/Src/main.c ****   {
 253              		.loc 1 124 7 is_stmt 0 view .LVU62
 254 001a 4FF40070 		mov	r0, #512
 255 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 256              	.LVL6:
 124:Core/Src/main.c ****   {
 257              		.loc 1 124 6 view .LVU63
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 13


 258 0022 D0B9     		cbnz	r0, .L12
 132:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 259              		.loc 1 132 3 is_stmt 1 view .LVU64
 132:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 260              		.loc 1 132 36 is_stmt 0 view .LVU65
 261 0024 1023     		movs	r3, #16
 262 0026 0593     		str	r3, [sp, #20]
 133:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 263              		.loc 1 133 3 is_stmt 1 view .LVU66
 133:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 264              		.loc 1 133 30 is_stmt 0 view .LVU67
 265 0028 0123     		movs	r3, #1
 266 002a 0B93     		str	r3, [sp, #44]
 134:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 267              		.loc 1 134 3 is_stmt 1 view .LVU68
 134:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 268              		.loc 1 134 41 is_stmt 0 view .LVU69
 269 002c 0023     		movs	r3, #0
 270 002e 0C93     		str	r3, [sp, #48]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 271              		.loc 1 135 3 is_stmt 1 view .LVU70
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 272              		.loc 1 135 35 is_stmt 0 view .LVU71
 273 0030 6022     		movs	r2, #96
 274 0032 0D92     		str	r2, [sp, #52]
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 275              		.loc 1 136 3 is_stmt 1 view .LVU72
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 276              		.loc 1 136 34 is_stmt 0 view .LVU73
 277 0034 0F93     		str	r3, [sp, #60]
 137:Core/Src/main.c ****   {
 278              		.loc 1 137 3 is_stmt 1 view .LVU74
 137:Core/Src/main.c ****   {
 279              		.loc 1 137 7 is_stmt 0 view .LVU75
 280 0036 05A8     		add	r0, sp, #20
 281 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 282              	.LVL7:
 137:Core/Src/main.c ****   {
 283              		.loc 1 137 6 view .LVU76
 284 003c 78B9     		cbnz	r0, .L13
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 285              		.loc 1 144 3 is_stmt 1 view .LVU77
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 286              		.loc 1 144 31 is_stmt 0 view .LVU78
 287 003e 0F23     		movs	r3, #15
 288 0040 0093     		str	r3, [sp]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 289              		.loc 1 146 3 is_stmt 1 view .LVU79
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 290              		.loc 1 146 34 is_stmt 0 view .LVU80
 291 0042 0021     		movs	r1, #0
 292 0044 0191     		str	r1, [sp, #4]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 293              		.loc 1 147 3 is_stmt 1 view .LVU81
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 294              		.loc 1 147 35 is_stmt 0 view .LVU82
 295 0046 0291     		str	r1, [sp, #8]
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 14


 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 296              		.loc 1 148 3 is_stmt 1 view .LVU83
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 297              		.loc 1 148 36 is_stmt 0 view .LVU84
 298 0048 0391     		str	r1, [sp, #12]
 149:Core/Src/main.c **** 
 299              		.loc 1 149 3 is_stmt 1 view .LVU85
 149:Core/Src/main.c **** 
 300              		.loc 1 149 36 is_stmt 0 view .LVU86
 301 004a 0491     		str	r1, [sp, #16]
 151:Core/Src/main.c ****   {
 302              		.loc 1 151 3 is_stmt 1 view .LVU87
 151:Core/Src/main.c ****   {
 303              		.loc 1 151 7 is_stmt 0 view .LVU88
 304 004c 6846     		mov	r0, sp
 305 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 306              	.LVL8:
 151:Core/Src/main.c ****   {
 307              		.loc 1 151 6 view .LVU89
 308 0052 30B9     		cbnz	r0, .L14
 155:Core/Src/main.c **** 
 309              		.loc 1 155 1 view .LVU90
 310 0054 17B0     		add	sp, sp, #92
 311              	.LCFI5:
 312              		.cfi_remember_state
 313              		.cfi_def_cfa_offset 4
 314              		@ sp needed
 315 0056 5DF804FB 		ldr	pc, [sp], #4
 316              	.L12:
 317              	.LCFI6:
 318              		.cfi_restore_state
 126:Core/Src/main.c ****   }
 319              		.loc 1 126 5 is_stmt 1 view .LVU91
 320 005a FFF7FEFF 		bl	Error_Handler
 321              	.LVL9:
 322              	.L13:
 139:Core/Src/main.c ****   }
 323              		.loc 1 139 5 view .LVU92
 324 005e FFF7FEFF 		bl	Error_Handler
 325              	.LVL10:
 326              	.L14:
 153:Core/Src/main.c ****   }
 327              		.loc 1 153 5 view .LVU93
 328 0062 FFF7FEFF 		bl	Error_Handler
 329              	.LVL11:
 330              		.cfi_endproc
 331              	.LFE133:
 333              		.section	.text.main,"ax",%progbits
 334              		.align	1
 335              		.global	main
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 340              	main:
 341              	.LFB132:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 342              		.loc 1 64 1 view -0
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 15


 343              		.cfi_startproc
 344              		@ Volatile: function does not return.
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347 0000 08B5     		push	{r3, lr}
 348              	.LCFI7:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 3, -8
 351              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 352              		.loc 1 72 3 view .LVU95
 353 0002 FFF7FEFF 		bl	HAL_Init
 354              	.LVL12:
  79:Core/Src/main.c **** 
 355              		.loc 1 79 3 view .LVU96
 356 0006 FFF7FEFF 		bl	SystemClock_Config
 357              	.LVL13:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 358              		.loc 1 86 3 view .LVU97
 359 000a FFF7FEFF 		bl	MX_GPIO_Init
 360              	.LVL14:
 361 000e 0AE0     		b	.L16
 362              	.L20:
 101:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 363              		.loc 1 101 7 view .LVU98
 364 0010 0122     		movs	r2, #1
 365 0012 4FF48141 		mov	r1, #16512
 366 0016 0D48     		ldr	r0, .L21
 367 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 368              	.LVL15:
 102:Core/Src/main.c ****      }
 369              		.loc 1 102 7 view .LVU99
 370 001c 0122     		movs	r2, #1
 371 001e 8021     		movs	r1, #128
 372 0020 0B48     		ldr	r0, .L21+4
 373 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 374              	.LVL16:
 375              	.L16:
  93:Core/Src/main.c ****   {
 376              		.loc 1 93 3 view .LVU100
  99:Core/Src/main.c ****     {
 377              		.loc 1 99 5 view .LVU101
  99:Core/Src/main.c ****     {
 378              		.loc 1 99 8 is_stmt 0 view .LVU102
 379 0026 4FF40061 		mov	r1, #2048
 380 002a 0A48     		ldr	r0, .L21+8
 381 002c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 382              	.LVL17:
  99:Core/Src/main.c ****     {
 383              		.loc 1 99 7 view .LVU103
 384 0030 0128     		cmp	r0, #1
 385 0032 EDD0     		beq	.L20
 106:Core/Src/main.c ****       HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 386              		.loc 1 106 7 is_stmt 1 view .LVU104
 387 0034 0022     		movs	r2, #0
 388 0036 4FF48141 		mov	r1, #16512
 389 003a 0448     		ldr	r0, .L21
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 16


 390 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 391              	.LVL18:
 107:Core/Src/main.c ****     }
 392              		.loc 1 107 7 view .LVU105
 393 0040 0022     		movs	r2, #0
 394 0042 8021     		movs	r1, #128
 395 0044 0248     		ldr	r0, .L21+4
 396 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 397              	.LVL19:
 398 004a ECE7     		b	.L16
 399              	.L22:
 400              		.align	2
 401              	.L21:
 402 004c 00040048 		.word	1207960576
 403 0050 00080048 		.word	1207961600
 404 0054 00100048 		.word	1207963648
 405              		.cfi_endproc
 406              	.LFE132:
 408              		.text
 409              	.Letext0:
 410              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 411              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 412              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 413              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 414              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 415              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 416              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 417              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 418              		.file 11 "<built-in>"
ARM GAS  C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:172    .text.MX_GPIO_Init:000000a0 $d
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:180    .text.Error_Handler:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:186    .text.Error_Handler:00000000 Error_Handler
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:218    .text.SystemClock_Config:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:224    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:334    .text.main:00000000 $t
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:340    .text.main:00000000 main
C:\Users\lalbo\AppData\Local\Temp\cc4YPV7d.s:402    .text.main:0000004c $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
