WARNING | 2018-07-07 18:48:59,611 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
vpabsd_ymm_ymm.exe
IRSB {
   t0:Ity_V256 t1:Ity_V128 t2:Ity_V128 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I64 t12:Ity_I64 t13:Ity_I64 t14:Ity_I64 t15:Ity_I64 t16:Ity_I64 t17:Ity_V128 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64 t22:Ity_I64 t23:Ity_I64 t24:Ity_I64 t25:Ity_I64 t26:Ity_I64 t27:Ity_I64 t28:Ity_I64 t29:Ity_I64 t30:Ity_I64 t31:Ity_I64 t32:Ity_V128 t33:Ity_V256 t34:Ity_I64 t35:Ity_I64 t36:Ity_I64 t37:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:V256(ymm2)
   02 | t1 = V256toV128_1(t0)
   03 | t2 = V256toV128_0(t0)
   04 | t3 = V128HIto64(t2)
   05 | t4 = V128to64(t2)
   06 | t5 = SarN32x2(t4,0x1f)
   07 | t6 = Not64(t5)
   08 | t7 = Sub32x2(0x0000000000000000,t4)
   09 | t8 = And64(t7,t5)
   10 | t9 = And64(t4,t6)
   11 | t10 = Or64(t9,t8)
   12 | t11 = SarN32x2(t3,0x1f)
   13 | t12 = Not64(t11)
   14 | t13 = Sub32x2(0x0000000000000000,t3)
   15 | t14 = And64(t13,t11)
   16 | t15 = And64(t3,t12)
   17 | t16 = Or64(t15,t14)
   18 | t17 = 64HLtoV128(t16,t10)
   19 | t18 = V128HIto64(t1)
   20 | t19 = V128to64(t1)
   21 | t20 = SarN32x2(t19,0x1f)
   22 | t21 = Not64(t20)
   23 | t22 = Sub32x2(0x0000000000000000,t19)
   24 | t23 = And64(t22,t20)
   25 | t24 = And64(t19,t21)
   26 | t25 = Or64(t24,t23)
   27 | t26 = SarN32x2(t18,0x1f)
   28 | t27 = Not64(t26)
   29 | t28 = Sub32x2(0x0000000000000000,t18)
   30 | t29 = And64(t28,t26)
   31 | t30 = And64(t18,t27)
   32 | t31 = Or64(t30,t29)
   33 | t32 = 64HLtoV128(t31,t25)
   34 | t33 = V128HLtoV256(t32,t17)
   35 | PUT(ymm1) = t33
   36 | PUT(pc) = 0x000000000040007d
   37 | ------ IMark(0x40007d, 1, 0) ------
   38 | t34 = GET:I64(rsp)
   39 | t35 = LDle:I64(t34)
   40 | t36 = Add64(t34,0x0000000000000008)
   41 | PUT(rsp) = t36
   42 | t37 = Sub64(t36,0x0000000000000080)
   43 | ====== AbiHint(0xt37, 128, t35) ======
   NEXT: PUT(rip) = t35; Ijk_Ret
}
