<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z045_1" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/NV_nvdla_wrapper_0_dla_intr"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="BE177176557E59FEACE2FE04795A2B22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/tdc_bank_0_data_o[31]"/>
        <net name="design_1_i/tdc_bank_0_data_o[30]"/>
        <net name="design_1_i/tdc_bank_0_data_o[29]"/>
        <net name="design_1_i/tdc_bank_0_data_o[28]"/>
        <net name="design_1_i/tdc_bank_0_data_o[27]"/>
        <net name="design_1_i/tdc_bank_0_data_o[26]"/>
        <net name="design_1_i/tdc_bank_0_data_o[25]"/>
        <net name="design_1_i/tdc_bank_0_data_o[24]"/>
        <net name="design_1_i/tdc_bank_0_data_o[23]"/>
        <net name="design_1_i/tdc_bank_0_data_o[22]"/>
        <net name="design_1_i/tdc_bank_0_data_o[21]"/>
        <net name="design_1_i/tdc_bank_0_data_o[20]"/>
        <net name="design_1_i/tdc_bank_0_data_o[19]"/>
        <net name="design_1_i/tdc_bank_0_data_o[18]"/>
        <net name="design_1_i/tdc_bank_0_data_o[17]"/>
        <net name="design_1_i/tdc_bank_0_data_o[16]"/>
        <net name="design_1_i/tdc_bank_0_data_o[15]"/>
        <net name="design_1_i/tdc_bank_0_data_o[14]"/>
        <net name="design_1_i/tdc_bank_0_data_o[13]"/>
        <net name="design_1_i/tdc_bank_0_data_o[12]"/>
        <net name="design_1_i/tdc_bank_0_data_o[11]"/>
        <net name="design_1_i/tdc_bank_0_data_o[10]"/>
        <net name="design_1_i/tdc_bank_0_data_o[9]"/>
        <net name="design_1_i/tdc_bank_0_data_o[8]"/>
        <net name="design_1_i/tdc_bank_0_data_o[7]"/>
        <net name="design_1_i/tdc_bank_0_data_o[6]"/>
        <net name="design_1_i/tdc_bank_0_data_o[5]"/>
        <net name="design_1_i/tdc_bank_0_data_o[4]"/>
        <net name="design_1_i/tdc_bank_0_data_o[3]"/>
        <net name="design_1_i/tdc_bank_0_data_o[2]"/>
        <net name="design_1_i/tdc_bank_0_data_o[1]"/>
        <net name="design_1_i/tdc_bank_0_data_o[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
