------------------------------------------------------------------------------------------------
| Report   :  timing summary
| Design   :  fpgaTop
| Part     :  Device=7k325t  Package=ffg900  Speed=-1 (PRELIMINARY 1.06 2012-07-13)
| Version  :  Vivado v2012.2.1 (64-bit)  Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
| Date     :  Tue Sep 25 14:23:04 2012
| Command  :  report_timing_summary -file fpgaTop_timing_summary_routed.rpt
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Constraints Type                           :  XDC
  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 21 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with multiple clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 clock sets for which periods were not expandable.

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints     WPWS(ns)     TPWS(ns)  Failing Endpoints  
    -------      -------  -----------------      -------      -------  -----------------     --------     --------  -----------------  
     -1.948     -194.172                232        0.070        0.000                  0        1.590        0.000                  0  


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
GMII_GTX_CLK  {0.000 4.000}        8.000           125.000         
GMII_RX_CLK   {0.000 4.000}        8.000           125.000         
sys0_clkp     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints     WPWS(ns)     TPWS(ns)  Failing Endpoints  
-----             -------      -------  -----------------      -------      -------  -----------------     --------     --------  -----------------  
GMII_GTX_CLK        2.641        0.000                  0        0.085        0.000                  0        3.090        0.000                  0  
GMII_RX_CLK         0.356        0.000                  0        0.070        0.000                  0        3.090        0.000                  0  
sys0_clkp          -0.246      -14.970                121        0.074        0.000                  0        1.590        0.000                  0  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints
----------    --------          -------      -------  -----------------      -------      -------  -----------------
GMII_RX_CLK   GMII_GTX_CLK        4.017        0.000                  0        0.699        0.000                  0  
sys0_clkp     GMII_GTX_CLK       -1.948     -148.105                 89        0.131        0.000                  0  
GMII_GTX_CLK  GMII_RX_CLK         4.076        0.000                  0        0.246        0.000                  0  
GMII_GTX_CLK  sys0_clkp                                                        0.227        0.000                  0  


------------------------------------------------------------------------------------------------
| Path Group Table
| ----------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints
----------         ----------         --------               -------      -------  -----------------      -------      -------  -----------------
**async_default**  GMII_GTX_CLK       GMII_GTX_CLK             3.495        0.000                  0        1.216        0.000                  0  
**async_default**  GMII_RX_CLK        GMII_GTX_CLK             4.138        0.000                  0        1.106        0.000                  0  
**async_default**  sys0_clkp          GMII_GTX_CLK            -1.637      -30.917                 21        0.436        0.000                  0  
**async_default**  GMII_GTX_CLK       GMII_RX_CLK              1.147        0.000                  0        1.418        0.000                  0  
**async_default**  GMII_RX_CLK        GMII_RX_CLK              3.738        0.000                  0        1.605        0.000                  0  
**async_default**  GMII_GTX_CLK       sys0_clkp                                                             0.903        0.000                  0  
**async_default**  sys0_clkp          sys0_clkp               -0.181       -0.181                  1        0.539        0.000                  0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.641ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/R
                            (rising edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.251ns  (logic 1.061ns (20.206%)  route 4.190ns (79.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.573     5.602    ftop/gbe/qbgmac/gmac/txRS_txRst/sys1_clk$O
    SLICE_X50Y130                                                     r  ftop/gbe/qbgmac/gmac/txRS_txRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.308     5.910 r  ftop/gbe/qbgmac/gmac/txRS_txRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.240     6.150    ftop/gbe/qbgmac/gmac/txRS_txRst/txRS_txRst$OUT_RST_N
    SLICE_X51Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.203 r  ftop/gbe/qbgmac/gmac/txRS_txRst/i_3557_2092/O
                         net (fo=70, routed)          3.950    10.153    ftop/gbe/qbgmac/gmac/txRS_iobTxErr_reset$RESET_OUT
    OLOGIC_X0Y183                                                     r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/R
    OLOGIC_X0Y183        ODDR (Setup_oddr_C_R)        0.700    10.853    ftop/gbe/qbgmac/gmac/txRS_iobTxData_7
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.490    12.377    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y183                                                     r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/C
                         clock pessimism              1.152    13.529    
                         clock uncertainty           -0.035    13.494    
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  2.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns
  Source:                 ftop/gbe/qbgmac/rxfun_outF/data1_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxfun_outF/data0_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.096ns  (logic 0.041ns (42.583%)  route 0.055ns (57.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.634     1.642    ftop/gbe/qbgmac/rxfun_outF/sys1_clk$O
    SLICE_X21Y129                                                     r  ftop/gbe/qbgmac/rxfun_outF/data1_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.100     1.742 r  ftop/gbe/qbgmac/rxfun_outF/data1_reg_reg[25]/Q
                         net (fo=1, routed)           0.055     1.797    ftop/gbe/qbgmac/rxfun_outF/data1_reg[25]
    SLICE_X20Y129        LUT5 (Prop_lut5_I1_O)        0.028     1.825 r  ftop/gbe/qbgmac/rxfun_outF/i_1133_2419/O
                         net (fo=1, routed)           0.000     1.825    ftop/gbe/qbgmac/rxfun_outF/n_3557_i_1133_2419
    SLICE_X20Y129                                                     r  ftop/gbe/qbgmac/rxfun_outF/data0_reg_reg[25]/D
    SLICE_X20Y129        FDCE (Hold_fdce_C_D)        -0.087     1.738    ftop/gbe/qbgmac/rxfun_outF/data0_reg_reg[25]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.853     2.196    ftop/gbe/qbgmac/rxfun_outF/sys1_clk$O
    SLICE_X20Y129                                                     r  ftop/gbe/qbgmac/rxfun_outF/data0_reg_reg[25]/C
                         clock pessimism             -0.543     1.653    
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_GTX_CLK
Waveform:           { 0 4 }
Sources:            { sys1_clkp }

Check Type        Cell Pin    Required  Actual  Slack  Location        Netlist Pin
Min Period        BUFG/I      1.600     8.000   6.400  BUFGCTRL_X0Y16  ftop/sys1_clk/I
Low  Pulse Width  RAMD32/CLK  0.910     4.000   3.090  SLICE_X38Y132   ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMA/CLK


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns
  Source:                 gmii_rx_dv
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.534ns  (logic 1.459ns (26.360%)  route 4.075ns (73.640%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  gmii_rx_dv
                         net (fo=0)                   0.000     5.500    gmii_rx_dv
    R28                  IBUF (Prop_ibuf_I_O)         1.425     6.925 r  gmii_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           4.075    11.000    ftop/gbe/qbgmac/gmac/gmii_rx_dv_IBUF
    SLICE_X36Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg/D
    SLICE_X36Y123        FDRE (Setup_fdre_C_D)        0.034    11.034    ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.686    11.425    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X36Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg/C
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.035    11.390    
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.080ns  (logic -0.141ns (-177.206%)  route 0.221ns (277.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.302     1.514    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X23Y122                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDCE (Prop_fdce_C_Q)         0.100     1.614 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/Q
                         net (fo=18, routed)          0.221     1.835    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/ADDRD2
    SLICE_X22Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/WADR2
    SLICE_X22Y123        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                     -0.241     1.594    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.338     1.820    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X22Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.296     1.524    
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform:           { 0 4 }
Sources:            { gmii_rx_clk }

Check Type         Cell Pin    Required  Actual  Slack  Location       Netlist Pin
Min Period         BUFR/I      2.221     8.000   5.779  BUFR_X0Y9      ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
High  Pulse Width  RAMD32/CLK  0.910     4.000   3.090  SLICE_X22Y123  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK


---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :          121  Failing Endpoints,  Worst Slack       -0.246ns,  Total Violation      -14.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.246ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_lastConfigAddr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.832ns  (logic 0.689ns (14.259%)  route 4.143ns (85.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.650     5.381    ftop/sys0_rst/sys0_clk$O
    SLICE_X41Y138                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDCE (Prop_fdce_C_Q)         0.269     5.650 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.547     6.196    ftop/sys0_rst/Q[0]
    SLICE_X41Y139        LUT1 (Prop_lut1_I0_O)        0.053     6.249 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.596     9.846    ftop/cp/I1
    SLICE_X51Y174                                                     r  ftop/cp/wci_lastConfigAddr_reg[10]/R
    SLICE_X51Y174        FDRE (Setup_fdre_C_R)        0.367    10.213    ftop/cp/wci_lastConfigAddr_reg[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.261     9.750    ftop/cp/sys0_clk$O
    SLICE_X51Y174                                                     r  ftop/cp/wci_lastConfigAddr_reg[10]/C
                         clock pessimism              0.251    10.002    
                         clock uncertainty           -0.035     9.966    
  -------------------------------------------------------------------
                         required time                          9.966    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 -0.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns
  Source:                 ftop/gbe/qbgmac/txF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.103ns  (logic -0.197ns (-191.135%)  route 0.300ns (291.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.631     2.128    ftop/gbe/qbgmac/txF/sys0_clk$O
    SLICE_X39Y143                                                     r  ftop/gbe/qbgmac/txF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDCE (Prop_fdce_C_Q)         0.100     2.228 r  ftop/gbe/qbgmac/txF/sGEnqPtr_reg[0]/Q
                         net (fo=56, routed)          0.300     2.529    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/ADDRD0
    SLICE_X42Y142                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA/WADR0
    SLICE_X42Y142        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                     -0.297     2.232    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.848     2.502    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X42Y142                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.344     2.157    
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys0_clkp
Waveform:           { 0 2.5 }
Sources:            { sys0_clkp }

Check Type        Cell Pin            Required  Actual  Slack  Location       Netlist Pin
Min Period        RAMB36E1/CLKARDCLK  2.183     5.000   2.817  RAMB36_X1Y35   ftop/cp/rom_memory/RAM_reg/CLKARDCLK
Low  Pulse Width  RAMD32/CLK          0.910     2.500   1.590  SLICE_X38Y177  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_12_17/RAMA/CLK


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.017ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.654ns  (logic 0.566ns (12.162%)  route 4.088ns (87.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.727     3.723    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X36Y126                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.269     3.992 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           2.948     6.940    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X21Y122        LUT6 (Prop_lut6_I5_O)        0.053     6.993 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.140     8.133    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X21Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/CE
    SLICE_X21Y123        FDCE (Setup_fdce_C_CE)       0.244     8.377    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.542    12.429    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X21Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/C
                         clock pessimism              0.000    12.429    
                         clock uncertainty           -0.035    12.394    
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        2.993ns  (logic 0.492ns (16.436%)  route 2.501ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.680     3.419    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X22Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.683     4.102 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           2.501     6.604    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[3]
    SLICE_X20Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/D
    SLICE_X20Y123        FDCE (Hold_fdce_C_D)        -0.191     6.413    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X20Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.413    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  GMII_GTX_CLK

Setup :           89  Failing Endpoints,  Worst Slack       -1.948ns,  Total Violation     -148.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.948ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.961ns  (logic 0.566ns (28.866%)  route 1.395ns (71.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.650    20.381    ftop/sys0_rst/sys0_clk$O
    SLICE_X41Y138                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDCE (Prop_fdce_C_Q)         0.269    20.650 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.517    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X40Y139        LUT6 (Prop_lut6_I5_O)        0.053    21.570 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.528    22.097    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X39Y139                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[13]/CE
    SLICE_X39Y139        FDCE (Setup_fdce_C_CE)       0.244    22.341    ftop/gbe/qbgmac/txF/dDoutReg_reg[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.542    20.429    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X39Y139                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[13]/C
                         clock pessimism              0.000    20.429    
                         clock uncertainty           -0.035    20.394    
  -------------------------------------------------------------------
                         required time                         20.394    
                         arrival time                         -22.341    
  -------------------------------------------------------------------
                         slack                                 -1.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.819ns  (logic 0.618ns (75.414%)  route 0.201ns (24.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.681ns
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.539     5.028    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X42Y141                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y141        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.686     5.714 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.201     5.916    ftop/gbe/qbgmac/txF/p_0_out__2[28]
    SLICE_X43Y140                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[28]/D
    SLICE_X43Y140        FDCE (Hold_fdce_C_D)        -0.068     5.848    ftop/gbe/qbgmac/txF/dDoutReg_reg[28]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.652     5.681    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X43Y140                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[28]/C
                         clock pessimism              0.000     5.681    
                         clock uncertainty            0.035     5.716    
  -------------------------------------------------------------------
                         required time                         -5.716    
                         arrival time                           5.848    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.076ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        1.629ns  (logic 0.314ns (19.276%)  route 1.315ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        -2.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X21Y122                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDCE (Prop_fdce_C_Q)         0.269     5.948 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/Q
                         net (fo=14, routed)          1.315     7.263    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[0]
    SLICE_X23Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
    SLICE_X23Y123        FDCE (Setup_fdce_C_D)        0.045     7.308    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.680    11.419    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X23Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/C
                         clock pessimism              0.000    11.419    
                         clock uncertainty           -0.035    11.384    
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  4.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.479ns  (logic 0.060ns (12.522%)  route 0.419ns (87.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txOperateS/sys1_clk$O
    SLICE_X48Y136                                                     r  ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.100     1.734 r  ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/Q
                         net (fo=2, routed)           0.419     2.153    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/I1
    SLICE_X48Y129                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
    SLICE_X48Y129        FDCE (Hold_fdce_C_D)        -0.040     2.113    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.350     1.832    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X48Y129                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.832    
                         clock uncertainty            0.035     1.868    
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_GTX_CLK
  To Clock:  sys0_clkp

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.123ns  (logic 0.342ns (30.443%)  route 0.781ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.625     1.633    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X38Y130                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374     2.007 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.781     2.789    ftop/gbe/qbgmac/rxF/p_0_out__1[1]
    SLICE_X39Y130                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[1]/D
    SLICE_X39Y130        FDCE (Hold_fdce_C_D)        -0.032     2.757    ftop/gbe/qbgmac/rxF/dDoutReg_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.841     2.495    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X39Y130                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[1]/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.035     2.530    
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.495ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.554ns  (logic 0.577ns (12.671%)  route 3.977ns (87.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.456     5.485    ftop/sys1_rst/sys1_clk$O
    SLICE_X48Y151                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDCE (Prop_fdce_C_Q)         0.269     5.754 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          2.144     7.898    ftop/sys1_rst/O1
    SLICE_X58Y129        LUT1 (Prop_lut1_I0_O)        0.053     7.951 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.833     9.784    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X40Y126                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]/CLR
    SLICE_X40Y126        FDCE (Recov_fdce_C_CLR)      0.255    10.039    ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.530    12.417    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X40Y126                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]/C
                         clock pessimism              1.152    13.569    
                         clock uncertainty           -0.035    13.534    
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  3.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dNotEmptyReg_reg/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.435ns  (logic 0.178ns (12.401%)  route 1.257ns (87.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.579     1.587    ftop/sys1_rst/sys1_clk$O
    SLICE_X48Y151                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDCE (Prop_fdce_C_Q)         0.100     1.687 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          1.036     2.723    ftop/sys1_rst/O1
    SLICE_X58Y129        LUT1 (Prop_lut1_I0_O)        0.028     2.751 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.221     2.973    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X52Y129                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dNotEmptyReg_reg/CLR
    SLICE_X52Y129        FDCE (Remov_fdce_C_CLR)      0.050     3.023    ftop/gbe/qbgmac/gmac/txRS_txF/dNotEmptyReg_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.806     2.149    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X52Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dNotEmptyReg_reg/C
                         clock pessimism             -0.343     1.806    
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  1.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.535ns  (logic 0.577ns (12.724%)  route 3.958ns (87.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.727     3.723    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X36Y126                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.269     3.992 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           2.645     6.637    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X20Y122        LUT1 (Prop_lut1_I0_O)        0.053     6.690 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.312     8.003    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X23Y120                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/CLR
    SLICE_X23Y120        FDCE (Recov_fdce_C_CLR)      0.255     8.258    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.544    12.431    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X23Y120                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/C
                         clock pessimism              0.000    12.431    
                         clock uncertainty           -0.035    12.396    
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.395ns  (logic 0.373ns (10.986%)  route 3.022ns (89.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.679ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.686     3.425    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X36Y126                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.216     3.641 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           2.213     5.855    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X20Y122        LUT1 (Prop_lut1_I0_O)        0.042     5.897 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.809     6.705    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X20Y122                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]/CLR
    SLICE_X20Y122        FDCE (Remov_fdce_C_CLR)      0.115     6.820    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X20Y122                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]/C
                         clock pessimism              0.000     5.679    
                         clock uncertainty            0.035     5.714    
  -------------------------------------------------------------------
                         required time                         -5.714    
                         arrival time                           6.820    
  -------------------------------------------------------------------
                         slack                                  1.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  GMII_GTX_CLK

Setup :           21  Failing Endpoints,  Worst Slack       -1.637ns,  Total Violation      -30.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.637ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dNotEmptyReg_reg/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.647ns  (logic 0.577ns (35.042%)  route 1.070ns (64.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.650    20.381    ftop/sys0_rst/sys0_clk$O
    SLICE_X41Y138                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDCE (Prop_fdce_C_Q)         0.269    20.650 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.547    21.196    ftop/sys0_rst/Q[0]
    SLICE_X41Y139        LUT1 (Prop_lut1_I0_O)        0.053    21.249 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.523    21.772    ftop/gbe/qbgmac/txF/I1
    SLICE_X48Y139                                                     f  ftop/gbe/qbgmac/txF/dNotEmptyReg_reg/CLR
    SLICE_X48Y139        FDCE (Recov_fdce_C_CLR)      0.255    22.027    ftop/gbe/qbgmac/txF/dNotEmptyReg_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.538    20.425    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X48Y139                                                     r  ftop/gbe/qbgmac/txF/dNotEmptyReg_reg/C
                         clock pessimism              0.000    20.425    
                         clock uncertainty           -0.035    20.390    
  -------------------------------------------------------------------
                         required time                         20.390    
                         arrival time                         -22.027    
  -------------------------------------------------------------------
                         slack                                 -1.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.125ns  (logic 0.407ns (36.168%)  route 0.718ns (63.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.682ns
    Source Clock Delay      (SCD):    5.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.539     5.028    ftop/sys0_rst/sys0_clk$O
    SLICE_X41Y138                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDCE (Prop_fdce_C_Q)         0.216     5.244 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.455     5.699    ftop/sys0_rst/Q[0]
    SLICE_X41Y139        LUT1 (Prop_lut1_I0_O)        0.042     5.741 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.264     6.005    ftop/gbe/qbgmac/txF/I1
    SLICE_X40Y140                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]/CLR
    SLICE_X40Y140        FDCE (Remov_fdce_C_CLR)      0.149     6.154    ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.653     5.682    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X40Y140                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]/C
                         clock pessimism              0.000     5.682    
                         clock uncertainty            0.035     5.717    
  -------------------------------------------------------------------
                         required time                         -5.717    
                         arrival time                           6.154    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.758ns  (logic 0.577ns (12.127%)  route 4.181ns (87.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.456     5.485    ftop/sys1_rst/sys1_clk$O
    SLICE_X48Y151                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDCE (Prop_fdce_C_Q)         0.269     5.754 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          2.144     7.898    ftop/sys1_rst/O1
    SLICE_X58Y129        LUT1 (Prop_lut1_I0_O)        0.053     7.951 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.037     9.988    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I6[0]
    SLICE_X36Y126                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
    SLICE_X36Y126        FDCE (Recov_fdce_C_CLR)      0.255    10.243    ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.686    11.425    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X36Y126                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/C
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.035    11.390    
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.699ns  (logic 0.197ns (11.598%)  route 1.502ns (88.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.579     1.587    ftop/sys1_rst/sys1_clk$O
    SLICE_X48Y151                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDCE (Prop_fdce_C_Q)         0.100     1.687 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          1.036     2.723    ftop/sys1_rst/O1
    SLICE_X58Y129        LUT1 (Prop_lut1_I0_O)        0.028     2.751 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.465     3.217    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/SR[0]
    SLICE_X48Y129                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
    SLICE_X48Y129        FDCE (Remov_fdce_C_CLR)      0.069     3.286    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.350     1.832    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X48Y129                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.832    
                         clock uncertainty            0.035     1.868    
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  1.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.738ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.179ns  (logic 0.577ns (13.806%)  route 3.602ns (86.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.727     3.723    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X36Y126                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.269     3.992 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           2.645     6.637    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X20Y122        LUT1 (Prop_lut1_I0_O)        0.053     6.690 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.957     7.648    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X23Y123                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/CLR
    SLICE_X23Y123        FDCE (Recov_fdce_C_CLR)      0.255     7.903    ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.680    11.419    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X23Y123                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/C
                         clock pessimism              0.257    11.676    
                         clock uncertainty           -0.035    11.641    
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  3.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.637ns  (logic 0.197ns (12.031%)  route 1.440ns (87.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.308     1.520    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X36Y126                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.100     1.620 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.267     2.888    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X20Y122        LUT1 (Prop_lut1_I0_O)        0.028     2.916 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.173     3.089    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X21Y121                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]/CLR
    SLICE_X21Y121        FDCE (Remov_fdce_C_CLR)      0.069     3.158    ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.340     1.822    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X21Y121                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]/C
                         clock pessimism             -0.270     1.552    
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.605    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_GTX_CLK
  To Clock:  sys0_clkp

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :            0  Failing Endpoints,  Worst Slack        0.903ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.903ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.837ns  (logic 0.178ns (9.691%)  route 1.659ns (90.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.579     1.587    ftop/sys1_rst/sys1_clk$O
    SLICE_X48Y151                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y151        FDCE (Prop_fdce_C_Q)         0.100     1.687 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          1.036     2.723    ftop/sys1_rst/O1
    SLICE_X58Y129        LUT1 (Prop_lut1_I0_O)        0.028     2.751 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.623     3.374    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X46Y126                                                     f  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]/CLR
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)      0.050     3.424    ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.832     2.486    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X46Y126                                                     r  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]/C
                         clock pessimism              0.000     2.486    
                         clock uncertainty            0.035     2.521    
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.903    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :            1  Failing Endpoint ,  Worst Slack       -0.181ns,  Total Violation       -0.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.181ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rst_reg/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.767ns  (logic 0.577ns (12.104%)  route 4.190ns (87.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    5.381ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.650     5.381    ftop/sys0_rst/sys0_clk$O
    SLICE_X41Y138                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDCE (Prop_fdce_C_Q)         0.269     5.650 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.547     6.196    ftop/sys0_rst/Q[0]
    SLICE_X41Y139        LUT1 (Prop_lut1_I0_O)        0.053     6.249 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.644     9.893    ftop/cp/wci_mReset_1/I1
    SLICE_X53Y175                                                     f  ftop/cp/wci_mReset_1/rst_reg/CLR
    SLICE_X53Y175        FDCE (Recov_fdce_C_CLR)      0.255    10.148    ftop/cp/wci_mReset_1/rst_reg
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.262     9.751    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X53Y175                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
                         clock pessimism              0.251    10.003    
                         clock uncertainty           -0.035     9.967    
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 -0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns
  Source:                 ftop/idc_idcRst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.571ns  (logic 0.196ns (34.348%)  route 0.375ns (65.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.672     2.169    ftop/idc_idcRst/sys0_clk$O
    SLICE_X6Y138                                                      r  ftop/idc_idcRst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDCE (Prop_fdce_C_Q)         0.118     2.287 r  ftop/idc_idcRst/rst_reg/Q
                         net (fo=1, routed)           0.191     2.479    ftop/idc_idcRst/rstSync/rst
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.028     2.507 f  ftop/idc_idcRst/rstSync/i_3555/O
                         net (fo=2, routed)           0.184     2.690    ftop/idc_idcRst/rstSync/n_3557_i_3555
    SLICE_X2Y137                                                      f  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
    SLICE_X2Y137         FDCE (Remov_fdce_C_CLR)      0.050     2.740    ftop/idc_idcRst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.892     2.546    ftop/idc_idcRst/rstSync/sys0_clk$O
    SLICE_X2Y137                                                      r  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/C
                         clock pessimism             -0.344     2.201    
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.539    





