<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="ycrcb2rgb" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
ycrcb2rgb YourInstanceName (
    .y(y), // Bus [7 : 0] 
    .cr(cr), // Bus [7 : 0] 
    .cb(cb), // Bus [7 : 0] 
    .r(r), // Bus [7 : 0] 
    .g(g), // Bus [7 : 0] 
    .b(b), // Bus [7 : 0] 
    .v_sync_in(v_sync_in),
    .h_sync_in(h_sync_in),
    .pix_en_in(pix_en_in),
    .v_sync_out(v_sync_out),
    .h_sync_out(h_sync_out),
    .pix_en_out(pix_en_out),
    .clk(clk),
    .ce(ce),
    .sclr(sclr));

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="ycrcb2rgb" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component ycrcb2rgb
    port (
    y: IN std_logic_VECTOR(7 downto 0);
    cr: IN std_logic_VECTOR(7 downto 0);
    cb: IN std_logic_VECTOR(7 downto 0);
    r: OUT std_logic_VECTOR(7 downto 0);
    g: OUT std_logic_VECTOR(7 downto 0);
    b: OUT std_logic_VECTOR(7 downto 0);
    v_sync_in: IN std_logic;
    h_sync_in: IN std_logic;
    pix_en_in: IN std_logic;
    v_sync_out: OUT std_logic;
    h_sync_out: OUT std_logic;
    pix_en_out: OUT std_logic;
    clk: IN std_logic;
    ce: IN std_logic;
    sclr: IN std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : ycrcb2rgb
        port map (
            y =&gt; y,
            cr =&gt; cr,
            cb =&gt; cb,
            r =&gt; r,
            g =&gt; g,
            b =&gt; b,
            v_sync_in =&gt; v_sync_in,
            h_sync_in =&gt; h_sync_in,
            pix_en_in =&gt; pix_en_in,
            v_sync_out =&gt; v_sync_out,
            h_sync_out =&gt; h_sync_out,
            pix_en_out =&gt; pix_en_out,
            clk =&gt; clk,
            ce =&gt; ce,
            sclr =&gt; sclr);
 
		</Template>
	</Folder>
</RootFolder>
