make: Entering directory '/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator'
ls . | grep -v Makefile | grep -v execution-script.txt | xargs rm -rf
\
/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/bin/verilator \
	'--cc' \
	'--exe' \
	'--build' \
	'-o' \
	'../simulation' \
	'--top-module' \
	'svsimTestbench' \
	'--Mdir' \
	'verilated-sources' \
	'--assert' \
	'-j' \
	'0' \
	'+incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/assume' \
	'+incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/assert' \
	'+incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification/cover' \
	'+incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/verification' \
	'+incdir+/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources' \
	'--timescale' \
	'1ns/100ps' \
	'-CFLAGS' \
	'-std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT' \
	'+define+ASSERT_VERBOSE_COND=!svsimTestbench.reset' \
	'+define+PRINTF_COND=!svsimTestbench.reset' \
	'+define+STOP_COND=!svsimTestbench.reset' \
	'+define+layer$Verification$Assert$Temporal' \
	'+define+layer$Verification$Assume$Temporal' \
	'+define+layer$Verification$Cover$Temporal' \
	'+define+RANDOMIZE_REG_INIT' \
	'+define+RANDOMIZE_MEM_INIT' \
	'+define+RANDOMIZE_DELAY=1' \
	'+define+RANDOM=$urandom' \
	'../primary-sources/VideoBuffer.sv' '../primary-sources/verification/assume/layers-VideoBuffer-Verification-Assume.sv' '../primary-sources/verification/layers-VideoBuffer-Verification.sv' '../primary-sources/verification/assert/layers-VideoBuffer-Verification-Assert.sv' '../primary-sources/verification/cover/layers-VideoBuffer-Verification-Cover.sv' '../primary-sources/DualPortRAM.sv' '../primary-sources/mem_1028x12.sv' 'testbench.sv' '../generated-sources/c-dpi-bridge.cpp' '../generated-sources/simulation-driver.cpp'
make[1]: Entering directory '/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator/verilated-sources'
g++  -I.  -MMD -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -Os  -c -o c-dpi-bridge.o c-dpi-bridge.cpp
g++  -I.  -MMD -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -Os  -c -o simulation-driver.o simulation-driver.cpp
g++ -Os  -I.  -MMD -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o verilated.o /nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o verilated_dpi.o /nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/verilated_dpi.cpp
g++ -Os  -I.  -MMD -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o verilated_threads.o /nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/verilated_threads.cpp
python3 /nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VsvsimTestbench.cpp VsvsimTestbench__Dpi_Export__0.cpp VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp VsvsimTestbench__Dpi.cpp VsvsimTestbench___024root__Slow.cpp VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp VsvsimTestbench__Syms.cpp > VsvsimTestbench__ALL.cpp
echo "" > VsvsimTestbench__ALL.verilator_deplist.tmp
g++ -Os  -I.  -MMD -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include -I/nix/store/v2xlfkkfcffyz1vp0q7sg799ca2i0qqg-verilator-5.034/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++17 -I/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT   -c -o VsvsimTestbench__ALL.o VsvsimTestbench__ALL.cpp
simulation-driver.cpp: In function 'void run_simulation(int, int*)':
simulation-driver.cpp:1022:19: warning: too many arguments for format [-Wformat-extra-args]
 1022 |     failWithError("Found negative delay for events.", delay)
      |                   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
simulation-driver.cpp:213:34: note: in definition of macro 'writeMessageBody'
  213 |     fprintf(state.messageStream, format, ##args);                              \
      |                                  ^~~~~~
simulation-driver.cpp:238:5: note: in expansion of macro 'writeMessage'
  238 |     writeMessage(MESSAGE_ERROR, format, ##args);                               \
      |     ^~~~~~~~~~~~
simulation-driver.cpp:1022:5: note: in expansion of macro 'failWithError'
 1022 |     failWithError("Found negative delay for events.", delay)
      |     ^~~~~~~~~~~~~
simulation-driver.cpp:1022:19: warning: too many arguments for format [-Wformat-extra-args]
 1022 |     failWithError("Found negative delay for events.", delay)
      |                   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
simulation-driver.cpp:215:38: note: in definition of macro 'writeMessageBody'
  215 |       fprintf(state.executionScript, format, ##args);                          \
      |                                      ^~~~~~
simulation-driver.cpp:238:5: note: in expansion of macro 'writeMessage'
  238 |     writeMessage(MESSAGE_ERROR, format, ##args);                               \
      |     ^~~~~~~~~~~~
simulation-driver.cpp:1022:5: note: in expansion of macro 'failWithError'
 1022 |     failWithError("Found negative delay for events.", delay)
      |     ^~~~~~~~~~~~~
g++    c-dpi-bridge.o simulation-driver.o verilated.o verilated_dpi.o verilated_threads.o VsvsimTestbench__ALL.a    -pthread -lpthread -latomic   -o ../simulation
rm VsvsimTestbench__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator/verilated-sources'
- V e r i l a t i o n   R e p o r t: Verilator 5.034 2025-02-24 rev v5.034
- Verilator: Built from 0.203 MB sources in 5 modules, into 0.267 MB in 9 C++ files needing 0.001 MB
- Verilator: Walltime 8.102 s (elab=0.031, cvt=0.173, bld=7.791); cpu 0.320 s on 10 threads; alloced 416.988 MB
make: Leaving directory '/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/workdir-verilator'
