$comment
	File created using the following command:
		vcd file vhdl.msim.vcd -direction
$end
$date
	Fri Oct 13 02:21:46 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module vhdl_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # q [2] $end
$var wire 1 $ q [1] $end
$var wire 1 % q [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - u0|Mux1~0_combout $end
$var wire 1 . u0|Mux1~1_combout $end
$var wire 1 / u0|Mux1~2_combout $end
$var wire 1 0 u0|Mux1~3_combout $end
$var wire 1 1 q[0]~output_o $end
$var wire 1 2 q[1]~output_o $end
$var wire 1 3 q[2]~output_o $end
$var wire 1 4 clk~input_o $end
$var wire 1 5 clk~inputclkctrl_outclk $end
$var wire 1 6 u0|Mux2~0_combout $end
$var wire 1 7 u0|Mux2~1_combout $end
$var wire 1 8 u0|Mux2~2_combout $end
$var wire 1 9 reset~input_o $end
$var wire 1 : reset~inputclkctrl_outclk $end
$var wire 1 ; u0|Mux0~2_combout $end
$var wire 1 < u0|Mux0~3_combout $end
$var wire 1 = u0|Mux3~0_combout $end
$var wire 1 > u0|Mux3~1_combout $end
$var wire 1 ? u0|Mux4~0_combout $end
$var wire 1 @ u0|Mux5~0_combout $end
$var wire 1 A u0|Mux5~1_combout $end
$var wire 1 B u0|reg [5] $end
$var wire 1 C u0|reg [4] $end
$var wire 1 D u0|reg [3] $end
$var wire 1 E u0|reg [2] $end
$var wire 1 F u0|reg [1] $end
$var wire 1 G u0|reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1%
0$
0#
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
11
02
03
04
05
06
07
08
19
1:
0;
0<
1=
0>
1?
1@
1A
0G
0F
0E
0D
0C
0B
$end
#25000
1!
14
15
0&
1G
1F
0@
0?
0=
17
16
0A
01
12
0%
1$
18
#50000
0!
04
05
1&
#75000
1!
14
15
0&
0G
1D
0F
1?
1=
06
11
02
1%
0$
08
#100000
0!
04
05
1&
#125000
1!
14
15
0&
0D
1F
1@
0=
07
1-
0?
16
12
1$
1/
10
#150000
0!
04
05
1&
#175000
1!
14
15
0&
1C
0F
0/
1A
1=
0-
02
0$
00
1>
#200000
0!
04
05
1&
#225000
1!
14
15
0&
1G
0C
1E
0@
0=
17
1-
0>
0A
01
13
0%
1#
18
1/
10
#250000
0!
04
05
1&
#275000
1!
14
15
0&
0G
1D
1C
0E
1@
1=
0-
00
0/
11
03
1%
0#
1A
1>
#300000
0!
04
05
1&
#325000
1!
14
15
0&
1G
0C
1E
0@
0=
1;
07
0>
0A
01
13
0%
1#
1<
08
#350000
0!
04
05
1&
#375000
1!
14
15
0&
0G
1B
0D
0E
1?
1=
0;
17
06
1.
0<
11
03
1%
0#
18
#400000
0!
04
05
1&
#425000
1!
14
15
0&
0B
1D
1F
0=
08
0.
1;
0?
16
12
1$
1<
18
#450000
0!
04
05
1&
#475000
1!
14
15
0&
1B
0F
1@
0<
08
1.
1?
0;
06
02
0$
1A
18
#500000
0!
04
05
1&
#525000
1!
14
15
0&
1G
0B
1F
0@
0?
1;
07
16
0.
1-
08
0A
01
12
0%
1$
1<
1/
10
#550000
0!
04
05
1&
#575000
1!
14
15
0&
0G
1B
0D
1C
0F
1@
1=
0;
1.
0-
0<
0/
11
02
1%
0$
1A
1>
1/
00
10
#600000
0!
04
05
1&
#625000
1!
14
15
0&
1G
0B
1E
0@
0=
17
06
0.
1-
0A
0>
01
13
0%
1#
0/
00
#650000
0!
04
05
1&
#675000
1!
14
15
0&
0G
0C
0E
1@
1?
1=
07
0-
1/
11
03
1%
0#
1A
0/
10
00
#700000
0!
04
05
1&
#725000
1!
14
15
0&
1G
1F
0@
0?
0=
17
16
0A
01
12
0%
1$
18
#750000
0!
04
05
1&
#775000
1!
14
15
0&
0G
1D
0F
1?
1=
06
11
02
1%
0$
08
#800000
0!
04
05
1&
#825000
1!
14
15
0&
0D
1F
1@
0=
07
1-
0?
16
12
1$
1/
10
#850000
0!
04
05
1&
#875000
1!
14
15
0&
1C
0F
0/
1A
1=
0-
02
0$
00
1>
#900000
0!
04
05
1&
#925000
1!
14
15
0&
1G
0C
1E
0@
0=
17
1-
0>
0A
01
13
0%
1#
18
1/
10
#950000
0!
04
05
1&
#975000
1!
14
15
0&
0G
1D
1C
0E
1@
1=
0-
00
0/
11
03
1%
0#
1A
1>
#1000000
