;redcode
;assert 1
	SPL 0, <-0
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #0, -0
	SPL 0, <-2
	SUB @127, 100
	MOV 300, 90
	SLT 12, @10
	SLT 12, @10
	SUB 0, 3
	SUB #0, -6
	SUB #12, @280
	JMN @12, #580
	JMN -0, 0
	SPL 0, <-2
	SUB @127, 100
	SLT 130, 4
	SUB <0, <0
	ADD 130, 9
	SUB 12, @10
	JMP @72, #200
	SLT 130, 4
	MOV 0, -2
	MOV 300, 90
	CMP -65, 0
	MOV 300, 90
	SUB 0, @42
	MOV 300, 90
	MOV 300, 90
	JMP 30, 9
	JMP 30, 9
	SUB #0, -6
	CMP #0, -6
	SUB #0, -6
	SUB #72, @200
	SUB 300, 90
	JMP -7, @-20
	DJN -1, @-20
	MOV 300, 90
	SUB -0, 0
	SUB -0, 0
	JMP @72, #206
	SPL 0, <-0
	SPL 0, <-0
	SPL 0, <-0
	JMP @72, #206
	JMP @72, #206
	CMP -7, <-420
	JMP @72, #206
	CMP -7, <-420
