# Reading C:/Programms/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cube_root_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Programms/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Cube\ root {C:/Files/Programming/Verilog and FPGA/Lessons/Cube root/cube_root.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:06 on Dec 01,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Cube root" C:/Files/Programming/Verilog and FPGA/Lessons/Cube root/cube_root.v 
# -- Compiling module cube_root
# 
# Top level modules:
# 	cube_root
# End time: 16:34:06 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Files/Programming/Verilog and FPGA/Lessons/Cube root/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:12 on Dec 01,2020
# vlog -reportprogress 300 -work work C:/Files/Programming/Verilog and FPGA/Lessons/Cube root/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:34:12 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 16:34:15 on Dec 01,2020
# Loading work.testbench
# Loading work.cube_root
add wave -position insertpoint sim:/testbench/*
run
# in1 =    127 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =     90 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =      3 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =      6 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =     15 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =     27 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =      8 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =      2 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =      1 out =      x out2 =      1 out3 =      0 out4 =      0
# in1 =      0 out =      x out2 =      1 out3 =      0 out4 =      0
# End time: 16:34:28 on Dec 01,2020, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
