# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ethernet_Controller.srcs/sources_1/new/ethernet_controller.vhd" \
"../../../../Ethernet_Controller.srcs/sim_1/new/test_recv_v0.vhd" \

# Do not sort compile order
nosort
