m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/simulation/modelsim
T_opt
!s110 1738528683
VBHkmEVGYKIYVNCZXdVZW42
04 22 4 work Stimulation_Full_Adder fast 0
=1-40c2ba52dc6b-679fd7ab-be-550c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vFull_Adder
Z1 !s110 1738528682
!i10b 1
!s100 eRnbnN:=UQI0@C4EOj4H]3
ID_6=UK5[GegKG;KN4C]=c0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738528672
8D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Full_Adder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Full_Adder.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1738528682.710000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Full_Adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Full_Adder.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@full_@adder
vHalf_Adder
R1
!i10b 1
!s100 nkZ_60@9BjM3PzPf@8>T40
I]bJjjkX[N_c_7IK8L53W>3
R2
R0
w1738524660
8D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Half_Adder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Half_Adder.v
L0 1
R3
r1
!s85 0
31
!s108 1738528682.638000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Half_Adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/RTL/Half_Adder.v|
!i113 0
R4
R5
n@half_@adder
vStimulation_Full_Adder
R1
!i10b 1
!s100 =@SP0iVk?jg:iAF<>d[Y71
IDWAA8jKRa42>W?K;aXlh60
R2
R0
w1738528540
8D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/../Stimulation/Stimulation_Full_Adder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/../Stimulation/Stimulation_Full_Adder.v
L0 4
R3
r1
!s85 0
31
!s108 1738528682.798000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/../Stimulation/Stimulation_Full_Adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/../Stimulation/Stimulation_Full_Adder.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250202-Full-Adder/Quartus-Project/../Stimulation -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulation_@full_@adder
