Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4" --output-directory="C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers" --report-file="bsf:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\nios_system_checkers.bsf" --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers.qsys"
Progress: Loading cpu-lab4/nios_system_checkers.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sendState [altera_avalon_pio 14.0]
Progress: Parameterizing module sendState
Progress: Adding receiveState [altera_avalon_pio 14.0]
Progress: Parameterizing module receiveState
Progress: Adding newData [altera_avalon_pio 14.0]
Progress: Parameterizing module newData
Progress: Adding row8 [altera_avalon_pio 14.0]
Progress: Parameterizing module row8
Progress: Adding row7 [altera_avalon_pio 14.0]
Progress: Parameterizing module row7
Progress: Adding row6 [altera_avalon_pio 14.0]
Progress: Parameterizing module row6
Progress: Adding row5 [altera_avalon_pio 14.0]
Progress: Parameterizing module row5
Progress: Adding row4 [altera_avalon_pio 14.0]
Progress: Parameterizing module row4
Progress: Adding row3 [altera_avalon_pio 14.0]
Progress: Parameterizing module row3
Progress: Adding row2 [altera_avalon_pio 14.0]
Progress: Parameterizing module row2
Progress: Adding row1 [altera_avalon_pio 14.0]
Progress: Parameterizing module row1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_checkers.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system_checkers.receiveState: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.newData: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4" --output-directory="C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\synthesis" --file-set=QUARTUS_SYNTH --report-file="html:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\nios_system_checkers.html" --report-file="sopcinfo:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers.sopcinfo" --report-file="cmp:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\nios_system_checkers.cmp" --report-file="qip:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\synthesis\nios_system_checkers.qip" --report-file="svd:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\synthesis\nios_system_checkers.svd" --report-file="regmap:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\synthesis\nios_system_checkers.regmap" --report-file="xml:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\nios_system_checkers.xml" --report-file="debuginfo:C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers\synthesis\nios_system_checkers.debuginfo" --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:\Users\Keegan Griffee\Documents\EE371\ee371_winter17-lab5\ee371_winter17-lab5\cpu-lab4\nios_system_checkers.qsys" --language=VERILOG
Progress: Loading cpu-lab4/nios_system_checkers.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sendState [altera_avalon_pio 14.0]
Progress: Parameterizing module sendState
Progress: Adding receiveState [altera_avalon_pio 14.0]
Progress: Parameterizing module receiveState
Progress: Adding newData [altera_avalon_pio 14.0]
Progress: Parameterizing module newData
Progress: Adding row8 [altera_avalon_pio 14.0]
Progress: Parameterizing module row8
Progress: Adding row7 [altera_avalon_pio 14.0]
Progress: Parameterizing module row7
Progress: Adding row6 [altera_avalon_pio 14.0]
Progress: Parameterizing module row6
Progress: Adding row5 [altera_avalon_pio 14.0]
Progress: Parameterizing module row5
Progress: Adding row4 [altera_avalon_pio 14.0]
Progress: Parameterizing module row4
Progress: Adding row3 [altera_avalon_pio 14.0]
Progress: Parameterizing module row3
Progress: Adding row2 [altera_avalon_pio 14.0]
Progress: Parameterizing module row2
Progress: Adding row1 [altera_avalon_pio 14.0]
Progress: Parameterizing module row1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system_checkers.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system_checkers.receiveState: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.newData: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row8: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers.row1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system_checkers: Generating nios_system_checkers "nios_system_checkers" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_checkers_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_checkers_jtag_uart_0 --dir=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0001_jtag_uart_0_gen//nios_system_checkers_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_checkers_jtag_uart_0'
Info: jtag_uart_0: "nios_system_checkers" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_checkers_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_checkers_nios2_qsys_0 --dir=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0002_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0002_nios2_qsys_0_gen//nios_system_checkers_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.03.04 14:29:52 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.03.04 14:29:52 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.03.04 14:29:54 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.03.04 14:29:55 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.03.04 14:29:55 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.03.04 14:29:56 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_checkers_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system_checkers" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_checkers_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_checkers_onchip_memory2_0 --dir=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0003_onchip_memory2_0_gen//nios_system_checkers_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_checkers_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system_checkers" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sendState: Starting RTL generation for module 'nios_system_checkers_sendState'
Info: sendState:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_checkers_sendState --dir=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0004_sendState_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0004_sendState_gen//nios_system_checkers_sendState_component_configuration.pl  --do_build_sim=0  ]
Info: sendState: Done RTL generation for module 'nios_system_checkers_sendState'
Info: sendState: "nios_system_checkers" instantiated altera_avalon_pio "sendState"
Info: receiveState: Starting RTL generation for module 'nios_system_checkers_receiveState'
Info: receiveState:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_checkers_receiveState --dir=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0005_receiveState_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0005_receiveState_gen//nios_system_checkers_receiveState_component_configuration.pl  --do_build_sim=0  ]
Info: receiveState: Done RTL generation for module 'nios_system_checkers_receiveState'
Info: receiveState: "nios_system_checkers" instantiated altera_avalon_pio "receiveState"
Info: row8: Starting RTL generation for module 'nios_system_checkers_row8'
Info: row8:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_checkers_row8 --dir=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0006_row8_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/KEEGAN~1/AppData/Local/Temp/alt7229_1212789064037647632.dir/0006_row8_gen//nios_system_checkers_row8_component_configuration.pl  --do_build_sim=0  ]
Info: row8: Done RTL generation for module 'nios_system_checkers_row8'
Info: row8: "nios_system_checkers" instantiated altera_avalon_pio "row8"
Info: mm_interconnect_0: "nios_system_checkers" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system_checkers" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system_checkers" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Keegan Griffee/Documents/EE371/ee371_winter17-lab5/ee371_winter17-lab5/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Keegan Griffee/Documents/EE371/ee371_winter17-lab5/ee371_winter17-lab5/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Keegan Griffee/Documents/EE371/ee371_winter17-lab5/ee371_winter17-lab5/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_system_checkers: Done "nios_system_checkers" with 26 modules, 40 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
