{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1720030752604 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    assign mstatus_reset_w      = '0; exception_handler.sv(77) " "Verilog HDL info at exception_handler.sv(77):     assign mstatus_reset_w      = '0;" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 77 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1720030753961 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          ^ exception_handler.sv(77) " "Verilog HDL info at exception_handler.sv(77):           ^" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 77 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1720030753961 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "assign', expecting '; exception_handler.sv(77) " "Verilog HDL syntax error at exception_handler.sv(77) near text assign', expecting ';" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 77 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1720030753961 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog assign exception_handler.sv(77) " "Verilog HDL error at exception_handler.sv(77): SystemVerilog keyword assign used in incorrect context" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 77 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1720030753961 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module exception_handler exception_handler.sv(345) " "Verilog HDL error at exception_handler.sv(345): module \"exception_handler\" ignored due to previous errors" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/rtl/exception_handler.sv" 345 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1720030753963 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1720030753976 ""}
