// Seed: 2506799829
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    input uwire id_4
);
  reg  id_6;
  wire id_7;
  assign id_6 = 1;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  wire id_10;
  always @(1) begin : LABEL_0
    id_6 <= 1;
  end
  wire id_11;
endmodule
module module_2 (
    output tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input logic id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    output logic id_7,
    input tri1 id_8,
    input supply1 id_9,
    output logic id_10
);
  wire id_12;
  assign {""} = 1 == $display;
  supply1 id_13 = (1);
  always_comb @(1) begin : LABEL_0
    id_10 = $display;
    id_7 <= (id_3);
    $display(1, 1 + 1, !"" <= id_9);
    forever #id_14 id_6 = id_4;
  end
  module_0 modCall_1 (
      id_8,
      id_4
  );
  always_latch @(1) if (id_12) id_10 <= ("");
endmodule
