

================================================================
== Vitis HLS Report for 'durbin'
================================================================
* Date:           Tue May  6 12:10:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        durbin
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     2771|    11663|  13.855 us|  58.315 us|  2772|  11664|       no|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     2769|    11661|  71 ~ 299|          -|          -|    39|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%beta = alloca i32 1"   --->   Operation 45 'alloca' 'beta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%alpha_1 = alloca i32 1"   --->   Operation 46 'alloca' 'alpha_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 47 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 48 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%z = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:7]   --->   Operation 49 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 50 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.71ns)   --->   "%r_load = load i6 %r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 51 'load' 'r_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln18 = store i6 1, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 1, i64 %beta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 53 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:3]   --->   Operation 54 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.71ns)   --->   "%r_load = load i6 %r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 59 'load' 'r_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%xor_ln14 = xor i64 %r_load, i64 9223372036854775808" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 60 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%alpha = bitcast i64 %xor_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 61 'bitcast' 'alpha' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i64 %y, i64 0, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 62 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.71ns)   --->   "%store_ln14 = store i64 %xor_ln14, i6 %y_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14]   --->   Operation 63 'store' 'store_ln14' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %alpha, i64 %alpha_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 64 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 65 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%k_1 = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 66 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp_eq  i6 %k_1, i6 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 67 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 39, i64 39, i64 39"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_21_2.split, void %for.end49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 69 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%alpha_1_load = load i64 %alpha_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 70 'load' 'alpha_1_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.13ns)   --->   "%call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_21_2, i6 %k_1, i64 %r, i64 %y, i64 %sum_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 71 'call' 'call_ln18' <Predicate = (!icmp_ln18)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [5/5] (3.33ns)   --->   "%mul = dmul i64 %alpha_1_load, i64 %alpha_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 72 'dmul' 'mul' <Predicate = (!icmp_ln18)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln18 = add i6 %k_1, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 73 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln18 = store i6 %add_ln18, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 74 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.38>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:34]   --->   Operation 75 'ret' 'ret_ln34' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_21_2, i6 %k_1, i64 %r, i64 %y, i64 %sum_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 76 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [4/5] (3.33ns)   --->   "%mul = dmul i64 %alpha_1_load, i64 %alpha_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 77 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 78 [3/5] (3.33ns)   --->   "%mul = dmul i64 %alpha_1_load, i64 %alpha_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 78 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 79 [2/5] (3.33ns)   --->   "%mul = dmul i64 %alpha_1_load, i64 %alpha_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 79 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 80 [1/5] (3.33ns)   --->   "%mul = dmul i64 %alpha_1_load, i64 %alpha_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 80 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 81 [5/5] (2.89ns)   --->   "%sub4 = dsub i64 1, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 81 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 82 [4/5] (2.89ns)   --->   "%sub4 = dsub i64 1, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 82 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 83 [3/5] (2.89ns)   --->   "%sub4 = dsub i64 1, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 83 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 84 [2/5] (2.89ns)   --->   "%sub4 = dsub i64 1, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 84 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 85 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/5] (2.89ns)   --->   "%sub4 = dsub i64 1, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 86 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i64 %r, i64 0, i64 %zext_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 87 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.71ns)   --->   "%r_load_1 = load i6 %r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 88 'load' 'r_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%beta_load = load i64 %beta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 89 'load' 'beta_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 90 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [5/5] (3.33ns)   --->   "%beta_1 = dmul i64 %sub4, i64 %beta_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 91 'dmul' 'beta_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/2] (0.71ns)   --->   "%r_load_1 = load i6 %r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 92 'load' 'r_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %r_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 93 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 94 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 95 [4/5] (3.33ns)   --->   "%beta_1 = dmul i64 %sub4, i64 %beta_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 95 'dmul' 'beta_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 96 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 97 [3/5] (3.33ns)   --->   "%beta_1 = dmul i64 %sub4, i64 %beta_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 97 'dmul' 'beta_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 98 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 99 [2/5] (3.33ns)   --->   "%beta_1 = dmul i64 %sub4, i64 %beta_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 99 'dmul' 'beta_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 100 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 101 [1/5] (3.33ns)   --->   "%beta_1 = dmul i64 %sub4, i64 %beta_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19]   --->   Operation 101 'dmul' 'beta_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln24, i64 %sum_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 102 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.60>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %add1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 103 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.28ns)   --->   "%xor_ln24 = xor i64 %bitcast_ln24_1, i64 9223372036854775808" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 104 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln24_2 = bitcast i64 %xor_ln24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 105 'bitcast' 'bitcast_ln24_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [22/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 106 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %beta_1, i64 %beta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 107 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 108 [21/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 108 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 109 [20/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 109 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 110 [19/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 110 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 111 [18/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 111 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 112 [17/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 112 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 113 [16/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 113 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 114 [15/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 114 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 115 [14/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 115 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 116 [13/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 116 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.31>
ST_28 : Operation 117 [12/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 117 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.31>
ST_29 : Operation 118 [11/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 118 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.31>
ST_30 : Operation 119 [10/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 119 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.31>
ST_31 : Operation 120 [9/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 120 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.31>
ST_32 : Operation 121 [8/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 121 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.31>
ST_33 : Operation 122 [7/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 122 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.31>
ST_34 : Operation 123 [6/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 123 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.31>
ST_35 : Operation 124 [5/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 124 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.31>
ST_36 : Operation 125 [4/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 125 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.31>
ST_37 : Operation 126 [3/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 126 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.31>
ST_38 : Operation 127 [2/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 127 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.31>
ST_39 : Operation 128 [1/22] (3.31ns)   --->   "%alpha_2 = ddiv i64 %bitcast_ln24_2, i64 %beta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24]   --->   Operation 128 'ddiv' 'alpha_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.13>
ST_40 : Operation 129 [2/2] (2.13ns)   --->   "%call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_26_3, i6 %k_1, i64 %y, i64 %alpha_2, i64 %z" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 129 'call' 'call_ln18' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %alpha_2, i64 %alpha_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 130 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_26_3, i6 %k_1, i64 %y, i64 %alpha_2, i64 %z" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 131 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 1.00>
ST_42 : Operation 132 [2/2] (1.00ns)   --->   "%call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_29_4, i6 %k_1, i64 %z, i64 %y" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 132 'call' 'call_ln18' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln18 = call void @durbin_Pipeline_VITIS_LOOP_29_4, i6 %k_1, i64 %z, i64 %y" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 133 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.71>
ST_44 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:9]   --->   Operation 134 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %alpha_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:32]   --->   Operation 135 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 136 [1/1] (0.00ns)   --->   "%y_addr_2 = getelementptr i64 %y, i64 0, i64 %zext_ln18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:32]   --->   Operation 136 'getelementptr' 'y_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 137 [1/1] (0.71ns)   --->   "%store_ln32 = store i64 %bitcast_ln32, i6 %y_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:32]   --->   Operation 137 'store' 'store_ln32' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 40> <RAM>
ST_44 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18]   --->   Operation 138 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation ('r_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14) [13]  (0 ns)
	'load' operation ('r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14) on array 'r' [14]  (0.714 ns)

 <State 2>: 1.72ns
The critical path consists of the following:
	'load' operation ('r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14) on array 'r' [14]  (0.714 ns)
	'xor' operation ('xor_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14) [15]  (0.289 ns)
	'store' operation ('store_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14) of variable 'xor_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:14 on array 'y' [18]  (0.714 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'load' operation ('alpha_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) on local variable 'alpha' [30]  (0 ns)
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [35]  (3.33 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [35]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [35]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [35]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [35]  (3.33 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [36]  (2.9 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [36]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [36]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [36]  (2.9 ns)

 <State 12>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [36]  (2.9 ns)

 <State 13>: 3.61ns
The critical path consists of the following:
	'load' operation ('r_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) on array 'r' [39]  (0.714 ns)
	'dadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [41]  (2.9 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('beta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [37]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('beta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [37]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('beta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [37]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('beta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:19) [37]  (3.33 ns)

 <State 18>: 3.6ns
The critical path consists of the following:
	'xor' operation ('xor_ln24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [43]  (0.289 ns)
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 28>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 29>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 30>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 31>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 32>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 33>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 34>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 35>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 36>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 37>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 38>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 39>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('alpha', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:24) [45]  (3.32 ns)

 <State 40>: 2.14ns
The critical path consists of the following:
	'call' operation ('call_ln18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18) to 'durbin_Pipeline_VITIS_LOOP_26_3' [46]  (2.14 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 1.01ns
The critical path consists of the following:
	'call' operation ('call_ln18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:18) to 'durbin_Pipeline_VITIS_LOOP_29_4' [47]  (1.01 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0.714ns
The critical path consists of the following:
	'store' operation ('store_ln32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:32) of variable 'bitcast_ln32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/durbin/durbin_slow.cpp:32 on array 'y' [50]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
