module d_flipflop (
  input D,   // Data input
  input clk, // Clock input
  input reset, // Reset input
  output reg Q // Output
);

  always @(posedge clk or posedge reset) begin
    if (reset)
      Q <= 1'b0; // Asynchronous reset
    else
      Q <= D; // Synchronous data transfer
  end

endmodule
