-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 20 15:24:44 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                     128  295737     295742            0  0        ? 
    Design Total:                            128  295737     295742            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_2R1W_RBW_DUAL_rwport(10,8,64,256,256,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(11,8,64,256,256,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(8,8,64,256,256,64,1)        0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(9,8,64,256,256,64,1)        0.000     0.000      0.000            0.000   1.510          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_bb61c76201db0c9669a47462bb7d006361ff()  79388.961     0.000      0.000            0.000   0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                              
    mgc_add(10,0,10,0,11)                                 10.000     0.000     10.000            9.000   0.558          0           1 
    mgc_add(10,0,9,0,10)                                  10.000     0.000     10.000            9.000   0.558          1           1 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   0.606          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   0.646          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   0.774          1           0 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   0.774          1           0 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   0.774          6           0 
    mgc_add(64,0,64,1,64)                                 64.000     0.000     64.000           63.000   0.774          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   0.778          1           0 
    mgc_add(65,0,64,1,65)                                 65.000     0.000     65.000           64.000   0.778          0           1 
    mgc_add(8,0,2,1,9)                                     8.000     0.000      8.000            7.000   0.550          1           1 
    mgc_add(9,0,2,1,9)                                     9.000     0.000      9.000            8.000   0.554          1           0 
    mgc_add(9,0,8,0,9)                                     9.000     0.000      9.000            8.000   0.554          1           0 
    mgc_add3(10,0,9,0,9,0,10)                             10.000     0.000     10.000            9.000   0.835          2           2 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.266          0          54 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.266          0          24 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.266          0          14 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.266          0           4 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   0.532          0           5 
    mgc_and(1,8)                                           2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.266          0           1 
    mgc_and(8,2)                                           8.000     0.000      8.000            0.000   0.266          0           2 
    mgc_div(64,10,0)                                    1102.214     0.000   1102.214            0.000  40.294          1           1 
    mgc_mul(64,0,64,0,64)                               6670.000    10.000      0.000            0.000  12.542          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.266          0          98 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.266          0           3 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.266          0           1 
    mgc_mux(55,1,2)                                       55.000     0.000     55.000            0.000   0.266          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.532          0           5 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000   0.266          0           3 
    mgc_mux1hot(1,4)                                       1.830     0.000      1.830            0.000   0.782          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.266          0           1 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   0.782          4           2 
    mgc_mux1hot(64,6)                                    166.297     0.000    166.297            0.000   0.782          0           2 
    mgc_mux1hot(64,7)                                    190.875     0.000    190.875            0.000   0.782          0           1 
    mgc_mux1hot(8,5)                                      17.715     0.000     17.715            0.000   0.782          0           1 
    mgc_mux1hot(9,5)                                      19.929     0.000     19.929            0.000   0.782          0           1 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.266          0          10 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.266          0           3 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_nand(1,5)                                          1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.266          0          33 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.266          0           9 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.266          0           8 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.266          0           3 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.266          0           9 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   0.532          0          58 
    mgc_nor(55,2)                                         55.000     0.000     55.000            0.000   0.266          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         198 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(8)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.266          0         101 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.266          0          28 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.266          0           5 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.266          0          18 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.266          0           6 
    mgc_or(1,8)                                            2.000     0.000      2.000            0.000   0.532          0           2 
    mgc_or(55,2)                                          55.000     0.000     55.000            0.000   0.266          0           1 
    mgc_or(64,2)                                          64.000     0.000     64.000            0.000   0.266          0           1 
    mgc_or(8,2)                                            8.000     0.000      8.000            0.000   0.266          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.103          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.103          0           3 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           6 
    mgc_reg_pos(8,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(9,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_rem(64,64,0)                                    5068.821     0.000   5068.821            0.000 200.671          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.266          1           1 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.266          0           2 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                      
    TOTAL AREA (After Assignment):                     94567.528    10.000   8509.000          170.000                                
    
  Area Scores
                       Post-Scheduling     Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ----------------- ----------------
    Total Area Score:   93402.3          108105.6          94576.5        
    Total Reg:              0.0               0.0              0.0        
                                                                          
    DataPath:           93402.3 (100%)   108096.6 (100%)   94567.5 (100%) 
      MUX:                468.6   (1%)     1596.9   (1%)    1420.8   (2%) 
      FUNC:             92933.7  (99%)   106253.7  (98%)   92415.7  (98%) 
      LOGIC:                0.0             246.0   (0%)     731.0   (1%) 
      BUFFER:               0.0               0.0              0.0        
      MEM:                  0.0               0.0              0.0        
      ROM:                  0.0               0.0              0.0        
      REG:                  0.0               0.0              0.0        
                                                                          
    
    FSM:                    0.0               9.0   (0%)       9.0   (0%) 
      FSM-REG:              0.0               0.0              0.0        
      FSM-COMB:             0.0               9.0 (100%)       9.0 (100%) 
                                                                          
    
  Register-to-Variable Mappings
    Register                                                    Size(bits) Gated Register CG Opt Done Variables                                                            
    ----------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP-1:modExp_dev#1:while:mul.mut                              64         Y           Y      COMP_LOOP-1:modExp_dev#1:while:mul.mut                               
                                                                                                      COMP_LOOP-2:modExp_dev#1:while:mul.mut                               
                                                                                                      modExp_dev:while:mul.mut                                             
                                                                                                      COMP_LOOP-1:mul.itm                                                  
                                                                                                      COMP_LOOP-2:mul.itm                                                  
                                                                                                      modExp_dev#1:result#1.sva                                            
                                                                                                      modExp_dev#1:result.sva                                              
                                                                                                      operator-<64,false>:acc.mut                                          
    STAGE_MAIN_LOOP:div:cmp.a                                           64                            STAGE_MAIN_LOOP:div:cmp.a                                            
    modExp_dev:result.sva                                               64         Y           Y      modExp_dev:result.sva                                                
    modExp_dev:while:rem:cmp.a                                          64                            modExp_dev:while:rem:cmp.a                                           
    p.sva                                                               64         Y           Y      p.sva                                                                
    r.sva                                                               64         Y           Y      r.sva                                                                
    reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                     64                            reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                      
    tmp#1.lpi#4.dfm                                                     64         Y           Y      tmp#1.lpi#4.dfm                                                      
                                                                                                      tmp#3.lpi#4.dfm                                                      
    tmp#2.lpi#4.dfm                                                     64         Y           Y      tmp#2.lpi#4.dfm                                                      
                                                                                                      tmp.lpi#4.dfm                                                        
                                                                                                      modExp_dev:exp.sva                                                   
    modExp_dev:exp#1.sva(63:9)                                          55         Y           Y      modExp_dev:exp#1.sva(63:9)                                           
                                                                                                      modExp_dev:exp#2.sva(63:9)                                           
    COMP_LOOP:acc.cse.sva                                               10         Y           Y      COMP_LOOP:acc.cse.sva                                                
    STAGE_MAIN_LOOP:div:cmp.b                                           10                            STAGE_MAIN_LOOP:div:cmp.b                                            
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                    10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                                     
    STAGE_VEC_LOOP:j.sva(9:0)                                           10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                            
    operator+<64,false>:acc.cse#1.sva                                   10         Y           Y      operator+<64,false>:acc.cse#1.sva                                    
    operator+<64,false>:acc.cse.sva                                     10         Y           Y      operator+<64,false>:acc.cse.sva                                      
    COMP_LOOP:acc.psp.sva                                                9         Y           Y      COMP_LOOP:acc.psp.sva                                                
    COMP_LOOP:k(9:1).sva(7:0)                                            8         Y           Y      COMP_LOOP:k(9:1).sva(7:0)                                            
    modExp_dev:exp#1.sva(8:1)                                            8         Y           Y      modExp_dev:exp#1.sva(8:1)                                            
                                                                                                      modExp_dev:exp#2.sva(8:1)                                            
    STAGE_MAIN_LOOP:acc#1.psp.sva                                        4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                        
                                                                                                      STAGE_MAIN_LOOP:i(3:0).sva                                           
    exit:COMP_LOOP-1:modExp_dev#1:while.sva                              1         Y           Y      exit:COMP_LOOP-1:modExp_dev#1:while.sva                              
                                                                                                      exit:COMP_LOOP-2:modExp_dev#1:while.sva                              
                                                                                                      exit:modExp_dev:while.sva                                            
                                                                                                      COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                      exit:COMP_LOOP.sva                                                   
    modExp_dev:exp#1.sva(0)                                              1                            modExp_dev:exp#1.sva(0)                                              
                                                                                                      modExp_dev:exp#2.sva(0)                                              
    operator><64,false>#1:slc(operator><64,false>#1:acc)(8).itm          1         Y           Y      operator><64,false>#1:slc(operator><64,false>#1:acc)(8).itm          
    reg(ensig.cgo).cse                                                   1                            reg(ensig.cgo).cse                                                   
    reg(vec:rsc.triosy(0)(3):obj.ld).cse                                 1                            reg(vec:rsc.triosy(0)(3):obj.ld).cse                                 
                                                                                                                                                                           
    Total:                                                             725            520         520 (Total Gating Ratio: 0.72, CG Opt Gating Ratio: 0.72)                
    
  Timing Report
    Critical Path
      Max Delay:  14.653725999999999
      Slack:      5.346274000000001
      
      Path                                                              Startpoint                                            Endpoint                                                        Delay   Slack   
      ----------------------------------------------------------------- ----------------------------------------------------- --------------------------------------------------------------- ------- -------
      1                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 14.6537 5.3463  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#7                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#7.itm                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#88                                      mgc_nor_1_2                                                                                                           0.2660  0.2660  
        inPlaceNTT_DIF:core/not.tmp#17                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/and#166                                     mgc_and_1_7                                                                                                           0.5321  0.7981  
        inPlaceNTT_DIF:core/and.dcpl#141                                                                                                                                                      0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17                            mgc_mux_64_1_2                                                                                                        0.5321  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17.itm                                                                                                                                              0.0000  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.8717 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.8717 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  14.6537 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  14.6537 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  14.6537 
                                                                                                                                                                                                              
      2                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 14.6537 5.3463  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#7                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#7.itm                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#88                                      mgc_nor_1_2                                                                                                           0.2660  0.2660  
        inPlaceNTT_DIF:core/not.tmp#17                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/and#166                                     mgc_and_1_7                                                                                                           0.5321  0.7981  
        inPlaceNTT_DIF:core/and.dcpl#141                                                                                                                                                      0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17                            mgc_mux_64_1_2                                                                                                        0.5321  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17.itm                                                                                                                                              0.0000  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.8717 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.8717 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  14.6537 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  14.6537 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  14.6537 
                                                                                                                                                                                                              
      3                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.4037 5.5963  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#7                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#7.itm                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#88                                      mgc_nor_1_2                                                                                                           0.2660  0.2660  
        inPlaceNTT_DIF:core/not.tmp#17                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/and#166                                     mgc_and_1_7                                                                                                           0.5321  0.7981  
        inPlaceNTT_DIF:core/and.dcpl#141                                                                                                                                                      0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17                            mgc_mux_64_1_2                                                                                                        0.5321  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17.itm                                                                                                                                              0.0000  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.8717 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.8717 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.4037 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.4037 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.4037 
                                                                                                                                                                                                              
      4                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.4037 5.5963  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#7                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(6)#7.itm                                                                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#88                                      mgc_nor_1_2                                                                                                           0.2660  0.2660  
        inPlaceNTT_DIF:core/not.tmp#17                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/and#166                                     mgc_and_1_7                                                                                                           0.5321  0.7981  
        inPlaceNTT_DIF:core/and.dcpl#141                                                                                                                                                      0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17                            mgc_mux_64_1_2                                                                                                        0.5321  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#17.itm                                                                                                                                              0.0000  1.3301  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.8717 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.8717 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.4037 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.4037 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.4037 
                                                                                                                                                                                                              
      5                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.1377 5.8623  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#97                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#97.itm                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/not#405                                     mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#405.itm                                                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/or#251                                      mgc_or_1_2                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#251.itm                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux                                         mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134                                     mgc_nor_1_2                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/and#159                                     mgc_and_1_5                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#159.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34                          mgc_mux1hot_64_3                                                                                                      0.2660  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34.itm                                                                                                                                            0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.1377 
                                                                                                                                                                                                              
      6                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.1377 5.8623  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#91                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#91.itm                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/not#404                                     mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#404.itm                                                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/or#252                                      mgc_or_1_2                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#252.itm                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux                                         mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134                                     mgc_nor_1_2                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/and#159                                     mgc_and_1_5                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#159.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34                          mgc_mux1hot_64_3                                                                                                      0.2660  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34.itm                                                                                                                                            0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.1377 
                                                                                                                                                                                                              
      7                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.1377 5.8623  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#79                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#79.itm                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/not#413                                     mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#413.itm                                                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/or#253                                      mgc_or_1_6                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#253.itm                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#166                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#166.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#137                                     mgc_nor_1_2                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/nor#137.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34                          mgc_mux1hot_64_3                                                                                                      0.2660  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34.itm                                                                                                                                            0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.1377 
                                                                                                                                                                                                              
      8                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.1377 5.8623  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#77                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#77.itm                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/or#251                                      mgc_or_1_2                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#251.itm                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux                                         mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134                                     mgc_nor_1_2                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/and#159                                     mgc_and_1_5                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#159.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34                          mgc_mux1hot_64_3                                                                                                      0.2660  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34.itm                                                                                                                                            0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.1377 
                                                                                                                                                                                                              
      9                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.1377 5.8623  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#109                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#109.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/or#252                                      mgc_or_1_2                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#252.itm                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux                                         mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux.itm                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134                                     mgc_nor_1_2                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#134.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/and#159                                     mgc_and_1_5                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#159.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34                          mgc_mux1hot_64_3                                                                                                      0.2660  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34.itm                                                                                                                                            0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.1377 
                                                                                                                                                                                                              
      10                                                                inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             14.1377 5.8623  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#99                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(3)#99.itm                                                                                                                                         0.0000  0.0000  
        inPlaceNTT_DIF:core/not#411                                     mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#411.itm                                                                                                                                                       0.0000  0.0000  
        inPlaceNTT_DIF:core/or#254                                      mgc_or_1_6                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#254.itm                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#166                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#166.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#137                                     mgc_nor_1_2                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/nor#137.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34                          mgc_mux1hot_64_3                                                                                                      0.2660  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#34.itm                                                                                                                                            0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 13.6057 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  13.6057 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux       mgc_mux_64_1_2                                                                                                        0.5321  14.1377 
        inPlaceNTT_DIF:core/modExp_dev:while:modExp_dev:while:mux.itm                                                                                                                         0.0000  14.1377 
        inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)             mgc_reg_pos_64_0_0_0_0_0_0                                                                                            0.0000  14.1377 
                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                         Port                                                         Slack (Delay) Messages 
      -------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                       p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                       r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy(0)(3):obj.ld)                             and#48.itm                                                 14.5754  5.4246          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                               mux#95.rmff                                                11.7532  8.2468          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat)                  p.sva                                                      11.4245  8.5755          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                              modExp_dev:while:modExp_dev:while:mux.itm                   5.5963 14.4037          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                               operator-<64,false>:mux.itm                                16.1357  3.8643          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                               STAGE_MAIN_LOOP:mux.itm                                    17.8540  2.1460          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                               STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                18.1200  1.8800          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                            STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                     17.8540  2.1460          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut)                  operator-<64,false>:mux1h.itm                               5.3463 14.6537          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                               STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm 18.1120  1.8880          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                       modExp_dev:result:modExp_dev:result:mux.itm                18.6699  1.3301          
      inPlaceNTT_DIF:core/reg(tmp#2.lpi#4.dfm)                                         COMP_LOOP:mux1h#6.itm                                      15.8857  4.1143          
      inPlaceNTT_DIF:core/reg(exit:COMP_LOOP-1:modExp_dev#1:while)                     modExp_dev:while:mux1h#1.itm                               14.3254  5.6746          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:1).sva(7:0))                               COMP_LOOP:k:COMP_LOOP:k:and.itm                            18.1200  1.8800          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                 COMP_LOOP-1:operator+<64,false>:acc.tmp                    18.2804  1.7196          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)                                       COMP_LOOP:slc(z.out#1)(8-0).itm                            18.3780  1.6220          
      inPlaceNTT_DIF:core/reg(operator><64,false>#1:slc(operator><64,false>#1:acc)(8)) operator<<64,false>:slc(z.out#2)(8-0).itm                  15.1075  4.8925          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                           COMP_LOOP-2:acc.itm                                        19.3396  0.6604          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#1                               COMP_LOOP-2:operator+<64,false>:acc.itm                    19.0624  0.9376          
      inPlaceNTT_DIF:core/reg(tmp#1.lpi#4.dfm)                                         COMP_LOOP:mux1h#9.itm                                      17.7079  2.2921          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(8:1))                               COMP_LOOP:k:COMP_LOOP:k:mux.itm                            16.4017  3.5983          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(0))                                 COMP_LOOP:or#1.itm                                         16.1357  3.8643          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                              COMP_LOOP:COMP_LOOP:and.itm                                16.4017  3.5983          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(0).wea                                          17.3973  2.6027          
      inPlaceNTT_DIF                                                                   vec:rsc.triosy(0)(0).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(1).wea                                          17.3973  2.6027          
      inPlaceNTT_DIF                                                                   vec:rsc.triosy(0)(1).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(2).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(2).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(2).wea                                          17.3973  2.6027          
      inPlaceNTT_DIF                                                                   vec:rsc.triosy(0)(2).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(3).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(3).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                   vec:rsc(0)(3).wea                                          17.3973  2.6027          
      inPlaceNTT_DIF                                                                   vec:rsc.triosy(0)(3).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                   p:rsc.triosy.lz                                            19.8974  0.1026          
      inPlaceNTT_DIF                                                                   r:rsc.triosy.lz                                            19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     1 
    -                                                        65     1 
    -                                                        64     1 
    -                                                        11     1 
    -                                                        10     1 
    add3                                                              
    -                                                        10     2 
    and                                                               
    -                                                         8     2 
    -                                                        55     1 
    -                                                        10     1 
    -                                                         1   104 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_bb61c76201db0c9669a47462bb7d006361ff                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         8     3 
    -                                                        64     5 
    -                                                        55     1 
    -                                                         4     1 
    -                                                        10     3 
    -                                                         1    98 
    mux1h                                                             
    -                                                         9     1 
    -                                                         8     1 
    -                                                        64     6 
    -                                                         1     1 
    nand                                                              
    -                                                         1    16 
    nor                                                               
    -                                                        55     1 
    -                                                         1   120 
    not                                                               
    -                                                         9     3 
    -                                                         8     1 
    -                                                        64     1 
    -                                                         1   198 
    or                                                                
    -                                                         8     1 
    -                                                        64     1 
    -                                                        55     1 
    -                                                         1   160 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0     6 
    reg                                                               
    -                                                         9     1 
    -                                                         8     2 
    -                                                        64     9 
    -                                                        55     1 
    -                                                         4     1 
    -                                                        10     6 
    -                                                         1     5 
    rem                                                               
    -                                                        64     1 
    xor                                                               
    -                                                         1     2 
    
  End of Report
