

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_s'
================================================================
* Date:           Sun Oct 26 16:53:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.456 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                           |                                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_142            |lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            |     1026|     1026|  15.390 us|  15.390 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2_fu_148        |lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2        |        6|        6|  90.000 ns|  90.000 ns|     6|     6|                                              no|
        |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164           |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           |        ?|        ?|          ?|          ?|     0|     0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185  |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  |        7|        7|   0.105 us|   0.105 us|     6|     6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_196         |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         |       66|       66|   0.990 us|   0.990 us|    65|    65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    163|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     759|   3694|    -|
|Memory           |       96|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    282|    -|
|Register         |        -|    -|     202|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|    0|     961|   4139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2_fu_148        |lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2        |        0|   0|   85|    56|    0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_142            |lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush            |        0|   0|   15|    41|    0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164           |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress           |        0|   0|  635|  3412|    0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185  |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover  |        0|   0|   14|    96|    0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_196         |lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes         |        0|   0|   10|    89|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                      |                                                                |        0|   0|  759|  3694|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dict_U    |lzCompress_6_4_65536_6_1_4096_64_s_dict_RAM_T2P_BRAM_1R1W  |       48|  0|   0|    0|  2048|  432|     1|       884736|
    |dict_1_U  |lzCompress_6_4_65536_6_1_4096_64_s_dict_RAM_T2P_BRAM_1R1W  |       48|  0|   0|    0|  2048|  432|     1|       884736|
    +----------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                           |       96|  0|   0|    0|  4096|  864|     2|      1769472|
    +----------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |sub27_fu_264_p2                  |         +|   0|  0|  39|          32|           8|
    |ap_block_state9_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_204_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln93_fu_270_p2              |      icmp|   0|  0|  39|          32|           3|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln82_1_fu_328_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln82_2_fu_336_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln82_3_fu_344_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln82_4_fu_352_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln82_fu_320_p3            |    select|   0|  0|   8|           1|           8|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 163|         104|          55|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  53|         10|    1|         10|
    |ap_done                |   9|          2|    1|          2|
    |compressdStream_din    |  14|          3|   32|         96|
    |compressdStream_write  |  20|          4|    1|          4|
    |dict_1_address0        |  14|          3|   11|         33|
    |dict_1_ce0             |  14|          3|    1|          3|
    |dict_1_ce1             |   9|          2|    1|          2|
    |dict_1_d0              |  14|          3|  432|       1296|
    |dict_1_we0             |  14|          3|    1|          3|
    |dict_1_we1             |   9|          2|    1|          2|
    |dict_address0          |  14|          3|   11|         33|
    |dict_ce0               |  14|          3|    1|          3|
    |dict_ce1               |   9|          2|    1|          2|
    |dict_d0                |  14|          3|  432|       1296|
    |dict_we0               |  14|          3|    1|          3|
    |dict_we1               |   9|          2|    1|          2|
    |inStream_read          |  20|          4|    1|          4|
    |input_size_c2_blk_n    |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 282|         59|  932|       2798|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   9|   0|    9|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |arrayidx42_3_promoted170_loc_fu_92                                                      |   8|   0|    8|          0|
    |arrayidx48_promoted172_loc_fu_96                                                        |   8|   0|    8|          0|
    |arrayidx54_promoted164_loc_fu_80                                                        |   8|   0|    8|          0|
    |arrayidx61_promoted166_loc_fu_84                                                        |   8|   0|    8|          0|
    |arrayidx71_promoted168_loc_fu_88                                                        |   8|   0|    8|          0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2_fu_148_ap_start_reg        |   1|   0|    1|          0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_142_ap_start_reg            |   1|   0|    1|          0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164_ap_start_reg           |   1|   0|    1|          0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185_ap_start_reg  |   1|   0|    1|          0|
    |grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_196_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln64_reg_497                                                                       |   1|   0|    1|          0|
    |icmp_ln93_reg_521                                                                       |   1|   0|    1|          0|
    |input_size_read_reg_402                                                                 |  32|   0|   32|          0|
    |present_window_1_loc_fu_104                                                             |   8|   0|    8|          0|
    |present_window_2_loc_fu_108                                                             |   8|   0|    8|          0|
    |present_window_3_loc_fu_112                                                             |   8|   0|    8|          0|
    |present_window_4_loc_fu_116                                                             |   8|   0|    8|          0|
    |present_window_loc_fu_100                                                               |   8|   0|    8|          0|
    |select_ln82_1_reg_535                                                                   |   8|   0|    8|          0|
    |select_ln82_2_reg_540                                                                   |   8|   0|    8|          0|
    |select_ln82_3_reg_545                                                                   |   8|   0|    8|          0|
    |select_ln82_4_reg_550                                                                   |   8|   0|    8|          0|
    |select_ln82_reg_530                                                                     |   8|   0|    8|          0|
    |start_once_reg                                                                          |   1|   0|    1|          0|
    |sub27_reg_516                                                                           |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 202|   0|  202|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>|  return value|
|inStream_dout                   |   in|    8|     ap_fifo|                                 inStream|       pointer|
|inStream_empty_n                |   in|    1|     ap_fifo|                                 inStream|       pointer|
|inStream_read                   |  out|    1|     ap_fifo|                                 inStream|       pointer|
|compressdStream_din             |  out|   32|     ap_fifo|                          compressdStream|       pointer|
|compressdStream_full_n          |   in|    1|     ap_fifo|                          compressdStream|       pointer|
|compressdStream_write           |  out|    1|     ap_fifo|                          compressdStream|       pointer|
|compressdStream_num_data_valid  |   in|   32|     ap_fifo|                          compressdStream|       pointer|
|compressdStream_fifo_cap        |   in|   32|     ap_fifo|                          compressdStream|       pointer|
|input_size                      |   in|   32|     ap_none|                               input_size|        scalar|
|input_size_c2_din               |  out|   32|     ap_fifo|                            input_size_c2|       pointer|
|input_size_c2_full_n            |   in|    1|     ap_fifo|                            input_size_c2|       pointer|
|input_size_c2_write             |  out|    1|     ap_fifo|                            input_size_c2|       pointer|
|input_size_c2_num_data_valid    |   in|    3|     ap_fifo|                            input_size_c2|       pointer|
|input_size_c2_fifo_cap          |   in|    3|     ap_fifo|                            input_size_c2|       pointer|
+--------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size"   --->   Operation 10 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%present_window_11_loc = alloca i64 1"   --->   Operation 11 'alloca' 'present_window_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%present_window_12_loc = alloca i64 1"   --->   Operation 12 'alloca' 'present_window_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%present_window_13_loc = alloca i64 1"   --->   Operation 13 'alloca' 'present_window_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%present_window_14_loc = alloca i64 1"   --->   Operation 14 'alloca' 'present_window_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%present_window_15_loc = alloca i64 1"   --->   Operation 15 'alloca' 'present_window_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arrayidx54_promoted164_loc = alloca i64 1"   --->   Operation 16 'alloca' 'arrayidx54_promoted164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arrayidx61_promoted166_loc = alloca i64 1"   --->   Operation 17 'alloca' 'arrayidx61_promoted166_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arrayidx71_promoted168_loc = alloca i64 1"   --->   Operation 18 'alloca' 'arrayidx71_promoted168_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arrayidx42_3_promoted170_loc = alloca i64 1"   --->   Operation 19 'alloca' 'arrayidx42_3_promoted170_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arrayidx48_promoted172_loc = alloca i64 1"   --->   Operation 20 'alloca' 'arrayidx48_promoted172_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%present_window_loc = alloca i64 1"   --->   Operation 21 'alloca' 'present_window_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%present_window_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'present_window_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%present_window_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'present_window_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%present_window_3_loc = alloca i64 1"   --->   Operation 24 'alloca' 'present_window_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%present_window_4_loc = alloca i64 1"   --->   Operation 25 'alloca' 'present_window_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c2, i32 %input_size_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%dict = alloca i64 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66]   --->   Operation 31 'alloca' 'dict' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%dict_1 = alloca i64 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66]   --->   Operation 32 'alloca' 'dict_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%icmp_ln64 = icmp_eq  i32 %input_size_read, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:64]   --->   Operation 33 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %if.end, void %cleanup.cont" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%fence_ln75 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i32 4294967295, i8 %inStream, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75]   --->   Operation 35 'fence' 'fence_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_dict_flush, i432 %dict_1, i432 %dict"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%fence_ln84 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i32 4294967295, i8 %inStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84]   --->   Operation 37 'fence' 'fence_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Outline_VITIS_LOOP_84_2, i8 %inStream, i8 %present_window_4_loc, i8 %present_window_3_loc, i8 %present_window_2_loc, i8 %present_window_1_loc, i8 %present_window_loc, i8 %arrayidx48_promoted172_loc, i8 %arrayidx42_3_promoted170_loc, i8 %arrayidx71_promoted168_loc, i8 %arrayidx61_promoted166_loc, i8 %arrayidx54_promoted164_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 39 [1/2] (3.17ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_dict_flush, i432 %dict_1, i432 %dict"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 40 [1/2] (1.65ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Outline_VITIS_LOOP_84_2, i8 %inStream, i8 %present_window_4_loc, i8 %present_window_3_loc, i8 %present_window_2_loc, i8 %present_window_1_loc, i8 %present_window_loc, i8 %arrayidx48_promoted172_loc, i8 %arrayidx42_3_promoted170_loc, i8 %arrayidx71_promoted168_loc, i8 %arrayidx61_promoted166_loc, i8 %arrayidx54_promoted164_loc"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%fence_ln0 = fence void @_ssdm_op_Fence, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream"   --->   Operation 41 'fence' 'fence_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%arrayidx48_promoted172_loc_load = load i8 %arrayidx48_promoted172_loc"   --->   Operation 42 'load' 'arrayidx48_promoted172_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%arrayidx42_3_promoted170_loc_load = load i8 %arrayidx42_3_promoted170_loc"   --->   Operation 43 'load' 'arrayidx42_3_promoted170_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%arrayidx71_promoted168_loc_load = load i8 %arrayidx71_promoted168_loc"   --->   Operation 44 'load' 'arrayidx71_promoted168_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%arrayidx61_promoted166_loc_load = load i8 %arrayidx61_promoted166_loc"   --->   Operation 45 'load' 'arrayidx61_promoted166_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%arrayidx54_promoted164_loc_load = load i8 %arrayidx54_promoted164_loc"   --->   Operation 46 'load' 'arrayidx54_promoted164_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%sub27 = add i32 %input_size_read, i32 4294967232"   --->   Operation 47 'add' 'sub27' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.55ns)   --->   "%icmp_ln93 = icmp_ugt  i32 %sub27, i32 5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 48 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%fence_ln93 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 49 'fence' 'fence_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (1.58ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress, i8 %arrayidx48_promoted172_loc_load, i8 %arrayidx42_3_promoted170_loc_load, i8 %arrayidx71_promoted168_loc_load, i8 %arrayidx61_promoted166_loc_load, i8 %arrayidx54_promoted164_loc_load, i32 %sub27, i32 %compressdStream, i432 %dict_1, i432 %dict, i8 %inStream, i8 %present_window_15_loc, i8 %present_window_14_loc, i8 %present_window_13_loc, i8 %present_window_12_loc, i8 %present_window_11_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress, i8 %arrayidx48_promoted172_loc_load, i8 %arrayidx42_3_promoted170_loc_load, i8 %arrayidx71_promoted168_loc_load, i8 %arrayidx61_promoted166_loc_load, i8 %arrayidx54_promoted164_loc_load, i32 %sub27, i32 %compressdStream, i432 %dict_1, i432 %dict, i8 %inStream, i8 %present_window_15_loc, i8 %present_window_14_loc, i8 %present_window_13_loc, i8 %present_window_12_loc, i8 %present_window_11_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.19>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%present_window_4_loc_load = load i8 %present_window_4_loc"   --->   Operation 52 'load' 'present_window_4_loc_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%present_window_3_loc_load = load i8 %present_window_3_loc"   --->   Operation 53 'load' 'present_window_3_loc_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%present_window_2_loc_load = load i8 %present_window_2_loc"   --->   Operation 54 'load' 'present_window_2_loc_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%present_window_1_loc_load = load i8 %present_window_1_loc"   --->   Operation 55 'load' 'present_window_1_loc_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%present_window_loc_load = load i8 %present_window_loc"   --->   Operation 56 'load' 'present_window_loc_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%present_window_15_loc_load = load i8 %present_window_15_loc"   --->   Operation 57 'load' 'present_window_15_loc_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%present_window_14_loc_load = load i8 %present_window_14_loc"   --->   Operation 58 'load' 'present_window_14_loc_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%present_window_13_loc_load = load i8 %present_window_13_loc"   --->   Operation 59 'load' 'present_window_13_loc_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%present_window_12_loc_load = load i8 %present_window_12_loc"   --->   Operation 60 'load' 'present_window_12_loc_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%present_window_11_loc_load = load i8 %present_window_11_loc"   --->   Operation 61 'load' 'present_window_11_loc_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.24ns)   --->   "%select_ln82 = select i1 %icmp_ln93, i8 %present_window_15_loc_load, i8 %present_window_4_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 62 'select' 'select_ln82' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.24ns)   --->   "%select_ln82_1 = select i1 %icmp_ln93, i8 %present_window_14_loc_load, i8 %present_window_3_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 63 'select' 'select_ln82_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.24ns)   --->   "%select_ln82_2 = select i1 %icmp_ln93, i8 %present_window_13_loc_load, i8 %present_window_2_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 64 'select' 'select_ln82_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.24ns)   --->   "%select_ln82_3 = select i1 %icmp_ln93, i8 %present_window_12_loc_load, i8 %present_window_1_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 65 'select' 'select_ln82_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.24ns)   --->   "%select_ln82_4 = select i1 %icmp_ln93, i8 %present_window_11_loc_load, i8 %present_window_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 66 'select' 'select_ln82_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%fence_ln205 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205]   --->   Operation 67 'fence' 'fence_ln205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (1.94ns)   --->   "%call_ln82 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress_leftover, i8 %select_ln82_4, i8 %select_ln82_3, i8 %select_ln82_2, i8 %select_ln82_1, i8 %select_ln82, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 68 'call' 'call_ln82' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.82>
ST_7 : Operation 69 [1/2] (4.82ns)   --->   "%call_ln82 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress_leftover, i8 %select_ln82_4, i8 %select_ln82_3, i8 %select_ln82_2, i8 %select_ln82_1, i8 %select_ln82, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82]   --->   Operation 69 'call' 'call_ln82' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%fence_ln212 = fence void @_ssdm_op_Fence, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212]   --->   Operation 70 'fence' 'fence_ln212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%fence_ln212 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212]   --->   Operation 71 'fence' 'fence_ln212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 5.04>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict_1, i64 666, i64 30, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:67]   --->   Operation 73 'specmemcore' 'specmemcore_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:67]   --->   Operation 74 'specmemcore' 'specmemcore_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 75 [1/2] (5.04ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 75 'call' 'call_ln0' <Predicate = (!icmp_ln64)> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln218 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:218]   --->   Operation 77 'ret' 'ret_ln218' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compressdStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_size_read                   (read         ) [ 0011100000]
present_window_11_loc             (alloca       ) [ 0011111000]
present_window_12_loc             (alloca       ) [ 0011111000]
present_window_13_loc             (alloca       ) [ 0011111000]
present_window_14_loc             (alloca       ) [ 0011111000]
present_window_15_loc             (alloca       ) [ 0011111000]
arrayidx54_promoted164_loc        (alloca       ) [ 0011100000]
arrayidx61_promoted166_loc        (alloca       ) [ 0011100000]
arrayidx71_promoted168_loc        (alloca       ) [ 0011100000]
arrayidx42_3_promoted170_loc      (alloca       ) [ 0011100000]
arrayidx48_promoted172_loc        (alloca       ) [ 0011100000]
present_window_loc                (alloca       ) [ 0011111000]
present_window_1_loc              (alloca       ) [ 0011111000]
present_window_2_loc              (alloca       ) [ 0011111000]
present_window_3_loc              (alloca       ) [ 0011111000]
present_window_4_loc              (alloca       ) [ 0011111000]
specinterface_ln0                 (specinterface) [ 0000000000]
write_ln0                         (write        ) [ 0000000000]
specmemcore_ln0                   (specmemcore  ) [ 0000000000]
specinterface_ln0                 (specinterface) [ 0000000000]
specinterface_ln0                 (specinterface) [ 0000000000]
dict                              (alloca       ) [ 0011111111]
dict_1                            (alloca       ) [ 0011111111]
icmp_ln64                         (icmp         ) [ 0111111111]
br_ln64                           (br           ) [ 0000000000]
fence_ln75                        (fence        ) [ 0000000000]
fence_ln84                        (fence        ) [ 0000000000]
call_ln0                          (call         ) [ 0000000000]
call_ln0                          (call         ) [ 0000000000]
fence_ln0                         (fence        ) [ 0000000000]
arrayidx48_promoted172_loc_load   (load         ) [ 0000010000]
arrayidx42_3_promoted170_loc_load (load         ) [ 0000010000]
arrayidx71_promoted168_loc_load   (load         ) [ 0000010000]
arrayidx61_promoted166_loc_load   (load         ) [ 0000010000]
arrayidx54_promoted164_loc_load   (load         ) [ 0000010000]
sub27                             (add          ) [ 0000010000]
icmp_ln93                         (icmp         ) [ 0000011000]
fence_ln93                        (fence        ) [ 0000000000]
call_ln0                          (call         ) [ 0000000000]
present_window_4_loc_load         (load         ) [ 0000000000]
present_window_3_loc_load         (load         ) [ 0000000000]
present_window_2_loc_load         (load         ) [ 0000000000]
present_window_1_loc_load         (load         ) [ 0000000000]
present_window_loc_load           (load         ) [ 0000000000]
present_window_15_loc_load        (load         ) [ 0000000000]
present_window_14_loc_load        (load         ) [ 0000000000]
present_window_13_loc_load        (load         ) [ 0000000000]
present_window_12_loc_load        (load         ) [ 0000000000]
present_window_11_loc_load        (load         ) [ 0000000000]
select_ln82                       (select       ) [ 0000000100]
select_ln82_1                     (select       ) [ 0000000100]
select_ln82_2                     (select       ) [ 0000000100]
select_ln82_3                     (select       ) [ 0000000100]
select_ln82_4                     (select       ) [ 0000000100]
fence_ln205                       (fence        ) [ 0000000000]
call_ln82                         (call         ) [ 0000000000]
fence_ln212                       (fence        ) [ 0000000000]
fence_ln212                       (fence        ) [ 0000000000]
specmemcore_ln67                  (specmemcore  ) [ 0000000000]
specmemcore_ln67                  (specmemcore  ) [ 0000000000]
call_ln0                          (call         ) [ 0000000000]
br_ln0                            (br           ) [ 0000000000]
ret_ln218                         (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compressdStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size_c2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_dict_flush"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Outline_VITIS_LOOP_84_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_compress_leftover"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="present_window_11_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_11_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="present_window_12_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_12_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="present_window_13_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_13_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="present_window_14_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_14_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="present_window_15_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_15_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arrayidx54_promoted164_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayidx54_promoted164_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arrayidx61_promoted166_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayidx61_promoted166_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arrayidx71_promoted168_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayidx71_promoted168_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arrayidx42_3_promoted170_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayidx42_3_promoted170_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arrayidx48_promoted172_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayidx48_promoted172_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="present_window_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="present_window_1_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_1_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="present_window_2_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_2_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="present_window_3_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_3_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="present_window_4_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="present_window_4_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dict_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="432" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dict/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="dict_1_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="432" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dict_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_size_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="432" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="432" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="1"/>
<pin id="152" dir="0" index="3" bw="8" slack="1"/>
<pin id="153" dir="0" index="4" bw="8" slack="1"/>
<pin id="154" dir="0" index="5" bw="8" slack="1"/>
<pin id="155" dir="0" index="6" bw="8" slack="1"/>
<pin id="156" dir="0" index="7" bw="8" slack="1"/>
<pin id="157" dir="0" index="8" bw="8" slack="1"/>
<pin id="158" dir="0" index="9" bw="8" slack="1"/>
<pin id="159" dir="0" index="10" bw="8" slack="1"/>
<pin id="160" dir="0" index="11" bw="8" slack="1"/>
<pin id="161" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="8" slack="0"/>
<pin id="169" dir="0" index="4" bw="8" slack="0"/>
<pin id="170" dir="0" index="5" bw="8" slack="0"/>
<pin id="171" dir="0" index="6" bw="32" slack="0"/>
<pin id="172" dir="0" index="7" bw="32" slack="0"/>
<pin id="173" dir="0" index="8" bw="432" slack="2147483647"/>
<pin id="174" dir="0" index="9" bw="432" slack="2147483647"/>
<pin id="175" dir="0" index="10" bw="8" slack="0"/>
<pin id="176" dir="0" index="11" bw="8" slack="3"/>
<pin id="177" dir="0" index="12" bw="8" slack="3"/>
<pin id="178" dir="0" index="13" bw="8" slack="3"/>
<pin id="179" dir="0" index="14" bw="8" slack="3"/>
<pin id="180" dir="0" index="15" bw="8" slack="3"/>
<pin id="181" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="0"/>
<pin id="190" dir="0" index="4" bw="8" slack="0"/>
<pin id="191" dir="0" index="5" bw="8" slack="0"/>
<pin id="192" dir="0" index="6" bw="32" slack="0"/>
<pin id="193" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln64_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fence_ln75_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="8" slack="0"/>
<pin id="215" dir="0" index="4" bw="32" slack="0"/>
<pin id="216" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln75/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="fence_ln84_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="8" slack="0"/>
<pin id="227" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln84/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fence_ln0_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="8" slack="0"/>
<pin id="237" dir="0" index="4" bw="32" slack="0"/>
<pin id="238" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln0/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="arrayidx48_promoted172_loc_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="3"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayidx48_promoted172_loc_load/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="arrayidx42_3_promoted170_loc_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="3"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayidx42_3_promoted170_loc_load/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="arrayidx71_promoted168_loc_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="3"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayidx71_promoted168_loc_load/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="arrayidx61_promoted166_loc_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="3"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayidx61_promoted166_loc_load/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="arrayidx54_promoted164_loc_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayidx54_promoted164_loc_load/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub27_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="3"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub27/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln93_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="fence_ln93_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="0" index="4" bw="8" slack="0"/>
<pin id="282" dir="0" index="5" bw="32" slack="0"/>
<pin id="283" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln93/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="present_window_4_loc_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="5"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_4_loc_load/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="present_window_3_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="5"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_3_loc_load/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="present_window_2_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="5"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_2_loc_load/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="present_window_1_loc_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="5"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_1_loc_load/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="present_window_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="5"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_loc_load/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="present_window_15_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="5"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_15_loc_load/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="present_window_14_loc_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="5"/>
<pin id="310" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_14_loc_load/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="present_window_13_loc_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="5"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_13_loc_load/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="present_window_12_loc_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="5"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_12_loc_load/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="present_window_11_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="5"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="present_window_11_loc_load/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln82_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln82_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln82_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="2"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_2/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln82_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_3/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln82_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="2"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_4/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="fence_ln205_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="32" slack="0"/>
<pin id="365" dir="0" index="4" bw="1" slack="0"/>
<pin id="366" dir="0" index="5" bw="32" slack="0"/>
<pin id="367" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln205/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="fence_ln212_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="0" index="3" bw="8" slack="0"/>
<pin id="379" dir="0" index="4" bw="32" slack="0"/>
<pin id="380" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln212/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="fence_ln212_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="0" index="3" bw="32" slack="0"/>
<pin id="391" dir="0" index="4" bw="1" slack="0"/>
<pin id="392" dir="0" index="5" bw="8" slack="0"/>
<pin id="393" dir="0" index="6" bw="32" slack="0"/>
<pin id="394" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln212/8 "/>
</bind>
</comp>

<comp id="402" class="1005" name="input_size_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="3"/>
<pin id="404" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_size_read "/>
</bind>
</comp>

<comp id="407" class="1005" name="present_window_11_loc_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="3"/>
<pin id="409" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="present_window_11_loc "/>
</bind>
</comp>

<comp id="413" class="1005" name="present_window_12_loc_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="3"/>
<pin id="415" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="present_window_12_loc "/>
</bind>
</comp>

<comp id="419" class="1005" name="present_window_13_loc_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="3"/>
<pin id="421" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="present_window_13_loc "/>
</bind>
</comp>

<comp id="425" class="1005" name="present_window_14_loc_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="3"/>
<pin id="427" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="present_window_14_loc "/>
</bind>
</comp>

<comp id="431" class="1005" name="present_window_15_loc_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="3"/>
<pin id="433" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="present_window_15_loc "/>
</bind>
</comp>

<comp id="437" class="1005" name="arrayidx54_promoted164_loc_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx54_promoted164_loc "/>
</bind>
</comp>

<comp id="443" class="1005" name="arrayidx61_promoted166_loc_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="1"/>
<pin id="445" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx61_promoted166_loc "/>
</bind>
</comp>

<comp id="449" class="1005" name="arrayidx71_promoted168_loc_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx71_promoted168_loc "/>
</bind>
</comp>

<comp id="455" class="1005" name="arrayidx42_3_promoted170_loc_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx42_3_promoted170_loc "/>
</bind>
</comp>

<comp id="461" class="1005" name="arrayidx48_promoted172_loc_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arrayidx48_promoted172_loc "/>
</bind>
</comp>

<comp id="467" class="1005" name="present_window_loc_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="present_window_loc "/>
</bind>
</comp>

<comp id="473" class="1005" name="present_window_1_loc_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="present_window_1_loc "/>
</bind>
</comp>

<comp id="479" class="1005" name="present_window_2_loc_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="present_window_2_loc "/>
</bind>
</comp>

<comp id="485" class="1005" name="present_window_3_loc_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="present_window_3_loc "/>
</bind>
</comp>

<comp id="491" class="1005" name="present_window_4_loc_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="present_window_4_loc "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln64_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="8"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="516" class="1005" name="sub27_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub27 "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln93_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="2"/>
<pin id="523" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="530" class="1005" name="select_ln82_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="1"/>
<pin id="532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="535" class="1005" name="select_ln82_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="select_ln82_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="select_ln82_3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_3 "/>
</bind>
</comp>

<comp id="550" class="1005" name="select_ln82_4_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="164" pin=10"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="185" pin=6"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="128" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="269"><net_src comp="264" pin="2"/><net_sink comp="164" pin=6"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="276" pin=5"/></net>

<net id="325"><net_src comp="305" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="290" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="185" pin=5"/></net>

<net id="333"><net_src comp="308" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="293" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="185" pin=4"/></net>

<net id="341"><net_src comp="311" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="296" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="185" pin=3"/></net>

<net id="349"><net_src comp="314" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="299" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="357"><net_src comp="317" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="302" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="0" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="2" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="360" pin=4"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="360" pin=5"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="2" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="385"><net_src comp="2" pin="0"/><net_sink comp="374" pin=4"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="2" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="400"><net_src comp="0" pin="0"/><net_sink comp="386" pin=5"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="386" pin=6"/></net>

<net id="405"><net_src comp="128" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="410"><net_src comp="60" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="164" pin=15"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="416"><net_src comp="64" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="164" pin=14"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="422"><net_src comp="68" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="164" pin=13"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="428"><net_src comp="72" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="164" pin=12"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="434"><net_src comp="76" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="164" pin=11"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="440"><net_src comp="80" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="148" pin=11"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="446"><net_src comp="84" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="148" pin=10"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="452"><net_src comp="88" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="148" pin=9"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="458"><net_src comp="92" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="148" pin=8"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="464"><net_src comp="96" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="148" pin=7"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="470"><net_src comp="100" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="476"><net_src comp="104" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="482"><net_src comp="108" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="488"><net_src comp="112" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="494"><net_src comp="116" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="500"><net_src comp="204" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="519"><net_src comp="264" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="164" pin=6"/></net>

<net id="524"><net_src comp="270" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="533"><net_src comp="320" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="185" pin=5"/></net>

<net id="538"><net_src comp="328" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="543"><net_src comp="336" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="548"><net_src comp="344" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="553"><net_src comp="352" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStream | {}
	Port: compressdStream | {4 5 6 7 8 9 }
	Port: input_size_c2 | {1 }
 - Input state : 
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64> : inStream | {2 3 4 5 8 9 }
	Port: lzCompress<6, 4, 65536, 6, 1, 4096, 64> : input_size | {1 }
  - Chain level:
	State 1
		br_ln64 : 1
	State 2
	State 3
	State 4
		icmp_ln93 : 1
		call_ln0 : 1
	State 5
	State 6
		select_ln82 : 1
		select_ln82_1 : 1
		select_ln82_2 : 1
		select_ln82_3 : 1
		select_ln82_4 : 1
		call_ln82 : 2
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|
| Operation|                              Functional Unit                              |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |      grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_142      |    0    |    13   |    14   |
|          |    grp_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2_fu_148    |    0    |    83   |    22   |
|   call   |      grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164     |  3.176  |   652   |   3235  |
|          | grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185 |    0    |    11   |    47   |
|          |     grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_196    |    0    |    7    |    28   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                              icmp_ln64_fu_204                             |    0    |    0    |    39   |
|          |                              icmp_ln93_fu_270                             |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                             select_ln82_fu_320                            |    0    |    0    |    8    |
|          |                            select_ln82_1_fu_328                           |    0    |    0    |    8    |
|  select  |                            select_ln82_2_fu_336                           |    0    |    0    |    8    |
|          |                            select_ln82_3_fu_344                           |    0    |    0    |    8    |
|          |                            select_ln82_4_fu_352                           |    0    |    0    |    8    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                sub27_fu_264                               |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   read   |                        input_size_read_read_fu_128                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   write  |                           write_ln0_write_fu_134                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                             fence_ln75_fu_210                             |    0    |    0    |    0    |
|          |                             fence_ln84_fu_222                             |    0    |    0    |    0    |
|          |                              fence_ln0_fu_232                             |    0    |    0    |    0    |
|   fence  |                             fence_ln93_fu_276                             |    0    |    0    |    0    |
|          |                             fence_ln205_fu_360                            |    0    |    0    |    0    |
|          |                             fence_ln212_fu_374                            |    0    |    0    |    0    |
|          |                             fence_ln212_fu_386                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                           |  3.176  |   766   |   3503  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| dict |   48   |    0   |    0   |
|dict_1|   48   |    0   |    0   |
+------+--------+--------+--------+
| Total|   96   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|arrayidx42_3_promoted170_loc_reg_455|    8   |
| arrayidx48_promoted172_loc_reg_461 |    8   |
| arrayidx54_promoted164_loc_reg_437 |    8   |
| arrayidx61_promoted166_loc_reg_443 |    8   |
| arrayidx71_promoted168_loc_reg_449 |    8   |
|          icmp_ln64_reg_497         |    1   |
|          icmp_ln93_reg_521         |    1   |
|       input_size_read_reg_402      |   32   |
|    present_window_11_loc_reg_407   |    8   |
|    present_window_12_loc_reg_413   |    8   |
|    present_window_13_loc_reg_419   |    8   |
|    present_window_14_loc_reg_425   |    8   |
|    present_window_15_loc_reg_431   |    8   |
|    present_window_1_loc_reg_473    |    8   |
|    present_window_2_loc_reg_479    |    8   |
|    present_window_3_loc_reg_485    |    8   |
|    present_window_4_loc_reg_491    |    8   |
|     present_window_loc_reg_467     |    8   |
|        select_ln82_1_reg_535       |    8   |
|        select_ln82_2_reg_540       |    8   |
|        select_ln82_3_reg_545       |    8   |
|        select_ln82_4_reg_550       |    8   |
|         select_ln82_reg_530        |    8   |
|            sub27_reg_516           |   32   |
+------------------------------------+--------+
|                Total               |   226  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|      grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164     |  p6  |   2  |  32  |   64   ||    0    ||    9    |
| grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185 |  p2  |   2  |   8  |   16   ||    0    ||    9    |
| grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185 |  p3  |   2  |   8  |   16   ||    0    ||    9    |
| grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185 |  p4  |   2  |   8  |   16   ||    0    ||    9    |
| grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185 |  p5  |   2  |   8  |   16   ||    0    ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                   Total                                   |      |      |      |   144  ||  9.528  ||    0    ||    54   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    3   |   766  |  3503  |
|   Memory  |   96   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    0   |   54   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   12   |   992  |  3557  |
+-----------+--------+--------+--------+--------+
