// Seed: 1681414027
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output uwire id_2,
    output supply0 id_3,
    output uwire id_4
);
endmodule
macromodule module_1 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    output tri1 id_6
);
  supply0 id_8;
  specify
    specparam id_9 = 1, id_10 = 1, id_11 = id_8;
  endspecify module_0(
      id_0, id_6, id_1, id_6, id_6
  );
  wire id_12;
  wire id_13;
endmodule
