// Seed: 2011688167
module module_0 (
    output wire  id_0,
    output tri0  id_1,
    output tri   id_2,
    output wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    input  tri0  id_6,
    output wand  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    input  wire  id_10,
    output tri0  id_11
);
  wire id_13;
  assign id_11 = 1;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri1  id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_2, id_2, id_1, id_2, id_1, id_2, id_1, id_0, id_1, id_2
  );
endmodule
