$date
     Fri Mar 15 16:55:37 2024

$end
$version
     Generated by HCM VCD formatter for cell: shiftRegDifCLK_flat
$end
$timescale
     1s
$end
$scope module DUT $end
$var wire 1 " C1 $end
$var wire 1 # C2 $end
$var wire 1 $ C3 $end
$var wire 1 % I $end
$var wire 1 & S $end
$scope module ff1 $end
$upscope $end
$scope module ff2 $end
$upscope $end
$scope module ff3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
#1
1"
1#
1$
0%
0&
#2
1"
1#
0$
0%
0&
#3
1"
0#
1$
0%
0&
#4
1"
0#
0$
0%
0&
#5
0"
1#
1$
0%
0&
#6
0"
1#
0$
0%
0&
#7
0"
0#
1$
0%
0&
#8
0"
0#
0$
1%
0&
#9
1"
1#
1$
0%
0&
#10
1"
1#
0$
0%
0&
#11
1"
0#
1$
0%
0&
#12
1"
0#
0$
0%
0&
#13
0"
1#
1$
0%
0&
#14
0"
1#
0$
0%
0&
#15
0"
0#
1$
0%
1&
#16
