set_property SRC_FILE_INFO {cfile:c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_2_0/synth/versal_ibert_gt_quad_base_2_0_ooc.xdc rfile:../../../../../versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_2_0/synth/versal_ibert_gt_quad_base_2_0_ooc.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_gt_quad_base_2_0_synth_1/dont_touch.xdc rfile:../../../dont_touch.xdc id:2} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:3 order:LATE scoped_inst:inst/u_ch0_10_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:4 order:LATE scoped_inst:inst/u_ch0_11_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:5 order:LATE scoped_inst:inst/u_ch0_mstrxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:6 order:LATE scoped_inst:inst/u_ch0_msttxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:7 order:LATE scoped_inst:inst/u_ch0_rxpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:8 order:LATE scoped_inst:inst/u_ch0_rxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:9 order:LATE scoped_inst:inst/u_ch0_txpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:10 order:LATE scoped_inst:inst/u_ch0_txresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:11 order:LATE scoped_inst:inst/u_ch1_10_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:12 order:LATE scoped_inst:inst/u_ch1_11_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:13 order:LATE scoped_inst:inst/u_ch1_mstrxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:14 order:LATE scoped_inst:inst/u_ch1_msttxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:15 order:LATE scoped_inst:inst/u_ch1_rxpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:16 order:LATE scoped_inst:inst/u_ch1_rxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:17 order:LATE scoped_inst:inst/u_ch1_txpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:18 order:LATE scoped_inst:inst/u_ch1_txresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:19 order:LATE scoped_inst:inst/u_ch2_10_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:20 order:LATE scoped_inst:inst/u_ch2_11_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:21 order:LATE scoped_inst:inst/u_ch2_mstrxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:22 order:LATE scoped_inst:inst/u_ch2_msttxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:23 order:LATE scoped_inst:inst/u_ch2_rxpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:24 order:LATE scoped_inst:inst/u_ch2_rxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:25 order:LATE scoped_inst:inst/u_ch2_txpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:26 order:LATE scoped_inst:inst/u_ch2_txresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:27 order:LATE scoped_inst:inst/u_ch3_10_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:28 order:LATE scoped_inst:inst/u_ch3_11_pcsrsvdout/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:29 order:LATE scoped_inst:inst/u_ch3_mstrxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:30 order:LATE scoped_inst:inst/u_ch3_msttxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:31 order:LATE scoped_inst:inst/u_ch3_rxpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:32 order:LATE scoped_inst:inst/u_ch3_rxresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:33 order:LATE scoped_inst:inst/u_ch3_txpmaresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:34 order:LATE scoped_inst:inst/u_ch3_txresetdone/u_rstdone_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:35 order:LATE scoped_inst:inst/ch0_rx_function_inst/MSTRXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:36 order:LATE scoped_inst:inst/ch0_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:37 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:38 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:39 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:40 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:41 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:42 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:43 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:44 order:LATE scoped_inst:{inst/ch0_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:45 order:LATE scoped_inst:inst/ch0_tx_function_inst/MSTTXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:46 order:LATE scoped_inst:inst/ch0_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:47 order:LATE scoped_inst:inst/ch0_tx_function_inst/TXLANEDESKEW_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:48 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:49 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:50 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:51 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:52 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:53 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:54 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:55 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:56 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:57 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:58 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:59 order:LATE scoped_inst:{inst/ch0_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:60 order:LATE scoped_inst:inst/ch1_rx_function_inst/MSTRXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:61 order:LATE scoped_inst:inst/ch1_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:62 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:63 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:64 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:65 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:66 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:67 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:68 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:69 order:LATE scoped_inst:{inst/ch1_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:70 order:LATE scoped_inst:inst/ch1_tx_function_inst/MSTTXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:71 order:LATE scoped_inst:inst/ch1_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:72 order:LATE scoped_inst:inst/ch1_tx_function_inst/TXLANEDESKEW_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:73 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:74 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:75 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:76 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:77 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:78 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:79 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:80 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:81 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:82 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:83 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:84 order:LATE scoped_inst:{inst/ch1_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:85 order:LATE scoped_inst:inst/ch2_rx_function_inst/MSTRXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:86 order:LATE scoped_inst:inst/ch2_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:87 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:88 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:89 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:90 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:91 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:92 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:93 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:94 order:LATE scoped_inst:{inst/ch2_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:95 order:LATE scoped_inst:inst/ch2_tx_function_inst/MSTTXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:96 order:LATE scoped_inst:inst/ch2_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:97 order:LATE scoped_inst:inst/ch2_tx_function_inst/TXLANEDESKEW_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:98 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:99 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:100 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:101 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:102 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:103 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:104 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:105 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:106 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:107 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:108 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:109 order:LATE scoped_inst:{inst/ch2_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:110 order:LATE scoped_inst:inst/ch3_rx_function_inst/MSTRXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:111 order:LATE scoped_inst:inst/ch3_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:112 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:113 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:114 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:115 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:116 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:117 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:118 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:119 order:LATE scoped_inst:{inst/ch3_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:120 order:LATE scoped_inst:inst/ch3_tx_function_inst/MSTTXRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:121 order:LATE scoped_inst:inst/ch3_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:122 order:LATE scoped_inst:inst/ch3_tx_function_inst/TXLANEDESKEW_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:123 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:124 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:125 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:126 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:127 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:128 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:129 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:130 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:131 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:132 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:133 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:134 order:LATE scoped_inst:{inst/ch3_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:135 order:LATE scoped_inst:inst/ch0_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:136 order:LATE scoped_inst:inst/ch0_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:137 order:LATE scoped_inst:inst/ch1_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:138 order:LATE scoped_inst:inst/ch1_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:139 order:LATE scoped_inst:inst/ch2_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:140 order:LATE scoped_inst:inst/ch2_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:141 order:LATE scoped_inst:inst/ch3_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:142 order:LATE scoped_inst:inst/ch3_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync unmanaged:yes} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:12 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 6.400 -name GT_REFCLK0 [get_ports GT_REFCLK0]
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 8.000 -name apb3clk [get_ports apb3clk]
set_property src_info {type:SCOPED_XDC file:1 line:22 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch0_txusrclk [get_ports ch0_txusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:25 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch1_txusrclk [get_ports ch1_txusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:28 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch2_txusrclk [get_ports ch2_txusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:31 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch3_txusrclk [get_ports ch3_txusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:35 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch0_rxusrclk [get_ports ch0_rxusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:38 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch1_rxusrclk [get_ports ch1_rxusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:41 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch2_rxusrclk [get_ports ch2_rxusrclk]
set_property src_info {type:SCOPED_XDC file:1 line:44 export:INPUT save:INPUT read:FILTER_OUT_OF_CONTEXT} [current_design]
create_clock -period 3.103 -name ch3_rxusrclk [get_ports ch3_rxusrclk]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch0_rxoutclk -source [get_pins inst/quad_inst/HSCLK0_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH0_RXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch0_txoutclk -source [get_pins inst/quad_inst/HSCLK0_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH0_TXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch1_rxoutclk -source [get_pins inst/quad_inst/HSCLK0_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH1_RXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch1_txoutclk -source [get_pins inst/quad_inst/HSCLK0_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH1_TXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch2_rxoutclk -source [get_pins inst/quad_inst/HSCLK1_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH2_RXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch2_txoutclk -source [get_pins inst/quad_inst/HSCLK1_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH2_TXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch3_rxoutclk -source [get_pins inst/quad_inst/HSCLK1_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH3_RXOUTCLK]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name ch3_txoutclk -source [get_pins inst/quad_inst/HSCLK1_LCPLLGTREFCLK0] -edges {1 2 3} -edge_shift {0.000 -1.648 -3.297} -add -master_clock [get_clocks GT_REFCLK0] [get_pins inst/quad_inst/CH3_TXOUTCLK]
set_property src_info {type:XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst]
current_instance inst/u_ch0_10_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:3 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_11_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:4 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_mstrxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:5 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_msttxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:6 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_rxpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:7 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_rxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:8 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_txpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:9 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch0_txresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:10 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_10_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:11 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_11_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:12 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_mstrxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:13 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_msttxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:14 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_rxpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:15 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_rxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:16 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_txpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:17 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch1_txresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:18 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_10_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:19 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_11_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:20 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_mstrxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:21 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_msttxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:22 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_rxpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:23 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_rxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:24 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_txpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:25 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch2_txresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:26 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_10_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:27 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_11_pcsrsvdout/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:28 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_mstrxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:29 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_msttxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:30 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_rxpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:31 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_rxresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:32 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_txpmaresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:33 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/u_ch3_txresetdone/u_rstdone_sync
set_property src_info {type:SCOPED_XDC file:34 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_rx_function_inst/MSTRXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:35 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:36 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:37 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:38 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:39 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:40 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:41 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:43 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_tx_function_inst/MSTTXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:45 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_tx_function_inst/TXLANEDESKEW_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:47 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:48 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:49 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:50 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:51 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:52 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:53 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:54 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:55 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:56 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:57 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:58 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch0_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:59 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_rx_function_inst/MSTRXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:60 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:61 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:62 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:63 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:64 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:65 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:66 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:67 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:68 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:69 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_tx_function_inst/MSTTXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:70 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:71 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_tx_function_inst/TXLANEDESKEW_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:72 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:73 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:74 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:75 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:76 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:77 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:78 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:79 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:80 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:81 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:82 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:83 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch1_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:84 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_rx_function_inst/MSTRXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:85 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:86 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:87 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:88 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:89 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:90 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:91 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:92 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:93 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:94 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_tx_function_inst/MSTTXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:95 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:96 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_tx_function_inst/TXLANEDESKEW_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:97 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:98 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:99 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:100 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:101 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:102 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:103 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:104 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:105 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:106 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:107 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:108 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch2_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:109 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_rx_function_inst/MSTRXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:110 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:111 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:112 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:113 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:114 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:115 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:116 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:117 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:118 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:119 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_tx_function_inst/MSTTXRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:120 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:121 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_tx_function_inst/TXLANEDESKEW_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:122 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:123 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:124 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:125 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:126 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:127 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:128 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:129 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:130 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:131 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:132 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:133 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {inst/ch3_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}
set_property src_info {type:SCOPED_XDC file:134 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:135 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch0_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:136 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:137 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch1_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:138 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:139 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch2_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:140 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:141 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance inst/ch3_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync
set_property src_info {type:SCOPED_XDC file:142 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_txpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_txpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_txpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_txpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_rxpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_rxpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_rxpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_rxpmaresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_txresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_txresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_txresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_txresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_rxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_rxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_rxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_rxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_msttxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_msttxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_msttxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_msttxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_mstrxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_mstrxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_mstrxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_mstrxresetdone/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_10_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_10_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_10_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_10_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch0_11_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch1_11_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch2_11_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/u_ch3_11_pcsrsvdout/u_rstdone_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_rx_function_inst/MSTRXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_rx_function_inst/MSTRXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_rx_function_inst/MSTRXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_rx_function_inst/MSTRXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_tx_function_inst/MSTTXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_tx_function_inst/MSTTXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_tx_function_inst/MSTTXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_tx_function_inst/MSTTXRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_rx_function_inst/RXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_tx_function_inst/TXDATAPATHRESET_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_tx_function_inst/TXLANEDESKEW_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_tx_function_inst/TXLANEDESKEW_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_tx_function_inst/TXLANEDESKEW_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_tx_function_inst/TXLANEDESKEW_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[0].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[1].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[2].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[3].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[4].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[5].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[6].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_rx_function_inst/synch_vec_rxrate[7].RXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txprbssel[0].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txprbssel[1].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txprbssel[2].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txprbssel[3].TXPRBS_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[0].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[1].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[2].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[3].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[4].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[5].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[6].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch0_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch1_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch2_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {inst/ch3_tx_function_inst/synch_vec_txrate[7].TXRATE_xpm_internal_sync}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_rx_function_inst/RXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch0_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch1_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch2_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells inst/ch3_tx_function_inst/TXPRERATECHANGE_xpm_internal_sync]
