# VLSI
This is a simple project to get started into Veriog and HDL using Vivado.
It contains a source and a testbench to test basic logic gates in verilog.
