@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX1016 :"d:\projects\fpga\ksenia\pwm_project\start_pwm_project\pwm.v":6:8:6:10|SB_GB_IO inserted on the port CLK.
@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\ksenia\pwm_project\start_pwm_project\start_pwm_project\start_pwm_project_Implmnt\start_pwm_project.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
