/opt/synopsys/vcs/U-2023.03-SP2-1/linux64/bin/vcs1
-Mcc=gcc
-Mcplusplus=g++
-Masflags=
-Mcfl= -pipe -fPIC -O -I/opt/synopsys/vcs/U-2023.03-SP2-1/include 
-Mxllcflags=
-Mxcflags= -pipe -fPIC -I/opt/synopsys/vcs/U-2023.03-SP2-1/include
-Mldflags= -rdynamic 
-Mout=simv
-Mamsrun=
-Mvcsaceobjs=
-Mobjects= /opt/synopsys/vcs/U-2023.03-SP2-1/linux64/lib/libvirsim.so /opt/synopsys/vcs/U-2023.03-SP2-1/linux64/lib/liberrorinf.so /opt/synopsys/vcs/U-2023.03-SP2-1/linux64/lib/libsnpsmalloc.so /opt/synopsys/vcs/U-2023.03-SP2-1/linux64/lib/libvfs.so 
-Mexternalobj=
-Msaverestoreobj=/opt/synopsys/vcs/U-2023.03-SP2-1/linux64/lib/vcs_save_restore_new.o
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Msyslibs=/opt/synopsys/verdi/U-2023.03-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl 
-kdb
-Xufe=2steps
-debug_access+all
+vpi
+vcsd1
+itf+/opt/synopsys/vcs/U-2023.03-SP2-1/linux64/lib/vcsdp_lite.tab
-lca
-full64
-timescale=1ns/1ns
-fsim
+vpi
-fsim=dut:tb_top.wrapper_i.top_i
+vpi
-fsim=portfaults
+vpi
-debug_access
+vcs+fsdbon
-suppress=TFIPC
-top
tb_top
-top
strobe
-picarchive
-P
/opt/synopsys/verdi/U-2023.03-SP2-1/share/PLI/VCS/LINUX64/verdi.tab
-fsdb
-sverilog
-gen_obj
-v
/home/s329514/TestingAssignment/cv32e40p_assignments/syn/techlib/NangateOpenCellLibrary.v
-f
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/../../cv32e40p_manifest_gate.flist
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/include/perturbation_pkg.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_random_interrupt_generator.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/dp_ram.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/tb_top.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_tb_subsystem.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_rvalid_stall.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_gnt_stall.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/amo_shim.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/mm_ram.sv
/home/s329514/TestingAssignment/cv32e40p_assignments/fsim/strobe.sv
+incdir+${DESIGN_RTL_DIR}/include
+incdir+${DESIGN_RTL_DIR}/../bhv
+incdir+${DESIGN_RTL_DIR}/../bhv/include
+incdir+${DESIGN_RTL_DIR}/../sva
${DESIGN_RTL_DIR}/include/cv32e40p_apu_core_pkg.sv
${DESIGN_RTL_DIR}/include/cv32e40p_fpu_pkg.sv
${DESIGN_RTL_DIR}/include/cv32e40p_pkg.sv
${DESIGN_RTL_DIR}/../syn/out/cv32e40p_top.v
${DESIGN_RTL_DIR}/../syn/techlib/NangateOpenCellLibrary_cv32e40p_clock_gate.sv
${DESIGN_RTL_DIR}/../bhv/include/cv32e40p_tracer_pkg.sv
${DESIGN_RTL_DIR}/../bhv/cv32e40p_tb_wrapper.sv
