
MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007678  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  08007788  08007788  00008788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d0c  08007d0c  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d0c  08007d0c  00008d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d14  08007d14  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d14  08007d14  00008d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d18  08007d18  00008d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007d1c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e9c  20000060  08007d7c  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001efc  08007d7c  00009efc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c183  00000000  00000000  00009089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e64  00000000  00000000  0002520c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a0  00000000  00000000  00029070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001368  00000000  00000000  0002a910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b4e6  00000000  00000000  0002bc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ed09  00000000  00000000  0004715e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ce73  00000000  00000000  00065e67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102cda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e2c  00000000  00000000  00102d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00109b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08007770 	.word	0x08007770

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08007770 	.word	0x08007770

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__gesf2>:
 8000160:	f04f 3cff 	mov.w	ip, #4294967295
 8000164:	e006      	b.n	8000174 <__cmpsf2+0x4>
 8000166:	bf00      	nop

08000168 <__lesf2>:
 8000168:	f04f 0c01 	mov.w	ip, #1
 800016c:	e002      	b.n	8000174 <__cmpsf2+0x4>
 800016e:	bf00      	nop

08000170 <__cmpsf2>:
 8000170:	f04f 0c01 	mov.w	ip, #1
 8000174:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000178:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800017c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000180:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000184:	bf18      	it	ne
 8000186:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800018a:	d011      	beq.n	80001b0 <__cmpsf2+0x40>
 800018c:	b001      	add	sp, #4
 800018e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000192:	bf18      	it	ne
 8000194:	ea90 0f01 	teqne	r0, r1
 8000198:	bf58      	it	pl
 800019a:	ebb2 0003 	subspl.w	r0, r2, r3
 800019e:	bf88      	it	hi
 80001a0:	17c8      	asrhi	r0, r1, #31
 80001a2:	bf38      	it	cc
 80001a4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80001a8:	bf18      	it	ne
 80001aa:	f040 0001 	orrne.w	r0, r0, #1
 80001ae:	4770      	bx	lr
 80001b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80001b4:	d102      	bne.n	80001bc <__cmpsf2+0x4c>
 80001b6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80001ba:	d105      	bne.n	80001c8 <__cmpsf2+0x58>
 80001bc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80001c0:	d1e4      	bne.n	800018c <__cmpsf2+0x1c>
 80001c2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80001c6:	d0e1      	beq.n	800018c <__cmpsf2+0x1c>
 80001c8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop

080001d0 <__aeabi_cfrcmple>:
 80001d0:	4684      	mov	ip, r0
 80001d2:	4608      	mov	r0, r1
 80001d4:	4661      	mov	r1, ip
 80001d6:	e7ff      	b.n	80001d8 <__aeabi_cfcmpeq>

080001d8 <__aeabi_cfcmpeq>:
 80001d8:	b50f      	push	{r0, r1, r2, r3, lr}
 80001da:	f7ff ffc9 	bl	8000170 <__cmpsf2>
 80001de:	2800      	cmp	r0, #0
 80001e0:	bf48      	it	mi
 80001e2:	f110 0f00 	cmnmi.w	r0, #0
 80001e6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080001e8 <__aeabi_fcmpeq>:
 80001e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80001ec:	f7ff fff4 	bl	80001d8 <__aeabi_cfcmpeq>
 80001f0:	bf0c      	ite	eq
 80001f2:	2001      	moveq	r0, #1
 80001f4:	2000      	movne	r0, #0
 80001f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80001fa:	bf00      	nop

080001fc <__aeabi_fcmplt>:
 80001fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000200:	f7ff ffea 	bl	80001d8 <__aeabi_cfcmpeq>
 8000204:	bf34      	ite	cc
 8000206:	2001      	movcc	r0, #1
 8000208:	2000      	movcs	r0, #0
 800020a:	f85d fb08 	ldr.w	pc, [sp], #8
 800020e:	bf00      	nop

08000210 <__aeabi_fcmple>:
 8000210:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000214:	f7ff ffe0 	bl	80001d8 <__aeabi_cfcmpeq>
 8000218:	bf94      	ite	ls
 800021a:	2001      	movls	r0, #1
 800021c:	2000      	movhi	r0, #0
 800021e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000222:	bf00      	nop

08000224 <__aeabi_fcmpge>:
 8000224:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000228:	f7ff ffd2 	bl	80001d0 <__aeabi_cfrcmple>
 800022c:	bf94      	ite	ls
 800022e:	2001      	movls	r0, #1
 8000230:	2000      	movhi	r0, #0
 8000232:	f85d fb08 	ldr.w	pc, [sp], #8
 8000236:	bf00      	nop

08000238 <__aeabi_fcmpgt>:
 8000238:	f84d ed08 	str.w	lr, [sp, #-8]!
 800023c:	f7ff ffc8 	bl	80001d0 <__aeabi_cfrcmple>
 8000240:	bf34      	ite	cc
 8000242:	2001      	movcc	r0, #1
 8000244:	2000      	movcs	r0, #0
 8000246:	f85d fb08 	ldr.w	pc, [sp], #8
 800024a:	bf00      	nop

0800024c <StateMachineTask>:


uint8_t state = 0;
char per_value[MAX_PER_LENGTH];

void StateMachineTask(void){
 800024c:	b580      	push	{r7, lr}
 800024e:	b0b6      	sub	sp, #216	@ 0xd8
 8000250:	af00      	add	r7, sp, #0
    static uint8_t action_done = 0;

    //--------------------------- TRANSITIONS
    switch (state) {
 8000252:	4bad      	ldr	r3, [pc, #692]	@ (8000508 <StateMachineTask+0x2bc>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b08      	cmp	r3, #8
 8000258:	f200 81e1 	bhi.w	800061e <StateMachineTask+0x3d2>
 800025c:	a201      	add	r2, pc, #4	@ (adr r2, 8000264 <StateMachineTask+0x18>)
 800025e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000262:	bf00      	nop
 8000264:	08000289 	.word	0x08000289
 8000268:	080002d9 	.word	0x080002d9
 800026c:	08000289 	.word	0x08000289
 8000270:	0800042d 	.word	0x0800042d
 8000274:	08000559 	.word	0x08000559
 8000278:	08000289 	.word	0x08000289
 800027c:	08000289 	.word	0x08000289
 8000280:	08000289 	.word	0x08000289
 8000284:	080005f1 	.word	0x080005f1
        case 0:
        case 2:
        case 5:
        case 6:
        case 7:
            if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin)) {
 8000288:	2120      	movs	r1, #32
 800028a:	48a0      	ldr	r0, [pc, #640]	@ (800050c <StateMachineTask+0x2c0>)
 800028c:	f001 feda 	bl	8002044 <HAL_GPIO_ReadPin>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d109      	bne.n	80002aa <StateMachineTask+0x5e>
                state++;
 8000296:	4b9c      	ldr	r3, [pc, #624]	@ (8000508 <StateMachineTask+0x2bc>)
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	3301      	adds	r3, #1
 800029c:	b2da      	uxtb	r2, r3
 800029e:	4b9a      	ldr	r3, [pc, #616]	@ (8000508 <StateMachineTask+0x2bc>)
 80002a0:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 80002a2:	4b9b      	ldr	r3, [pc, #620]	@ (8000510 <StateMachineTask+0x2c4>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]
            } else if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0) {
                state--;
                action_done = 0;
            }
            break;
 80002a8:	e1b0      	b.n	800060c <StateMachineTask+0x3c0>
            } else if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0) {
 80002aa:	2140      	movs	r1, #64	@ 0x40
 80002ac:	4897      	ldr	r0, [pc, #604]	@ (800050c <StateMachineTask+0x2c0>)
 80002ae:	f001 fec9 	bl	8002044 <HAL_GPIO_ReadPin>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	f040 81a9 	bne.w	800060c <StateMachineTask+0x3c0>
 80002ba:	4b93      	ldr	r3, [pc, #588]	@ (8000508 <StateMachineTask+0x2bc>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	f000 81a4 	beq.w	800060c <StateMachineTask+0x3c0>
                state--;
 80002c4:	4b90      	ldr	r3, [pc, #576]	@ (8000508 <StateMachineTask+0x2bc>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	3b01      	subs	r3, #1
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	4b8e      	ldr	r3, [pc, #568]	@ (8000508 <StateMachineTask+0x2bc>)
 80002ce:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 80002d0:	4b8f      	ldr	r3, [pc, #572]	@ (8000510 <StateMachineTask+0x2c4>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	701a      	strb	r2, [r3, #0]
            break;
 80002d6:	e199      	b.n	800060c <StateMachineTask+0x3c0>
        case 1:
            if (message_complete3) {
 80002d8:	4b8e      	ldr	r3, [pc, #568]	@ (8000514 <StateMachineTask+0x2c8>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d070      	beq.n	80003c2 <StateMachineTask+0x176>
                message_complete3 = 0;
 80002e0:	4b8c      	ldr	r3, [pc, #560]	@ (8000514 <StateMachineTask+0x2c8>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]
                // Nettoyer la chaîne des caractères \r et \n
                    char cleaned_buffer[20];
                    int i = 0;
 80002e6:	2300      	movs	r3, #0
 80002e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                    // Copier les caractères sauf \r et \n
                    for (int j = 0; j < strlen((char*)rx_buffer3); j++) {
 80002ec:	2300      	movs	r3, #0
 80002ee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80002f2:	e020      	b.n	8000336 <StateMachineTask+0xea>
                        if (rx_buffer3[j] != '\r' && rx_buffer3[j] != '\n') {
 80002f4:	4a88      	ldr	r2, [pc, #544]	@ (8000518 <StateMachineTask+0x2cc>)
 80002f6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80002fa:	4413      	add	r3, r2
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b0d      	cmp	r3, #13
 8000300:	d014      	beq.n	800032c <StateMachineTask+0xe0>
 8000302:	4a85      	ldr	r2, [pc, #532]	@ (8000518 <StateMachineTask+0x2cc>)
 8000304:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000308:	4413      	add	r3, r2
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	2b0a      	cmp	r3, #10
 800030e:	d00d      	beq.n	800032c <StateMachineTask+0xe0>
                            cleaned_buffer[i++] = rx_buffer3[j];
 8000310:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000314:	1c5a      	adds	r2, r3, #1
 8000316:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800031a:	497f      	ldr	r1, [pc, #508]	@ (8000518 <StateMachineTask+0x2cc>)
 800031c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8000320:	440a      	add	r2, r1
 8000322:	7812      	ldrb	r2, [r2, #0]
 8000324:	33d8      	adds	r3, #216	@ 0xd8
 8000326:	443b      	add	r3, r7
 8000328:	f803 2c20 	strb.w	r2, [r3, #-32]
                    for (int j = 0; j < strlen((char*)rx_buffer3); j++) {
 800032c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000330:	3301      	adds	r3, #1
 8000332:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8000336:	4878      	ldr	r0, [pc, #480]	@ (8000518 <StateMachineTask+0x2cc>)
 8000338:	f7ff ff0a 	bl	8000150 <strlen>
 800033c:	4602      	mov	r2, r0
 800033e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000342:	429a      	cmp	r2, r3
 8000344:	d8d6      	bhi.n	80002f4 <StateMachineTask+0xa8>
                        }
                    }
                    cleaned_buffer[i] = '\0';  // Terminer la chaîne propre
 8000346:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 800034a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800034e:	4413      	add	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	701a      	strb	r2, [r3, #0]

                    // Vérifier la longueur après nettoyage
                    if (strlen(cleaned_buffer) == MAX_PER_LENGTH) {
 8000354:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000358:	4618      	mov	r0, r3
 800035a:	f7ff fef9 	bl	8000150 <strlen>
 800035e:	4603      	mov	r3, r0
 8000360:	2b08      	cmp	r3, #8
 8000362:	d12b      	bne.n	80003bc <StateMachineTask+0x170>
                        strncpy(per_value, cleaned_buffer, MAX_PER_LENGTH);
 8000364:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000368:	2208      	movs	r2, #8
 800036a:	4619      	mov	r1, r3
 800036c:	486b      	ldr	r0, [pc, #428]	@ (800051c <StateMachineTask+0x2d0>)
 800036e:	f006 fd07 	bl	8006d80 <strncpy>
                        char cmd[20];
                        sprintf(cmd, "PER=%s\r", per_value);
 8000372:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000376:	4a69      	ldr	r2, [pc, #420]	@ (800051c <StateMachineTask+0x2d0>)
 8000378:	4969      	ldr	r1, [pc, #420]	@ (8000520 <StateMachineTask+0x2d4>)
 800037a:	4618      	mov	r0, r3
 800037c:	f006 fcc4 	bl	8006d08 <siprintf>
                        send_UART3(cmd); //DEBUG
 8000380:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000384:	4618      	mov	r0, r3
 8000386:	f000 ffef 	bl	8001368 <send_UART3>
                        osDelay(50);
 800038a:	2032      	movs	r0, #50	@ 0x32
 800038c:	f004 f856 	bl	800443c <osDelay>
                        send_UART1(cmd);
 8000390:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000394:	4618      	mov	r0, r3
 8000396:	f000 ff71 	bl	800127c <send_UART1>
                        send_UART3("PER envoyé. Attente confirmation…\n");
 800039a:	4862      	ldr	r0, [pc, #392]	@ (8000524 <StateMachineTask+0x2d8>)
 800039c:	f000 ffe4 	bl	8001368 <send_UART3>
                        osDelay(500);
 80003a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003a4:	f004 f84a 	bl	800443c <osDelay>
                        rx_buffer1[0] = '\0';
 80003a8:	4b5f      	ldr	r3, [pc, #380]	@ (8000528 <StateMachineTask+0x2dc>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	701a      	strb	r2, [r3, #0]
                        osDelay(50);
 80003ae:	2032      	movs	r0, #50	@ 0x32
 80003b0:	f004 f844 	bl	800443c <osDelay>
                        send_UART1("PER\r");
 80003b4:	485d      	ldr	r0, [pc, #372]	@ (800052c <StateMachineTask+0x2e0>)
 80003b6:	f000 ff61 	bl	800127c <send_UART1>
 80003ba:	e002      	b.n	80003c2 <StateMachineTask+0x176>
                    } else {
                    send_UART3("Format invalide. Le PER doit faire 8 digits, recommencez…\n");
 80003bc:	485c      	ldr	r0, [pc, #368]	@ (8000530 <StateMachineTask+0x2e4>)
 80003be:	f000 ffd3 	bl	8001368 <send_UART3>
                }
            }

            if (message_complete1) {
 80003c2:	4b5c      	ldr	r3, [pc, #368]	@ (8000534 <StateMachineTask+0x2e8>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	f000 8122 	beq.w	8000610 <StateMachineTask+0x3c4>
                message_complete1 = 0;
 80003cc:	4b59      	ldr	r3, [pc, #356]	@ (8000534 <StateMachineTask+0x2e8>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	701a      	strb	r2, [r3, #0]

                send_UART3((char*)rx_buffer1); //DEBUG
 80003d2:	4855      	ldr	r0, [pc, #340]	@ (8000528 <StateMachineTask+0x2dc>)
 80003d4:	f000 ffc8 	bl	8001368 <send_UART3>

                char expected[100];
                sprintf(expected, "PER=%s\r\n", per_value);
 80003d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80003dc:	4a4f      	ldr	r2, [pc, #316]	@ (800051c <StateMachineTask+0x2d0>)
 80003de:	4956      	ldr	r1, [pc, #344]	@ (8000538 <StateMachineTask+0x2ec>)
 80003e0:	4618      	mov	r0, r3
 80003e2:	f006 fc91 	bl	8006d08 <siprintf>

                if (strncmp((char*)rx_buffer1, expected, strlen(expected)) == 0) {
 80003e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80003ea:	4618      	mov	r0, r3
 80003ec:	f7ff feb0 	bl	8000150 <strlen>
 80003f0:	4602      	mov	r2, r0
 80003f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80003f6:	4619      	mov	r1, r3
 80003f8:	484b      	ldr	r0, [pc, #300]	@ (8000528 <StateMachineTask+0x2dc>)
 80003fa:	f006 fcaf 	bl	8006d5c <strncmp>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d10c      	bne.n	800041e <StateMachineTask+0x1d2>
                    send_UART3("PER VALIDE --> Étape suivante\n");
 8000404:	484d      	ldr	r0, [pc, #308]	@ (800053c <StateMachineTask+0x2f0>)
 8000406:	f000 ffaf 	bl	8001368 <send_UART3>
                    state++;
 800040a:	4b3f      	ldr	r3, [pc, #252]	@ (8000508 <StateMachineTask+0x2bc>)
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	3301      	adds	r3, #1
 8000410:	b2da      	uxtb	r2, r3
 8000412:	4b3d      	ldr	r3, [pc, #244]	@ (8000508 <StateMachineTask+0x2bc>)
 8000414:	701a      	strb	r2, [r3, #0]
                    action_done = 0;
 8000416:	4b3e      	ldr	r3, [pc, #248]	@ (8000510 <StateMachineTask+0x2c4>)
 8000418:	2200      	movs	r2, #0
 800041a:	701a      	strb	r2, [r3, #0]
 800041c:	e002      	b.n	8000424 <StateMachineTask+0x1d8>
                } else {
                    send_UART3("Valeur différente. Entrez à nouveau le PER :\n");
 800041e:	4848      	ldr	r0, [pc, #288]	@ (8000540 <StateMachineTask+0x2f4>)
 8000420:	f000 ffa2 	bl	8001368 <send_UART3>
                }

                rx_buffer1[0] = '\0'; // vide le buffer après réponse
 8000424:	4b40      	ldr	r3, [pc, #256]	@ (8000528 <StateMachineTask+0x2dc>)
 8000426:	2200      	movs	r2, #0
 8000428:	701a      	strb	r2, [r3, #0]
            }
            break;
 800042a:	e0f1      	b.n	8000610 <StateMachineTask+0x3c4>

        case 3:
            if (message_complete1) {
 800042c:	4b41      	ldr	r3, [pc, #260]	@ (8000534 <StateMachineTask+0x2e8>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	2b00      	cmp	r3, #0
 8000432:	f000 80ef 	beq.w	8000614 <StateMachineTask+0x3c8>
                message_complete1 = 0;
 8000436:	4b3f      	ldr	r3, [pc, #252]	@ (8000534 <StateMachineTask+0x2e8>)
 8000438:	2200      	movs	r2, #0
 800043a:	701a      	strb	r2, [r3, #0]
                TrameDataSTS data = {0};
 800043c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000440:	226c      	movs	r2, #108	@ 0x6c
 8000442:	2100      	movs	r1, #0
 8000444:	4618      	mov	r0, r3
 8000446:	f006 fc81 	bl	8006d4c <memset>
                //parse_data_STS(rx_buffer1, &data);
                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) &&
 800044a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800044e:	493d      	ldr	r1, [pc, #244]	@ (8000544 <StateMachineTask+0x2f8>)
 8000450:	4618      	mov	r0, r3
 8000452:	f7ff fee7 	bl	8000224 <__aeabi_fcmpge>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d100      	bne.n	800045e <StateMachineTask+0x212>
                    send_UART3("STS OK --> Etape suivante\n");
                    HAL_Delay(500);
                    state++;
                }
            }
            break;
 800045c:	e0da      	b.n	8000614 <StateMachineTask+0x3c8>
                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) &&
 800045e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000462:	4939      	ldr	r1, [pc, #228]	@ (8000548 <StateMachineTask+0x2fc>)
 8000464:	4618      	mov	r0, r3
 8000466:	f7ff fed3 	bl	8000210 <__aeabi_fcmple>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d100      	bne.n	8000472 <StateMachineTask+0x226>
            break;
 8000470:	e0d0      	b.n	8000614 <StateMachineTask+0x3c8>
                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) &&
 8000472:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000476:	4935      	ldr	r1, [pc, #212]	@ (800054c <StateMachineTask+0x300>)
 8000478:	4618      	mov	r0, r3
 800047a:	f7ff fed3 	bl	8000224 <__aeabi_fcmpge>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d100      	bne.n	8000486 <StateMachineTask+0x23a>
            break;
 8000484:	e0c6      	b.n	8000614 <StateMachineTask+0x3c8>
                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) &&
 8000486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800048a:	4931      	ldr	r1, [pc, #196]	@ (8000550 <StateMachineTask+0x304>)
 800048c:	4618      	mov	r0, r3
 800048e:	f7ff febf 	bl	8000210 <__aeabi_fcmple>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d100      	bne.n	800049a <StateMachineTask+0x24e>
            break;
 8000498:	e0bc      	b.n	8000614 <StateMachineTask+0x3c8>
                    (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 &&
 800049a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) &&
 800049e:	2b00      	cmp	r3, #0
 80004a0:	f000 80b8 	beq.w	8000614 <StateMachineTask+0x3c8>
                    (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 &&
 80004a4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	f000 80b3 	beq.w	8000614 <StateMachineTask+0x3c8>
 80004ae:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	f000 80ae 	beq.w	8000614 <StateMachineTask+0x3c8>
 80004b8:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 80004bc:	2b00      	cmp	r3, #0
 80004be:	f000 80a9 	beq.w	8000614 <StateMachineTask+0x3c8>
                     data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80004c2:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
                    (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 &&
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	f000 80a4 	beq.w	8000614 <StateMachineTask+0x3c8>
                     data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80004cc:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	f000 809f 	beq.w	8000614 <StateMachineTask+0x3c8>
 80004d6:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f000 809a 	beq.w	8000614 <StateMachineTask+0x3c8>
 80004e0:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	f000 8095 	beq.w	8000614 <StateMachineTask+0x3c8>
                    send_UART3("STS OK --> Etape suivante\n");
 80004ea:	481a      	ldr	r0, [pc, #104]	@ (8000554 <StateMachineTask+0x308>)
 80004ec:	f000 ff3c 	bl	8001368 <send_UART3>
                    HAL_Delay(500);
 80004f0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80004f4:	f001 f85a 	bl	80015ac <HAL_Delay>
                    state++;
 80004f8:	4b03      	ldr	r3, [pc, #12]	@ (8000508 <StateMachineTask+0x2bc>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	3301      	adds	r3, #1
 80004fe:	b2da      	uxtb	r2, r3
 8000500:	4b01      	ldr	r3, [pc, #4]	@ (8000508 <StateMachineTask+0x2bc>)
 8000502:	701a      	strb	r2, [r3, #0]
            break;
 8000504:	e086      	b.n	8000614 <StateMachineTask+0x3c8>
 8000506:	bf00      	nop
 8000508:	2000007c 	.word	0x2000007c
 800050c:	40010800 	.word	0x40010800
 8000510:	20000088 	.word	0x20000088
 8000514:	200002a8 	.word	0x200002a8
 8000518:	200002ac 	.word	0x200002ac
 800051c:	20000080 	.word	0x20000080
 8000520:	08007788 	.word	0x08007788
 8000524:	08007790 	.word	0x08007790
 8000528:	200001f8 	.word	0x200001f8
 800052c:	080077b8 	.word	0x080077b8
 8000530:	080077c0 	.word	0x080077c0
 8000534:	200001f4 	.word	0x200001f4
 8000538:	08007800 	.word	0x08007800
 800053c:	0800780c 	.word	0x0800780c
 8000540:	0800782c 	.word	0x0800782c
 8000544:	41080000 	.word	0x41080000
 8000548:	41200000 	.word	0x41200000
 800054c:	41380000 	.word	0x41380000
 8000550:	41500000 	.word	0x41500000
 8000554:	08007860 	.word	0x08007860

        case 4:
            if (message_complete1) {
 8000558:	4ba7      	ldr	r3, [pc, #668]	@ (80007f8 <StateMachineTask+0x5ac>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d05b      	beq.n	8000618 <StateMachineTask+0x3cc>
                message_complete1 = 0;
 8000560:	4ba5      	ldr	r3, [pc, #660]	@ (80007f8 <StateMachineTask+0x5ac>)
 8000562:	2200      	movs	r2, #0
 8000564:	701a      	strb	r2, [r3, #0]
                TrameDataSTS data = {0};
 8000566:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800056a:	226c      	movs	r2, #108	@ 0x6c
 800056c:	2100      	movs	r1, #0
 800056e:	4618      	mov	r0, r3
 8000570:	f006 fbec 	bl	8006d4c <memset>
                //parse_data_STS(rx_buffer1, &data);
                if (data.inps[0] == 1 && data.inps[1] == 1 && data.inps[2] == 1) {
 8000574:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8000578:	2b00      	cmp	r3, #0
 800057a:	d018      	beq.n	80005ae <StateMachineTask+0x362>
 800057c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000580:	2b00      	cmp	r3, #0
 8000582:	d014      	beq.n	80005ae <StateMachineTask+0x362>
 8000584:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d010      	beq.n	80005ae <StateMachineTask+0x362>
                    send_UART3("Entrees OK --> Etape suivante\n");
 800058c:	489b      	ldr	r0, [pc, #620]	@ (80007fc <StateMachineTask+0x5b0>)
 800058e:	f000 feeb 	bl	8001368 <send_UART3>
                    osDelay(500);
 8000592:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000596:	f003 ff51 	bl	800443c <osDelay>
                    state++;
 800059a:	4b99      	ldr	r3, [pc, #612]	@ (8000800 <StateMachineTask+0x5b4>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	3301      	adds	r3, #1
 80005a0:	b2da      	uxtb	r2, r3
 80005a2:	4b97      	ldr	r3, [pc, #604]	@ (8000800 <StateMachineTask+0x5b4>)
 80005a4:	701a      	strb	r2, [r3, #0]
                    action_done = 0;
 80005a6:	4b97      	ldr	r3, [pc, #604]	@ (8000804 <StateMachineTask+0x5b8>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	701a      	strb	r2, [r3, #0]
                        sprintf(msg, "Entree num %d : %d\n", i, data.inps[i]); // On affiche l'état des entrées
                        send_UART3(msg);
                    }
                }
            }
            break;
 80005ac:	e034      	b.n	8000618 <StateMachineTask+0x3cc>
                    send_UART3("Erreur défaut entrée:");
 80005ae:	4896      	ldr	r0, [pc, #600]	@ (8000808 <StateMachineTask+0x5bc>)
 80005b0:	f000 feda 	bl	8001368 <send_UART3>
                    for (int i = 0; i < 3; i++) {
 80005b4:	2300      	movs	r3, #0
 80005b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80005ba:	e014      	b.n	80005e6 <StateMachineTask+0x39a>
                        sprintf(msg, "Entree num %d : %d\n", i, data.inps[i]); // On affiche l'état des entrées
 80005bc:	f107 029e 	add.w	r2, r7, #158	@ 0x9e
 80005c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80005c4:	4413      	add	r3, r2
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	1d38      	adds	r0, r7, #4
 80005ca:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80005ce:	498f      	ldr	r1, [pc, #572]	@ (800080c <StateMachineTask+0x5c0>)
 80005d0:	f006 fb9a 	bl	8006d08 <siprintf>
                        send_UART3(msg);
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fec6 	bl	8001368 <send_UART3>
                    for (int i = 0; i < 3; i++) {
 80005dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80005e0:	3301      	adds	r3, #1
 80005e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80005e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	dde6      	ble.n	80005bc <StateMachineTask+0x370>
            break;
 80005ee:	e013      	b.n	8000618 <StateMachineTask+0x3cc>

        case 8:
            if (HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) == GPIO_PIN_RESET) {
 80005f0:	2120      	movs	r1, #32
 80005f2:	4887      	ldr	r0, [pc, #540]	@ (8000810 <StateMachineTask+0x5c4>)
 80005f4:	f001 fd26 	bl	8002044 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d10e      	bne.n	800061c <StateMachineTask+0x3d0>
                state = 0;
 80005fe:	4b80      	ldr	r3, [pc, #512]	@ (8000800 <StateMachineTask+0x5b4>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8000604:	4b7f      	ldr	r3, [pc, #508]	@ (8000804 <StateMachineTask+0x5b8>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
            }
            break;
 800060a:	e007      	b.n	800061c <StateMachineTask+0x3d0>
            break;
 800060c:	bf00      	nop
 800060e:	e006      	b.n	800061e <StateMachineTask+0x3d2>
            break;
 8000610:	bf00      	nop
 8000612:	e004      	b.n	800061e <StateMachineTask+0x3d2>
            break;
 8000614:	bf00      	nop
 8000616:	e002      	b.n	800061e <StateMachineTask+0x3d2>
            break;
 8000618:	bf00      	nop
 800061a:	e000      	b.n	800061e <StateMachineTask+0x3d2>
            break;
 800061c:	bf00      	nop
    }

    //--------------------------- ACTIONS
    switch (state) {
 800061e:	4b78      	ldr	r3, [pc, #480]	@ (8000800 <StateMachineTask+0x5b4>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b08      	cmp	r3, #8
 8000624:	f200 80d9 	bhi.w	80007da <StateMachineTask+0x58e>
 8000628:	a201      	add	r2, pc, #4	@ (adr r2, 8000630 <StateMachineTask+0x3e4>)
 800062a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800062e:	bf00      	nop
 8000630:	08000655 	.word	0x08000655
 8000634:	08000685 	.word	0x08000685
 8000638:	0800069d 	.word	0x0800069d
 800063c:	080006bb 	.word	0x080006bb
 8000640:	080006df 	.word	0x080006df
 8000644:	0800072d 	.word	0x0800072d
 8000648:	0800073b 	.word	0x0800073b
 800064c:	080007bf 	.word	0x080007bf
 8000650:	080007c7 	.word	0x080007c7
        case 0:
            HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800065a:	486e      	ldr	r0, [pc, #440]	@ (8000814 <StateMachineTask+0x5c8>)
 800065c:	f001 fd09 	bl	8002072 <HAL_GPIO_WritePin>
            if (!action_done) {
 8000660:	4b68      	ldr	r3, [pc, #416]	@ (8000804 <StateMachineTask+0x5b8>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	f040 80ba 	bne.w	80007de <StateMachineTask+0x592>
                send_UART3("ETAPE 0\n");
 800066a:	486b      	ldr	r0, [pc, #428]	@ (8000818 <StateMachineTask+0x5cc>)
 800066c:	f000 fe7c 	bl	8001368 <send_UART3>
                osDelay(10);
 8000670:	200a      	movs	r0, #10
 8000672:	f003 fee3 	bl	800443c <osDelay>
                send_UART3("Appuyer sur le bouton pour commencer\n");
 8000676:	4869      	ldr	r0, [pc, #420]	@ (800081c <StateMachineTask+0x5d0>)
 8000678:	f000 fe76 	bl	8001368 <send_UART3>
                action_done = 1;
 800067c:	4b61      	ldr	r3, [pc, #388]	@ (8000804 <StateMachineTask+0x5b8>)
 800067e:	2201      	movs	r2, #1
 8000680:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000682:	e0ac      	b.n	80007de <StateMachineTask+0x592>
        case 1:
            if (!action_done) {
 8000684:	4b5f      	ldr	r3, [pc, #380]	@ (8000804 <StateMachineTask+0x5b8>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b00      	cmp	r3, #0
 800068a:	f040 80aa 	bne.w	80007e2 <StateMachineTask+0x596>
                send_UART3("Entrez le PER (juste la valeur sur 8 digits)\n");
 800068e:	4864      	ldr	r0, [pc, #400]	@ (8000820 <StateMachineTask+0x5d4>)
 8000690:	f000 fe6a 	bl	8001368 <send_UART3>
                action_done = 1;
 8000694:	4b5b      	ldr	r3, [pc, #364]	@ (8000804 <StateMachineTask+0x5b8>)
 8000696:	2201      	movs	r2, #1
 8000698:	701a      	strb	r2, [r3, #0]
            }
            break;
 800069a:	e0a2      	b.n	80007e2 <StateMachineTask+0x596>

        case 2:
            if (!action_done) {
 800069c:	4b59      	ldr	r3, [pc, #356]	@ (8000804 <StateMachineTask+0x5b8>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	f040 80a0 	bne.w	80007e6 <StateMachineTask+0x59a>
                send_UART3("ETAPE 2\n");
 80006a6:	485f      	ldr	r0, [pc, #380]	@ (8000824 <StateMachineTask+0x5d8>)
 80006a8:	f000 fe5e 	bl	8001368 <send_UART3>
                send_UART3("Mettez tous les DIPs sur ON, une fois fait appuyez sur le bouton\n");
 80006ac:	485e      	ldr	r0, [pc, #376]	@ (8000828 <StateMachineTask+0x5dc>)
 80006ae:	f000 fe5b 	bl	8001368 <send_UART3>
                action_done = 1;
 80006b2:	4b54      	ldr	r3, [pc, #336]	@ (8000804 <StateMachineTask+0x5b8>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	701a      	strb	r2, [r3, #0]
            }
            break;
 80006b8:	e095      	b.n	80007e6 <StateMachineTask+0x59a>
        case 3:
            if (!action_done) {
 80006ba:	4b52      	ldr	r3, [pc, #328]	@ (8000804 <StateMachineTask+0x5b8>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	f040 8093 	bne.w	80007ea <StateMachineTask+0x59e>
                send_UART3("ETAPE 3\n");
 80006c4:	4859      	ldr	r0, [pc, #356]	@ (800082c <StateMachineTask+0x5e0>)
 80006c6:	f000 fe4f 	bl	8001368 <send_UART3>
                send_UART3("Test STS en cours...\n");
 80006ca:	4859      	ldr	r0, [pc, #356]	@ (8000830 <StateMachineTask+0x5e4>)
 80006cc:	f000 fe4c 	bl	8001368 <send_UART3>
                send_UART1("STS\n");
 80006d0:	4858      	ldr	r0, [pc, #352]	@ (8000834 <StateMachineTask+0x5e8>)
 80006d2:	f000 fdd3 	bl	800127c <send_UART1>
                action_done = 1;
 80006d6:	4b4b      	ldr	r3, [pc, #300]	@ (8000804 <StateMachineTask+0x5b8>)
 80006d8:	2201      	movs	r2, #1
 80006da:	701a      	strb	r2, [r3, #0]
            }
            break;
 80006dc:	e085      	b.n	80007ea <StateMachineTask+0x59e>
        case 4:
            if (!action_done) {
 80006de:	4b49      	ldr	r3, [pc, #292]	@ (8000804 <StateMachineTask+0x5b8>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	f040 8083 	bne.w	80007ee <StateMachineTask+0x5a2>
                send_UART3("ETAPE 4\n");
 80006e8:	4853      	ldr	r0, [pc, #332]	@ (8000838 <StateMachineTask+0x5ec>)
 80006ea:	f000 fe3d 	bl	8001368 <send_UART3>
                send_UART3("Test entrees en cours...\n");
 80006ee:	4853      	ldr	r0, [pc, #332]	@ (800083c <StateMachineTask+0x5f0>)
 80006f0:	f000 fe3a 	bl	8001368 <send_UART3>
                // Activation de toutes les entrées
                HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 80006f4:	2201      	movs	r2, #1
 80006f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006fa:	4846      	ldr	r0, [pc, #280]	@ (8000814 <StateMachineTask+0x5c8>)
 80006fc:	f001 fcb9 	bl	8002072 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000706:	4842      	ldr	r0, [pc, #264]	@ (8000810 <StateMachineTask+0x5c4>)
 8000708:	f001 fcb3 	bl	8002072 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2108      	movs	r1, #8
 8000710:	4840      	ldr	r0, [pc, #256]	@ (8000814 <StateMachineTask+0x5c8>)
 8000712:	f001 fcae 	bl	8002072 <HAL_GPIO_WritePin>
                HAL_Delay(300);
 8000716:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800071a:	f000 ff47 	bl	80015ac <HAL_Delay>
                send_UART1("STS\r");
 800071e:	4848      	ldr	r0, [pc, #288]	@ (8000840 <StateMachineTask+0x5f4>)
 8000720:	f000 fdac 	bl	800127c <send_UART1>
                action_done = 1;
 8000724:	4b37      	ldr	r3, [pc, #220]	@ (8000804 <StateMachineTask+0x5b8>)
 8000726:	2201      	movs	r2, #1
 8000728:	701a      	strb	r2, [r3, #0]
            }
            break;
 800072a:	e060      	b.n	80007ee <StateMachineTask+0x5a2>
        case 5:
            send_UART3("Test du décompteur...\n Veuillez valider en appuyant sur le BP si toutes les leds s'allument correctement et dans le bon ordre sur le décompteur");
 800072c:	4845      	ldr	r0, [pc, #276]	@ (8000844 <StateMachineTask+0x5f8>)
 800072e:	f000 fe1b 	bl	8001368 <send_UART3>
            send_UART1("TST=1\r");
 8000732:	4845      	ldr	r0, [pc, #276]	@ (8000848 <StateMachineTask+0x5fc>)
 8000734:	f000 fda2 	bl	800127c <send_UART1>
            break;
 8000738:	e05a      	b.n	80007f0 <StateMachineTask+0x5a4>
        case 6:
            send_UART1("TST=0\r");
 800073a:	4844      	ldr	r0, [pc, #272]	@ (800084c <StateMachineTask+0x600>)
 800073c:	f000 fd9e 	bl	800127c <send_UART1>
            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000746:	4833      	ldr	r0, [pc, #204]	@ (8000814 <StateMachineTask+0x5c8>)
 8000748:	f001 fc93 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000752:	482f      	ldr	r0, [pc, #188]	@ (8000810 <StateMachineTask+0x5c4>)
 8000754:	f001 fc8d 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	2108      	movs	r1, #8
 800075c:	482d      	ldr	r0, [pc, #180]	@ (8000814 <StateMachineTask+0x5c8>)
 800075e:	f001 fc88 	bl	8002072 <HAL_GPIO_WritePin>
            send_UART3("Test des ampoules ...\n Vérifiez que les ampoules s'éteignent et se rallument et que le défaut sur l'écran LCD de la carte corresponde bien à la bonne ampoule");
 8000762:	483b      	ldr	r0, [pc, #236]	@ (8000850 <StateMachineTask+0x604>)
 8000764:	f000 fe00 	bl	8001368 <send_UART3>
            HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8000768:	2201      	movs	r2, #1
 800076a:	2120      	movs	r1, #32
 800076c:	4829      	ldr	r0, [pc, #164]	@ (8000814 <StateMachineTask+0x5c8>)
 800076e:	f001 fc80 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_Delay(1500);
 8000772:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000776:	f000 ff19 	bl	80015ac <HAL_Delay>
            HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	2120      	movs	r1, #32
 800077e:	4825      	ldr	r0, [pc, #148]	@ (8000814 <StateMachineTask+0x5c8>)
 8000780:	f001 fc77 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_SET);
 8000784:	2201      	movs	r2, #1
 8000786:	2140      	movs	r1, #64	@ 0x40
 8000788:	4822      	ldr	r0, [pc, #136]	@ (8000814 <StateMachineTask+0x5c8>)
 800078a:	f001 fc72 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_Delay(1500);
 800078e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000792:	f000 ff0b 	bl	80015ac <HAL_Delay>
            HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	2140      	movs	r1, #64	@ 0x40
 800079a:	481e      	ldr	r0, [pc, #120]	@ (8000814 <StateMachineTask+0x5c8>)
 800079c:	f001 fc69 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_SET);
 80007a0:	2201      	movs	r2, #1
 80007a2:	2180      	movs	r1, #128	@ 0x80
 80007a4:	481b      	ldr	r0, [pc, #108]	@ (8000814 <StateMachineTask+0x5c8>)
 80007a6:	f001 fc64 	bl	8002072 <HAL_GPIO_WritePin>
            HAL_Delay(1500);
 80007aa:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80007ae:	f000 fefd 	bl	80015ac <HAL_Delay>
            HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2180      	movs	r1, #128	@ 0x80
 80007b6:	4817      	ldr	r0, [pc, #92]	@ (8000814 <StateMachineTask+0x5c8>)
 80007b8:	f001 fc5b 	bl	8002072 <HAL_GPIO_WritePin>
            break;
 80007bc:	e018      	b.n	80007f0 <StateMachineTask+0x5a4>
        case 7:
            send_UART3("Test de l'infrarouge...\n Veuillez valider en appuyant sur le BP si la télécommande fonctionne en émission et réception");
 80007be:	4825      	ldr	r0, [pc, #148]	@ (8000854 <StateMachineTask+0x608>)
 80007c0:	f000 fdd2 	bl	8001368 <send_UART3>
            break;
 80007c4:	e014      	b.n	80007f0 <StateMachineTask+0x5a4>
        case 8:
            HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_SET);
 80007c6:	2201      	movs	r2, #1
 80007c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007cc:	4811      	ldr	r0, [pc, #68]	@ (8000814 <StateMachineTask+0x5c8>)
 80007ce:	f001 fc50 	bl	8002072 <HAL_GPIO_WritePin>
            send_UART3("Test de l'accu...\n Veuillez vérifier que vous avez bien le message suppression batterie qui s'affiche à l'écran, si le cas validez");
 80007d2:	4821      	ldr	r0, [pc, #132]	@ (8000858 <StateMachineTask+0x60c>)
 80007d4:	f000 fdc8 	bl	8001368 <send_UART3>
            break;
 80007d8:	e00a      	b.n	80007f0 <StateMachineTask+0x5a4>
        default:
            break;
 80007da:	bf00      	nop
 80007dc:	e008      	b.n	80007f0 <StateMachineTask+0x5a4>
            break;
 80007de:	bf00      	nop
 80007e0:	e006      	b.n	80007f0 <StateMachineTask+0x5a4>
            break;
 80007e2:	bf00      	nop
 80007e4:	e004      	b.n	80007f0 <StateMachineTask+0x5a4>
            break;
 80007e6:	bf00      	nop
 80007e8:	e002      	b.n	80007f0 <StateMachineTask+0x5a4>
            break;
 80007ea:	bf00      	nop
 80007ec:	e000      	b.n	80007f0 <StateMachineTask+0x5a4>
            break;
 80007ee:	bf00      	nop
    }
}
 80007f0:	bf00      	nop
 80007f2:	37d8      	adds	r7, #216	@ 0xd8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200001f4 	.word	0x200001f4
 80007fc:	0800787c 	.word	0x0800787c
 8000800:	2000007c 	.word	0x2000007c
 8000804:	20000088 	.word	0x20000088
 8000808:	0800789c 	.word	0x0800789c
 800080c:	080078b4 	.word	0x080078b4
 8000810:	40010800 	.word	0x40010800
 8000814:	40010c00 	.word	0x40010c00
 8000818:	080078c8 	.word	0x080078c8
 800081c:	080078d4 	.word	0x080078d4
 8000820:	080078fc 	.word	0x080078fc
 8000824:	0800792c 	.word	0x0800792c
 8000828:	08007938 	.word	0x08007938
 800082c:	0800797c 	.word	0x0800797c
 8000830:	08007988 	.word	0x08007988
 8000834:	080079a0 	.word	0x080079a0
 8000838:	080079a8 	.word	0x080079a8
 800083c:	080079b4 	.word	0x080079b4
 8000840:	080079d0 	.word	0x080079d0
 8000844:	080079d8 	.word	0x080079d8
 8000848:	08007a6c 	.word	0x08007a6c
 800084c:	08007a74 	.word	0x08007a74
 8000850:	08007a7c 	.word	0x08007a7c
 8000854:	08007b20 	.word	0x08007b20
 8000858:	08007b9c 	.word	0x08007b9c

0800085c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000860:	f000 fe72 	bl	8001548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000864:	f000 f832 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000868:	f000 f948 	bl	8000afc <MX_GPIO_Init>
  MX_I2C1_Init();
 800086c:	f000 f8c8 	bl	8000a00 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000870:	f000 fcd4 	bl	800121c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000874:	f000 fd18 	bl	80012a8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000878:	f000 fd46 	bl	8001308 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800087c:	f000 f882 	bl	8000984 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000880:	f000 f8ec 	bl	8000a5c <MX_TIM1_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000884:	f003 fd00 	bl	8004288 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000888:	4a0a      	ldr	r2, [pc, #40]	@ (80008b4 <main+0x58>)
 800088a:	2100      	movs	r1, #0
 800088c:	480a      	ldr	r0, [pc, #40]	@ (80008b8 <main+0x5c>)
 800088e:	f003 fd43 	bl	8004318 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a09      	ldr	r2, [pc, #36]	@ (80008bc <main+0x60>)
 8000896:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StateMachineTaskHandle = osThreadNew(StartStateMachineTask, NULL, &StateMachineTask_attributes);
 8000898:	4a09      	ldr	r2, [pc, #36]	@ (80008c0 <main+0x64>)
 800089a:	2100      	movs	r1, #0
 800089c:	4809      	ldr	r0, [pc, #36]	@ (80008c4 <main+0x68>)
 800089e:	f003 fd3b 	bl	8004318 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a08      	ldr	r2, [pc, #32]	@ (80008c8 <main+0x6c>)
 80008a6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80008a8:	f003 fd10 	bl	80042cc <osKernelStart>
 80008ac:	2300      	movs	r3, #0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* USER CODE END 3 */
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	08007c64 	.word	0x08007c64
 80008b8:	08000c6f 	.word	0x08000c6f
 80008bc:	20000158 	.word	0x20000158
 80008c0:	08007c88 	.word	0x08007c88
 80008c4:	08000c59 	.word	0x08000c59
 80008c8:	2000015c 	.word	0x2000015c

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b094      	sub	sp, #80	@ 0x50
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d6:	2228      	movs	r2, #40	@ 0x28
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f006 fa36 	bl	8006d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]
 80008fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008fc:	2301      	movs	r3, #1
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000900:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000904:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090a:	2301      	movs	r3, #1
 800090c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	2302      	movs	r3, #2
 8000910:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000912:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000916:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000918:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800091c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000922:	4618      	mov	r0, r3
 8000924:	f001 fd1a 	bl	800235c <HAL_RCC_OscConfig>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800092e:	f000 f9b7 	bl	8000ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000932:	230f      	movs	r3, #15
 8000934:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000936:	2302      	movs	r3, #2
 8000938:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800093e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000942:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f001 ff86 	bl	8002860 <HAL_RCC_ClockConfig>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800095a:	f000 f9a1 	bl	8000ca0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800095e:	2302      	movs	r3, #2
 8000960:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8000962:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000966:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	4618      	mov	r0, r3
 800096c:	f002 f936 	bl	8002bdc <HAL_RCCEx_PeriphCLKConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000976:	f000 f993 	bl	8000ca0 <Error_Handler>
  }
}
 800097a:	bf00      	nop
 800097c:	3750      	adds	r7, #80	@ 0x50
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	605a      	str	r2, [r3, #4]
 8000992:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000994:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_ADC1_Init+0x74>)
 8000996:	4a19      	ldr	r2, [pc, #100]	@ (80009fc <MX_ADC1_Init+0x78>)
 8000998:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800099a:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <MX_ADC1_Init+0x74>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009a0:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009a6:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009ac:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009ae:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80009b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009b4:	4b10      	ldr	r3, [pc, #64]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80009ba:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009bc:	2201      	movs	r2, #1
 80009be:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009c0:	480d      	ldr	r0, [pc, #52]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009c2:	f000 fe17 	bl	80015f4 <HAL_ADC_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80009cc:	f000 f968 	bl	8000ca0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009d0:	2308      	movs	r3, #8
 80009d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009d4:	2301      	movs	r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	4619      	mov	r1, r3
 80009e0:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_ADC1_Init+0x74>)
 80009e2:	f000 fedf 	bl	80017a4 <HAL_ADC_ConfigChannel>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80009ec:	f000 f958 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000008c 	.word	0x2000008c
 80009fc:	40012400 	.word	0x40012400

08000a00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a04:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a06:	4a13      	ldr	r2, [pc, #76]	@ (8000a54 <MX_I2C1_Init+0x54>)
 8000a08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a0a:	4b11      	ldr	r3, [pc, #68]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a0c:	4a12      	ldr	r2, [pc, #72]	@ (8000a58 <MX_I2C1_Init+0x58>)
 8000a0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a1e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a22:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a24:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a2a:	4b09      	ldr	r3, [pc, #36]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a30:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a3c:	4804      	ldr	r0, [pc, #16]	@ (8000a50 <MX_I2C1_Init+0x50>)
 8000a3e:	f001 fb49 	bl	80020d4 <HAL_I2C_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a48:	f000 f92a 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	200000bc 	.word	0x200000bc
 8000a54:	40005400 	.word	0x40005400
 8000a58:	000186a0 	.word	0x000186a0

08000a5c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a62:	f107 0308 	add.w	r3, r7, #8
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a70:	463b      	mov	r3, r7
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a78:	4b1e      	ldr	r3, [pc, #120]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000a7a:	4a1f      	ldr	r2, [pc, #124]	@ (8000af8 <MX_TIM1_Init+0x9c>)
 8000a7c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a84:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000a8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a92:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a98:	4b16      	ldr	r3, [pc, #88]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000aa4:	4813      	ldr	r0, [pc, #76]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000aa6:	f002 f94f 	bl	8002d48 <HAL_TIM_Base_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ab0:	f000 f8f6 	bl	8000ca0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ab4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ab8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	4619      	mov	r1, r3
 8000ac0:	480c      	ldr	r0, [pc, #48]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000ac2:	f002 fad3 	bl	800306c <HAL_TIM_ConfigClockSource>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000acc:	f000 f8e8 	bl	8000ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ad8:	463b      	mov	r3, r7
 8000ada:	4619      	mov	r1, r3
 8000adc:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <MX_TIM1_Init+0x98>)
 8000ade:	f002 fcb5 	bl	800344c <HAL_TIMEx_MasterConfigSynchronization>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000ae8:	f000 f8da 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000aec:	bf00      	nop
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000110 	.word	0x20000110
 8000af8:	40012c00 	.word	0x40012c00

08000afc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b088      	sub	sp, #32
 8000b00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b02:	f107 0310 	add.w	r3, r7, #16
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b10:	4b4c      	ldr	r3, [pc, #304]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b12:	699b      	ldr	r3, [r3, #24]
 8000b14:	4a4b      	ldr	r2, [pc, #300]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b16:	f043 0310 	orr.w	r3, r3, #16
 8000b1a:	6193      	str	r3, [r2, #24]
 8000b1c:	4b49      	ldr	r3, [pc, #292]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b1e:	699b      	ldr	r3, [r3, #24]
 8000b20:	f003 0310 	and.w	r3, r3, #16
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b28:	4b46      	ldr	r3, [pc, #280]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4a45      	ldr	r2, [pc, #276]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b2e:	f043 0320 	orr.w	r3, r3, #32
 8000b32:	6193      	str	r3, [r2, #24]
 8000b34:	4b43      	ldr	r3, [pc, #268]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	f003 0320 	and.w	r3, r3, #32
 8000b3c:	60bb      	str	r3, [r7, #8]
 8000b3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b40      	ldr	r3, [pc, #256]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a3f      	ldr	r2, [pc, #252]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b58:	4b3a      	ldr	r3, [pc, #232]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a39      	ldr	r2, [pc, #228]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b5e:	f043 0308 	orr.w	r3, r3, #8
 8000b62:	6193      	str	r3, [r2, #24]
 8000b64:	4b37      	ldr	r3, [pc, #220]	@ (8000c44 <MX_GPIO_Init+0x148>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f003 0308 	and.w	r3, r3, #8
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT8_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000b76:	4834      	ldr	r0, [pc, #208]	@ (8000c48 <MX_GPIO_Init+0x14c>)
 8000b78:	f001 fa7b 	bl	8002072 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTS_485_Pin|LED_CEL_Pin|OUT2_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f648 0110 	movw	r1, #34832	@ 0x8810
 8000b82:	4832      	ldr	r0, [pc, #200]	@ (8000c4c <MX_GPIO_Init+0x150>)
 8000b84:	f001 fa75 	bl	8002072 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDR_Pin|LEDG_Pin|LEDY_Pin|RELAIS_ALIM_418_Pin
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f24e 01fe 	movw	r1, #57598	@ 0xe0fe
 8000b8e:	4830      	ldr	r0, [pc, #192]	@ (8000c50 <MX_GPIO_Init+0x154>)
 8000b90:	f001 fa6f 	bl	8002072 <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT3_Pin|OUT4_Pin|OUT5_Pin
                          |OUT6_Pin|OUT7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : OUT8_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = OUT8_Pin|BUZZER_Pin;
 8000b94:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000b98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	4619      	mov	r1, r3
 8000bac:	4826      	ldr	r0, [pc, #152]	@ (8000c48 <MX_GPIO_Init+0x14c>)
 8000bae:	f001 f8c5 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP1_Pin */
  GPIO_InitStruct.Pin = DIP1_Pin;
 8000bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIP1_GPIO_Port, &GPIO_InitStruct);
 8000bc0:	f107 0310 	add.w	r3, r7, #16
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4820      	ldr	r0, [pc, #128]	@ (8000c48 <MX_GPIO_Init+0x14c>)
 8000bc8:	f001 f8b8 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP2_Pin DIP3_Pin BP2_Pin BP3_Pin
                           BP4_Pin */
  GPIO_InitStruct.Pin = DIP2_Pin|DIP3_Pin|BP2_Pin|BP3_Pin
 8000bcc:	23e3      	movs	r3, #227	@ 0xe3
 8000bce:	613b      	str	r3, [r7, #16]
                          |BP4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	4619      	mov	r1, r3
 8000bde:	481b      	ldr	r0, [pc, #108]	@ (8000c4c <MX_GPIO_Init+0x150>)
 8000be0:	f001 f8ac 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : RTS_485_Pin LED_CEL_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = RTS_485_Pin|LED_CEL_Pin|OUT2_Pin;
 8000be4:	f648 0310 	movw	r3, #34832	@ 0x8810
 8000be8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4813      	ldr	r0, [pc, #76]	@ (8000c4c <MX_GPIO_Init+0x150>)
 8000bfe:	f001 f89d 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDG_Pin LEDY_Pin RELAIS_ALIM_418_Pin
                           OUT1_Pin OUT3_Pin OUT4_Pin OUT5_Pin
                           OUT6_Pin OUT7_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin|LEDG_Pin|LEDY_Pin|RELAIS_ALIM_418_Pin
 8000c02:	f24e 03fe 	movw	r3, #57598	@ 0xe0fe
 8000c06:	613b      	str	r3, [r7, #16]
                          |OUT1_Pin|OUT3_Pin|OUT4_Pin|OUT5_Pin
                          |OUT6_Pin|OUT7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2302      	movs	r3, #2
 8000c12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	4619      	mov	r1, r3
 8000c1a:	480d      	ldr	r0, [pc, #52]	@ (8000c50 <MX_GPIO_Init+0x154>)
 8000c1c:	f001 f88e 	bl	8001d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BP1_IRQ_Pin */
  GPIO_InitStruct.Pin = BP1_IRQ_Pin;
 8000c20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <MX_GPIO_Init+0x158>)
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BP1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000c2e:	f107 0310 	add.w	r3, r7, #16
 8000c32:	4619      	mov	r1, r3
 8000c34:	4806      	ldr	r0, [pc, #24]	@ (8000c50 <MX_GPIO_Init+0x154>)
 8000c36:	f001 f881 	bl	8001d3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c3a:	bf00      	nop
 8000c3c:	3720      	adds	r7, #32
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	40021000 	.word	0x40021000
 8000c48:	40011000 	.word	0x40011000
 8000c4c:	40010800 	.word	0x40010800
 8000c50:	40010c00 	.word	0x40010c00
 8000c54:	10110000 	.word	0x10110000

08000c58 <StartStateMachineTask>:

/* USER CODE BEGIN 4 */
void StartStateMachineTask(void *argument){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	for(;;){
		StateMachineTask();
 8000c60:	f7ff faf4 	bl	800024c <StateMachineTask>
		osDelay(50);
 8000c64:	2032      	movs	r0, #50	@ 0x32
 8000c66:	f003 fbe9 	bl	800443c <osDelay>
		StateMachineTask();
 8000c6a:	bf00      	nop
 8000c6c:	e7f8      	b.n	8000c60 <StartStateMachineTask+0x8>

08000c6e <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
	//HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); //DEBUG
    osDelay(1000);
 8000c76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c7a:	f003 fbdf 	bl	800443c <osDelay>
 8000c7e:	e7fa      	b.n	8000c76 <StartDefaultTask+0x8>

08000c80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c90:	d101      	bne.n	8000c96 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c92:	f000 fc6f 	bl	8001574 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca4:	b672      	cpsid	i
}
 8000ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  send_UART3("ERROR");
 8000ca8:	4801      	ldr	r0, [pc, #4]	@ (8000cb0 <Error_Handler+0x10>)
 8000caa:	f000 fb5d 	bl	8001368 <send_UART3>
 8000cae:	e7fb      	b.n	8000ca8 <Error_Handler+0x8>
 8000cb0:	08007c44 	.word	0x08007c44

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cba:	4b18      	ldr	r3, [pc, #96]	@ (8000d1c <HAL_MspInit+0x68>)
 8000cbc:	699b      	ldr	r3, [r3, #24]
 8000cbe:	4a17      	ldr	r2, [pc, #92]	@ (8000d1c <HAL_MspInit+0x68>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6193      	str	r3, [r2, #24]
 8000cc6:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <HAL_MspInit+0x68>)
 8000cc8:	699b      	ldr	r3, [r3, #24]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60bb      	str	r3, [r7, #8]
 8000cd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <HAL_MspInit+0x68>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	4a11      	ldr	r2, [pc, #68]	@ (8000d1c <HAL_MspInit+0x68>)
 8000cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cdc:	61d3      	str	r3, [r2, #28]
 8000cde:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <HAL_MspInit+0x68>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	210f      	movs	r1, #15
 8000cee:	f06f 0001 	mvn.w	r0, #1
 8000cf2:	f000 ff46 	bl	8001b82 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <HAL_MspInit+0x6c>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <HAL_MspInit+0x6c>)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40010000 	.word	0x40010000

08000d24 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b088      	sub	sp, #32
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 0310 	add.w	r3, r7, #16
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a14      	ldr	r2, [pc, #80]	@ (8000d90 <HAL_ADC_MspInit+0x6c>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d121      	bne.n	8000d88 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d44:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <HAL_ADC_MspInit+0x70>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	4a12      	ldr	r2, [pc, #72]	@ (8000d94 <HAL_ADC_MspInit+0x70>)
 8000d4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d4e:	6193      	str	r3, [r2, #24]
 8000d50:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <HAL_ADC_MspInit+0x70>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d94 <HAL_ADC_MspInit+0x70>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	4a0c      	ldr	r2, [pc, #48]	@ (8000d94 <HAL_ADC_MspInit+0x70>)
 8000d62:	f043 0308 	orr.w	r3, r3, #8
 8000d66:	6193      	str	r3, [r2, #24]
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_ADC_MspInit+0x70>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	f003 0308 	and.w	r3, r3, #8
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = V_CEL_Pin;
 8000d74:	2301      	movs	r3, #1
 8000d76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(V_CEL_GPIO_Port, &GPIO_InitStruct);
 8000d7c:	f107 0310 	add.w	r3, r7, #16
 8000d80:	4619      	mov	r1, r3
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <HAL_ADC_MspInit+0x74>)
 8000d84:	f000 ffda 	bl	8001d3c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d88:	bf00      	nop
 8000d8a:	3720      	adds	r7, #32
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40012400 	.word	0x40012400
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40010c00 	.word	0x40010c00

08000d9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	@ 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a1d      	ldr	r2, [pc, #116]	@ (8000e2c <HAL_I2C_MspInit+0x90>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d132      	bne.n	8000e22 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HAL_I2C_MspInit+0x94>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e30 <HAL_I2C_MspInit+0x94>)
 8000dc2:	f043 0308 	orr.w	r3, r3, #8
 8000dc6:	6193      	str	r3, [r2, #24]
 8000dc8:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HAL_I2C_MspInit+0x94>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	f003 0308 	and.w	r3, r3, #8
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8000dd4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dda:	2312      	movs	r3, #18
 8000ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dde:	2303      	movs	r3, #3
 8000de0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4812      	ldr	r0, [pc, #72]	@ (8000e34 <HAL_I2C_MspInit+0x98>)
 8000dea:	f000 ffa7 	bl	8001d3c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000dee:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <HAL_I2C_MspInit+0x9c>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e04:	4a0c      	ldr	r2, [pc, #48]	@ (8000e38 <HAL_I2C_MspInit+0x9c>)
 8000e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e08:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e0a:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <HAL_I2C_MspInit+0x94>)
 8000e0c:	69db      	ldr	r3, [r3, #28]
 8000e0e:	4a08      	ldr	r2, [pc, #32]	@ (8000e30 <HAL_I2C_MspInit+0x94>)
 8000e10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e14:	61d3      	str	r3, [r2, #28]
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <HAL_I2C_MspInit+0x94>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e22:	bf00      	nop
 8000e24:	3728      	adds	r7, #40	@ 0x28
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40005400 	.word	0x40005400
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40010c00 	.word	0x40010c00
 8000e38:	40010000 	.word	0x40010000

08000e3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <HAL_TIM_Base_MspInit+0x34>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d10b      	bne.n	8000e66 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e4e:	4b09      	ldr	r3, [pc, #36]	@ (8000e74 <HAL_TIM_Base_MspInit+0x38>)
 8000e50:	699b      	ldr	r3, [r3, #24]
 8000e52:	4a08      	ldr	r2, [pc, #32]	@ (8000e74 <HAL_TIM_Base_MspInit+0x38>)
 8000e54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e58:	6193      	str	r3, [r2, #24]
 8000e5a:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <HAL_TIM_Base_MspInit+0x38>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000e66:	bf00      	nop
 8000e68:	3714      	adds	r7, #20
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr
 8000e70:	40012c00 	.word	0x40012c00
 8000e74:	40021000 	.word	0x40021000

08000e78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08c      	sub	sp, #48	@ 0x30
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e80:	f107 0320 	add.w	r3, r7, #32
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a5f      	ldr	r2, [pc, #380]	@ (8001010 <HAL_UART_MspInit+0x198>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d13a      	bne.n	8000f0e <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e98:	4b5e      	ldr	r3, [pc, #376]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000e9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea2:	6193      	str	r3, [r2, #24]
 8000ea4:	4b5b      	ldr	r3, [pc, #364]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eac:	61fb      	str	r3, [r7, #28]
 8000eae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb0:	4b58      	ldr	r3, [pc, #352]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000eb2:	699b      	ldr	r3, [r3, #24]
 8000eb4:	4a57      	ldr	r2, [pc, #348]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000eb6:	f043 0304 	orr.w	r3, r3, #4
 8000eba:	6193      	str	r3, [r2, #24]
 8000ebc:	4b55      	ldr	r3, [pc, #340]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000ebe:	699b      	ldr	r3, [r3, #24]
 8000ec0:	f003 0304 	and.w	r3, r3, #4
 8000ec4:	61bb      	str	r3, [r7, #24]
 8000ec6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Tx232_Pin;
 8000ec8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx232_GPIO_Port, &GPIO_InitStruct);
 8000ed6:	f107 0320 	add.w	r3, r7, #32
 8000eda:	4619      	mov	r1, r3
 8000edc:	484e      	ldr	r0, [pc, #312]	@ (8001018 <HAL_UART_MspInit+0x1a0>)
 8000ede:	f000 ff2d 	bl	8001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Rx232_Pin;
 8000ee2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ee6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx232_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	f107 0320 	add.w	r3, r7, #32
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4848      	ldr	r0, [pc, #288]	@ (8001018 <HAL_UART_MspInit+0x1a0>)
 8000ef8:	f000 ff20 	bl	8001d3c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2105      	movs	r1, #5
 8000f00:	2025      	movs	r0, #37	@ 0x25
 8000f02:	f000 fe3e 	bl	8001b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f06:	2025      	movs	r0, #37	@ 0x25
 8000f08:	f000 fe57 	bl	8001bba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f0c:	e07c      	b.n	8001008 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART2)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a42      	ldr	r2, [pc, #264]	@ (800101c <HAL_UART_MspInit+0x1a4>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d138      	bne.n	8000f8a <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f18:	4b3e      	ldr	r3, [pc, #248]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f1a:	69db      	ldr	r3, [r3, #28]
 8000f1c:	4a3d      	ldr	r2, [pc, #244]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f22:	61d3      	str	r3, [r2, #28]
 8000f24:	4b3b      	ldr	r3, [pc, #236]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f26:	69db      	ldr	r3, [r3, #28]
 8000f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f30:	4b38      	ldr	r3, [pc, #224]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	4a37      	ldr	r2, [pc, #220]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f36:	f043 0304 	orr.w	r3, r3, #4
 8000f3a:	6193      	str	r3, [r2, #24]
 8000f3c:	4b35      	ldr	r3, [pc, #212]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	f003 0304 	and.w	r3, r3, #4
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Tx485_Pin;
 8000f48:	2304      	movs	r3, #4
 8000f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f50:	2303      	movs	r3, #3
 8000f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx485_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 0320 	add.w	r3, r7, #32
 8000f58:	4619      	mov	r1, r3
 8000f5a:	482f      	ldr	r0, [pc, #188]	@ (8001018 <HAL_UART_MspInit+0x1a0>)
 8000f5c:	f000 feee 	bl	8001d3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Rx485_Pin;
 8000f60:	2308      	movs	r3, #8
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx485_GPIO_Port, &GPIO_InitStruct);
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	4619      	mov	r1, r3
 8000f72:	4829      	ldr	r0, [pc, #164]	@ (8001018 <HAL_UART_MspInit+0x1a0>)
 8000f74:	f000 fee2 	bl	8001d3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2105      	movs	r1, #5
 8000f7c:	2026      	movs	r0, #38	@ 0x26
 8000f7e:	f000 fe00 	bl	8001b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f82:	2026      	movs	r0, #38	@ 0x26
 8000f84:	f000 fe19 	bl	8001bba <HAL_NVIC_EnableIRQ>
}
 8000f88:	e03e      	b.n	8001008 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART3)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a24      	ldr	r2, [pc, #144]	@ (8001020 <HAL_UART_MspInit+0x1a8>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d139      	bne.n	8001008 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f94:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f96:	69db      	ldr	r3, [r3, #28]
 8000f98:	4a1e      	ldr	r2, [pc, #120]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000f9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f9e:	61d3      	str	r3, [r2, #28]
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000fa2:	69db      	ldr	r3, [r3, #28]
 8000fa4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fac:	4b19      	ldr	r3, [pc, #100]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a18      	ldr	r2, [pc, #96]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000fb2:	f043 0308 	orr.w	r3, r3, #8
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b16      	ldr	r3, [pc, #88]	@ (8001014 <HAL_UART_MspInit+0x19c>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0308 	and.w	r3, r3, #8
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd2:	f107 0320 	add.w	r3, r7, #32
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4812      	ldr	r0, [pc, #72]	@ (8001024 <HAL_UART_MspInit+0x1ac>)
 8000fda:	f000 feaf 	bl	8001d3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fec:	f107 0320 	add.w	r3, r7, #32
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	480c      	ldr	r0, [pc, #48]	@ (8001024 <HAL_UART_MspInit+0x1ac>)
 8000ff4:	f000 fea2 	bl	8001d3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2105      	movs	r1, #5
 8000ffc:	2027      	movs	r0, #39	@ 0x27
 8000ffe:	f000 fdc0 	bl	8001b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001002:	2027      	movs	r0, #39	@ 0x27
 8001004:	f000 fdd9 	bl	8001bba <HAL_NVIC_EnableIRQ>
}
 8001008:	bf00      	nop
 800100a:	3730      	adds	r7, #48	@ 0x30
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40013800 	.word	0x40013800
 8001014:	40021000 	.word	0x40021000
 8001018:	40010800 	.word	0x40010800
 800101c:	40004400 	.word	0x40004400
 8001020:	40004800 	.word	0x40004800
 8001024:	40010c00 	.word	0x40010c00

08001028 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08e      	sub	sp, #56	@ 0x38
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001030:	2300      	movs	r3, #0
 8001032:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001034:	2300      	movs	r3, #0
 8001036:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001038:	2300      	movs	r3, #0
 800103a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800103e:	4b34      	ldr	r3, [pc, #208]	@ (8001110 <HAL_InitTick+0xe8>)
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	4a33      	ldr	r2, [pc, #204]	@ (8001110 <HAL_InitTick+0xe8>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	61d3      	str	r3, [r2, #28]
 800104a:	4b31      	ldr	r3, [pc, #196]	@ (8001110 <HAL_InitTick+0xe8>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001056:	f107 0210 	add.w	r2, r7, #16
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	4611      	mov	r1, r2
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fd6d 	bl	8002b40 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001066:	6a3b      	ldr	r3, [r7, #32]
 8001068:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800106a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800106c:	2b00      	cmp	r3, #0
 800106e:	d103      	bne.n	8001078 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001070:	f001 fd3e 	bl	8002af0 <HAL_RCC_GetPCLK1Freq>
 8001074:	6378      	str	r0, [r7, #52]	@ 0x34
 8001076:	e004      	b.n	8001082 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001078:	f001 fd3a 	bl	8002af0 <HAL_RCC_GetPCLK1Freq>
 800107c:	4603      	mov	r3, r0
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001084:	4a23      	ldr	r2, [pc, #140]	@ (8001114 <HAL_InitTick+0xec>)
 8001086:	fba2 2303 	umull	r2, r3, r2, r3
 800108a:	0c9b      	lsrs	r3, r3, #18
 800108c:	3b01      	subs	r3, #1
 800108e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001090:	4b21      	ldr	r3, [pc, #132]	@ (8001118 <HAL_InitTick+0xf0>)
 8001092:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001096:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001098:	4b1f      	ldr	r3, [pc, #124]	@ (8001118 <HAL_InitTick+0xf0>)
 800109a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800109e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80010a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001118 <HAL_InitTick+0xf0>)
 80010a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010a4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80010a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <HAL_InitTick+0xf0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <HAL_InitTick+0xf0>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b2:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <HAL_InitTick+0xf0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80010b8:	4817      	ldr	r0, [pc, #92]	@ (8001118 <HAL_InitTick+0xf0>)
 80010ba:	f001 fe45 	bl	8002d48 <HAL_TIM_Base_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80010c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d11b      	bne.n	8001104 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80010cc:	4812      	ldr	r0, [pc, #72]	@ (8001118 <HAL_InitTick+0xf0>)
 80010ce:	f001 fe8b 	bl	8002de8 <HAL_TIM_Base_Start_IT>
 80010d2:	4603      	mov	r3, r0
 80010d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80010d8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d111      	bne.n	8001104 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010e0:	201c      	movs	r0, #28
 80010e2:	f000 fd6a 	bl	8001bba <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b0f      	cmp	r3, #15
 80010ea:	d808      	bhi.n	80010fe <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80010ec:	2200      	movs	r2, #0
 80010ee:	6879      	ldr	r1, [r7, #4]
 80010f0:	201c      	movs	r0, #28
 80010f2:	f000 fd46 	bl	8001b82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010f6:	4a09      	ldr	r2, [pc, #36]	@ (800111c <HAL_InitTick+0xf4>)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	e002      	b.n	8001104 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001108:	4618      	mov	r0, r3
 800110a:	3738      	adds	r7, #56	@ 0x38
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40021000 	.word	0x40021000
 8001114:	431bde83 	.word	0x431bde83
 8001118:	20000160 	.word	0x20000160
 800111c:	20000004 	.word	0x20000004

08001120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001124:	bf00      	nop
 8001126:	e7fd      	b.n	8001124 <NMI_Handler+0x4>

08001128 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <HardFault_Handler+0x4>

08001130 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001134:	bf00      	nop
 8001136:	e7fd      	b.n	8001134 <MemManage_Handler+0x4>

08001138 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <BusFault_Handler+0x4>

08001140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <UsageFault_Handler+0x4>

08001148 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001158:	4802      	ldr	r0, [pc, #8]	@ (8001164 <TIM2_IRQHandler+0x10>)
 800115a:	f001 fe97 	bl	8002e8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000160 	.word	0x20000160

08001168 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800116c:	4802      	ldr	r0, [pc, #8]	@ (8001178 <USART1_IRQHandler+0x10>)
 800116e:	f002 fadd 	bl	800372c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	200001ac 	.word	0x200001ac

0800117c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001180:	4802      	ldr	r0, [pc, #8]	@ (800118c <USART2_IRQHandler+0x10>)
 8001182:	f002 fad3 	bl	800372c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000314 	.word	0x20000314

08001190 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001194:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <USART3_IRQHandler+0x10>)
 8001196:	f002 fac9 	bl	800372c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000260 	.word	0x20000260

080011a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ac:	4a14      	ldr	r2, [pc, #80]	@ (8001200 <_sbrk+0x5c>)
 80011ae:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <_sbrk+0x60>)
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b8:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <_sbrk+0x64>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <_sbrk+0x64>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	@ (800120c <_sbrk+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <_sbrk+0x64>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d207      	bcs.n	80011e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011d4:	f005 fe46 	bl	8006e64 <__errno>
 80011d8:	4603      	mov	r3, r0
 80011da:	220c      	movs	r2, #12
 80011dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	e009      	b.n	80011f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011e4:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ea:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	4a05      	ldr	r2, [pc, #20]	@ (8001208 <_sbrk+0x64>)
 80011f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011f6:	68fb      	ldr	r3, [r7, #12]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20005000 	.word	0x20005000
 8001204:	00000400 	.word	0x00000400
 8001208:	200001a8 	.word	0x200001a8
 800120c:	20001f00 	.word	0x20001f00

08001210 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001220:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001222:	4a14      	ldr	r2, [pc, #80]	@ (8001274 <MX_USART1_UART_Init+0x58>)
 8001224:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001226:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001228:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800122c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800122e:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001234:	4b0e      	ldr	r3, [pc, #56]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800123a:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001240:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001242:	220c      	movs	r2, #12
 8001244:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001246:	4b0a      	ldr	r3, [pc, #40]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800124c:	4b08      	ldr	r3, [pc, #32]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001252:	4807      	ldr	r0, [pc, #28]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001254:	f002 f96a 	bl	800352c <HAL_UART_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800125e:	f7ff fd1f 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 8001262:	2201      	movs	r2, #1
 8001264:	4904      	ldr	r1, [pc, #16]	@ (8001278 <MX_USART1_UART_Init+0x5c>)
 8001266:	4802      	ldr	r0, [pc, #8]	@ (8001270 <MX_USART1_UART_Init+0x54>)
 8001268:	f002 fa3b 	bl	80036e2 <HAL_UART_Receive_IT>

  /* USER CODE END USART1_Init 2 */

}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	200001ac 	.word	0x200001ac
 8001274:	40013800 	.word	0x40013800
 8001278:	200001f5 	.word	0x200001f5

0800127c <send_UART1>:



void send_UART1(const char *msg)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7fe ff63 	bl	8000150 <strlen>
 800128a:	4603      	mov	r3, r0
 800128c:	b29a      	uxth	r2, r3
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	4803      	ldr	r0, [pc, #12]	@ (80012a4 <send_UART1+0x28>)
 8001296:	f002 f999 	bl	80035cc <HAL_UART_Transmit>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	200001ac 	.word	0x200001ac

080012a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012ae:	4a14      	ldr	r2, [pc, #80]	@ (8001300 <MX_USART2_UART_Init+0x58>)
 80012b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012b4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80012b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ba:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012cc:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012ce:	220c      	movs	r2, #12
 80012d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012d2:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012da:	2200      	movs	r2, #0
 80012dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012de:	4807      	ldr	r0, [pc, #28]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012e0:	f002 f924 	bl	800352c <HAL_UART_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012ea:	f7ff fcd9 	bl	8000ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 80012ee:	2201      	movs	r2, #1
 80012f0:	4904      	ldr	r1, [pc, #16]	@ (8001304 <MX_USART2_UART_Init+0x5c>)
 80012f2:	4802      	ldr	r0, [pc, #8]	@ (80012fc <MX_USART2_UART_Init+0x54>)
 80012f4:	f002 f9f5 	bl	80036e2 <HAL_UART_Receive_IT>

  /* USER CODE END USART2_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000314 	.word	0x20000314
 8001300:	40004400 	.word	0x40004400
 8001304:	2000035d 	.word	0x2000035d

08001308 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800130c:	4b13      	ldr	r3, [pc, #76]	@ (800135c <MX_USART3_UART_Init+0x54>)
 800130e:	4a14      	ldr	r2, [pc, #80]	@ (8001360 <MX_USART3_UART_Init+0x58>)
 8001310:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001312:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_USART3_UART_Init+0x54>)
 8001314:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001318:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800131a:	4b10      	ldr	r3, [pc, #64]	@ (800135c <MX_USART3_UART_Init+0x54>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001320:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_USART3_UART_Init+0x54>)
 8001322:	2200      	movs	r2, #0
 8001324:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001326:	4b0d      	ldr	r3, [pc, #52]	@ (800135c <MX_USART3_UART_Init+0x54>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800132c:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <MX_USART3_UART_Init+0x54>)
 800132e:	220c      	movs	r2, #12
 8001330:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001332:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MX_USART3_UART_Init+0x54>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001338:	4b08      	ldr	r3, [pc, #32]	@ (800135c <MX_USART3_UART_Init+0x54>)
 800133a:	2200      	movs	r2, #0
 800133c:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart3) != HAL_OK)
 800133e:	4807      	ldr	r0, [pc, #28]	@ (800135c <MX_USART3_UART_Init+0x54>)
 8001340:	f002 f8f4 	bl	800352c <HAL_UART_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800134a:	f7ff fca9 	bl	8000ca0 <Error_Handler>
  }


  /* USER CODE BEGIN USART3_Init 2 */
  HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 800134e:	2201      	movs	r2, #1
 8001350:	4904      	ldr	r1, [pc, #16]	@ (8001364 <MX_USART3_UART_Init+0x5c>)
 8001352:	4802      	ldr	r0, [pc, #8]	@ (800135c <MX_USART3_UART_Init+0x54>)
 8001354:	f002 f9c5 	bl	80036e2 <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000260 	.word	0x20000260
 8001360:	40004800 	.word	0x40004800
 8001364:	200002a9 	.word	0x200002a9

08001368 <send_UART3>:


void send_UART3(const char *msg)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7fe feed 	bl	8000150 <strlen>
 8001376:	4603      	mov	r3, r0
 8001378:	b29a      	uxth	r2, r3
 800137a:	f04f 33ff 	mov.w	r3, #4294967295
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	4803      	ldr	r0, [pc, #12]	@ (8001390 <send_UART3+0x28>)
 8001382:	f002 f923 	bl	80035cc <HAL_UART_Transmit>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000260 	.word	0x20000260

08001394 <HAL_UART_RxCpltCallback>:



// Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); // DEBUG
 800139c:	2110      	movs	r1, #16
 800139e:	4844      	ldr	r0, [pc, #272]	@ (80014b0 <HAL_UART_RxCpltCallback+0x11c>)
 80013a0:	f000 fe7f 	bl	80020a2 <HAL_GPIO_TogglePin>

    // RS232_418
    if (huart->Instance == USART1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a42      	ldr	r2, [pc, #264]	@ (80014b4 <HAL_UART_RxCpltCallback+0x120>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d127      	bne.n	80013fe <HAL_UART_RxCpltCallback+0x6a>
    {
        if (rx_char1 != '\0' && rx_index1 < RX_BUFFER1_SIZE - 1)
 80013ae:	4b42      	ldr	r3, [pc, #264]	@ (80014b8 <HAL_UART_RxCpltCallback+0x124>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d00f      	beq.n	80013d6 <HAL_UART_RxCpltCallback+0x42>
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <HAL_UART_RxCpltCallback+0x128>)
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	2b62      	cmp	r3, #98	@ 0x62
 80013bc:	d80b      	bhi.n	80013d6 <HAL_UART_RxCpltCallback+0x42>
        {
            rx_buffer1[rx_index1++] = rx_char1;
 80013be:	4b3f      	ldr	r3, [pc, #252]	@ (80014bc <HAL_UART_RxCpltCallback+0x128>)
 80013c0:	881b      	ldrh	r3, [r3, #0]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	b291      	uxth	r1, r2
 80013c6:	4a3d      	ldr	r2, [pc, #244]	@ (80014bc <HAL_UART_RxCpltCallback+0x128>)
 80013c8:	8011      	strh	r1, [r2, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b3a      	ldr	r3, [pc, #232]	@ (80014b8 <HAL_UART_RxCpltCallback+0x124>)
 80013ce:	7819      	ldrb	r1, [r3, #0]
 80013d0:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <HAL_UART_RxCpltCallback+0x12c>)
 80013d2:	5499      	strb	r1, [r3, r2]
 80013d4:	e00e      	b.n	80013f4 <HAL_UART_RxCpltCallback+0x60>
        }
        else
        {

            rx_buffer1[rx_index1] = '\0';
 80013d6:	4b39      	ldr	r3, [pc, #228]	@ (80014bc <HAL_UART_RxCpltCallback+0x128>)
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	4b38      	ldr	r3, [pc, #224]	@ (80014c0 <HAL_UART_RxCpltCallback+0x12c>)
 80013de:	2100      	movs	r1, #0
 80013e0:	5499      	strb	r1, [r3, r2]
            message_complete1 = 1;
 80013e2:	4b38      	ldr	r3, [pc, #224]	@ (80014c4 <HAL_UART_RxCpltCallback+0x130>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
            rx_index1 = 0;
 80013e8:	4b34      	ldr	r3, [pc, #208]	@ (80014bc <HAL_UART_RxCpltCallback+0x128>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	801a      	strh	r2, [r3, #0]
            send_UART3((char*)rx_buffer1);
 80013ee:	4834      	ldr	r0, [pc, #208]	@ (80014c0 <HAL_UART_RxCpltCallback+0x12c>)
 80013f0:	f7ff ffba 	bl	8001368 <send_UART3>
        }
        HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 80013f4:	2201      	movs	r2, #1
 80013f6:	4930      	ldr	r1, [pc, #192]	@ (80014b8 <HAL_UART_RxCpltCallback+0x124>)
 80013f8:	4833      	ldr	r0, [pc, #204]	@ (80014c8 <HAL_UART_RxCpltCallback+0x134>)
 80013fa:	f002 f972 	bl	80036e2 <HAL_UART_Receive_IT>
        // send_UART3("418!"); // DEBUG
    }

    // RS232_COM
    if (huart->Instance == USART3)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a32      	ldr	r2, [pc, #200]	@ (80014cc <HAL_UART_RxCpltCallback+0x138>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d124      	bne.n	8001452 <HAL_UART_RxCpltCallback+0xbe>
    {
        if (rx_char3 != '\r' && rx_index3 < RX_BUFFER3_SIZE - 1)
 8001408:	4b31      	ldr	r3, [pc, #196]	@ (80014d0 <HAL_UART_RxCpltCallback+0x13c>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b0d      	cmp	r3, #13
 800140e:	d00f      	beq.n	8001430 <HAL_UART_RxCpltCallback+0x9c>
 8001410:	4b30      	ldr	r3, [pc, #192]	@ (80014d4 <HAL_UART_RxCpltCallback+0x140>)
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	2b62      	cmp	r3, #98	@ 0x62
 8001416:	d80b      	bhi.n	8001430 <HAL_UART_RxCpltCallback+0x9c>
        {
            rx_buffer3[rx_index3++] = rx_char3;
 8001418:	4b2e      	ldr	r3, [pc, #184]	@ (80014d4 <HAL_UART_RxCpltCallback+0x140>)
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	b291      	uxth	r1, r2
 8001420:	4a2c      	ldr	r2, [pc, #176]	@ (80014d4 <HAL_UART_RxCpltCallback+0x140>)
 8001422:	8011      	strh	r1, [r2, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	4b2a      	ldr	r3, [pc, #168]	@ (80014d0 <HAL_UART_RxCpltCallback+0x13c>)
 8001428:	7819      	ldrb	r1, [r3, #0]
 800142a:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <HAL_UART_RxCpltCallback+0x144>)
 800142c:	5499      	strb	r1, [r3, r2]
 800142e:	e00b      	b.n	8001448 <HAL_UART_RxCpltCallback+0xb4>
        }
        else
        {
            rx_buffer3[rx_index3] = '\r';
 8001430:	4b28      	ldr	r3, [pc, #160]	@ (80014d4 <HAL_UART_RxCpltCallback+0x140>)
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	461a      	mov	r2, r3
 8001436:	4b28      	ldr	r3, [pc, #160]	@ (80014d8 <HAL_UART_RxCpltCallback+0x144>)
 8001438:	210d      	movs	r1, #13
 800143a:	5499      	strb	r1, [r3, r2]
            message_complete3 = 1;
 800143c:	4b27      	ldr	r3, [pc, #156]	@ (80014dc <HAL_UART_RxCpltCallback+0x148>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
            rx_index3 = 0;
 8001442:	4b24      	ldr	r3, [pc, #144]	@ (80014d4 <HAL_UART_RxCpltCallback+0x140>)
 8001444:	2200      	movs	r2, #0
 8001446:	801a      	strh	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 8001448:	2201      	movs	r2, #1
 800144a:	4921      	ldr	r1, [pc, #132]	@ (80014d0 <HAL_UART_RxCpltCallback+0x13c>)
 800144c:	4824      	ldr	r0, [pc, #144]	@ (80014e0 <HAL_UART_RxCpltCallback+0x14c>)
 800144e:	f002 f948 	bl	80036e2 <HAL_UART_Receive_IT>
        // send_UART3("!"); // DEBUG
    }

    // RS485
    if (huart->Instance == USART2)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a23      	ldr	r2, [pc, #140]	@ (80014e4 <HAL_UART_RxCpltCallback+0x150>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d124      	bne.n	80014a6 <HAL_UART_RxCpltCallback+0x112>
    {
        if (rx_char2 != '\0' && rx_index2 < RX_BUFFER2_SIZE - 1)
 800145c:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <HAL_UART_RxCpltCallback+0x154>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00f      	beq.n	8001484 <HAL_UART_RxCpltCallback+0xf0>
 8001464:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <HAL_UART_RxCpltCallback+0x158>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	2b62      	cmp	r3, #98	@ 0x62
 800146a:	d80b      	bhi.n	8001484 <HAL_UART_RxCpltCallback+0xf0>
        {
            rx_buffer2[rx_index2++] = rx_char2;
 800146c:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <HAL_UART_RxCpltCallback+0x158>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	b291      	uxth	r1, r2
 8001474:	4a1d      	ldr	r2, [pc, #116]	@ (80014ec <HAL_UART_RxCpltCallback+0x158>)
 8001476:	8011      	strh	r1, [r2, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <HAL_UART_RxCpltCallback+0x154>)
 800147c:	7819      	ldrb	r1, [r3, #0]
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <HAL_UART_RxCpltCallback+0x15c>)
 8001480:	5499      	strb	r1, [r3, r2]
 8001482:	e00b      	b.n	800149c <HAL_UART_RxCpltCallback+0x108>
        }
        else
        {

             rx_buffer2[rx_index2] = '\0';
 8001484:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <HAL_UART_RxCpltCallback+0x158>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <HAL_UART_RxCpltCallback+0x15c>)
 800148c:	2100      	movs	r1, #0
 800148e:	5499      	strb	r1, [r3, r2]
             message_complete2 = 1;
 8001490:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <HAL_UART_RxCpltCallback+0x160>)
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
             rx_index2 = 0;
 8001496:	4b15      	ldr	r3, [pc, #84]	@ (80014ec <HAL_UART_RxCpltCallback+0x158>)
 8001498:	2200      	movs	r2, #0
 800149a:	801a      	strh	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 800149c:	2201      	movs	r2, #1
 800149e:	4912      	ldr	r1, [pc, #72]	@ (80014e8 <HAL_UART_RxCpltCallback+0x154>)
 80014a0:	4815      	ldr	r0, [pc, #84]	@ (80014f8 <HAL_UART_RxCpltCallback+0x164>)
 80014a2:	f002 f91e 	bl	80036e2 <HAL_UART_Receive_IT>
    }
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40010c00 	.word	0x40010c00
 80014b4:	40013800 	.word	0x40013800
 80014b8:	200001f5 	.word	0x200001f5
 80014bc:	2000025c 	.word	0x2000025c
 80014c0:	200001f8 	.word	0x200001f8
 80014c4:	200001f4 	.word	0x200001f4
 80014c8:	200001ac 	.word	0x200001ac
 80014cc:	40004800 	.word	0x40004800
 80014d0:	200002a9 	.word	0x200002a9
 80014d4:	20000310 	.word	0x20000310
 80014d8:	200002ac 	.word	0x200002ac
 80014dc:	200002a8 	.word	0x200002a8
 80014e0:	20000260 	.word	0x20000260
 80014e4:	40004400 	.word	0x40004400
 80014e8:	2000035d 	.word	0x2000035d
 80014ec:	200003c4 	.word	0x200003c4
 80014f0:	20000360 	.word	0x20000360
 80014f4:	2000035c 	.word	0x2000035c
 80014f8:	20000314 	.word	0x20000314

080014fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014fc:	f7ff fe88 	bl	8001210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001500:	480b      	ldr	r0, [pc, #44]	@ (8001530 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001502:	490c      	ldr	r1, [pc, #48]	@ (8001534 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001504:	4a0c      	ldr	r2, [pc, #48]	@ (8001538 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001508:	e002      	b.n	8001510 <LoopCopyDataInit>

0800150a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800150a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800150c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150e:	3304      	adds	r3, #4

08001510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001514:	d3f9      	bcc.n	800150a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001516:	4a09      	ldr	r2, [pc, #36]	@ (800153c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001518:	4c09      	ldr	r4, [pc, #36]	@ (8001540 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800151c:	e001      	b.n	8001522 <LoopFillZerobss>

0800151e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001520:	3204      	adds	r2, #4

08001522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001524:	d3fb      	bcc.n	800151e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001526:	f005 fca3 	bl	8006e70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800152a:	f7ff f997 	bl	800085c <main>
  bx lr
 800152e:	4770      	bx	lr
  ldr r0, =_sdata
 8001530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001534:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001538:	08007d1c 	.word	0x08007d1c
  ldr r2, =_sbss
 800153c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001540:	20001efc 	.word	0x20001efc

08001544 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001544:	e7fe      	b.n	8001544 <ADC1_2_IRQHandler>
	...

08001548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800154c:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <HAL_Init+0x28>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a07      	ldr	r2, [pc, #28]	@ (8001570 <HAL_Init+0x28>)
 8001552:	f043 0310 	orr.w	r3, r3, #16
 8001556:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001558:	2003      	movs	r0, #3
 800155a:	f000 fb07 	bl	8001b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800155e:	200f      	movs	r0, #15
 8001560:	f7ff fd62 	bl	8001028 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001564:	f7ff fba6 	bl	8000cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40022000 	.word	0x40022000

08001574 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001578:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <HAL_IncTick+0x1c>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	461a      	mov	r2, r3
 800157e:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <HAL_IncTick+0x20>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4413      	add	r3, r2
 8001584:	4a03      	ldr	r2, [pc, #12]	@ (8001594 <HAL_IncTick+0x20>)
 8001586:	6013      	str	r3, [r2, #0]
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	20000008 	.word	0x20000008
 8001594:	200003c8 	.word	0x200003c8

08001598 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return uwTick;
 800159c:	4b02      	ldr	r3, [pc, #8]	@ (80015a8 <HAL_GetTick+0x10>)
 800159e:	681b      	ldr	r3, [r3, #0]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	200003c8 	.word	0x200003c8

080015ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b4:	f7ff fff0 	bl	8001598 <HAL_GetTick>
 80015b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c4:	d005      	beq.n	80015d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015c6:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <HAL_Delay+0x44>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	461a      	mov	r2, r3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4413      	add	r3, r2
 80015d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015d2:	bf00      	nop
 80015d4:	f7ff ffe0 	bl	8001598 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d8f7      	bhi.n	80015d4 <HAL_Delay+0x28>
  {
  }
}
 80015e4:	bf00      	nop
 80015e6:	bf00      	nop
 80015e8:	3710      	adds	r7, #16
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000008 	.word	0x20000008

080015f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015fc:	2300      	movs	r3, #0
 80015fe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001600:	2300      	movs	r3, #0
 8001602:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e0be      	b.n	8001794 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001620:	2b00      	cmp	r3, #0
 8001622:	d109      	bne.n	8001638 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2200      	movs	r2, #0
 8001628:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff fb76 	bl	8000d24 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 f9ab 	bl	8001994 <ADC_ConversionStop_Disable>
 800163e:	4603      	mov	r3, r0
 8001640:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	2b00      	cmp	r3, #0
 800164c:	f040 8099 	bne.w	8001782 <HAL_ADC_Init+0x18e>
 8001650:	7dfb      	ldrb	r3, [r7, #23]
 8001652:	2b00      	cmp	r3, #0
 8001654:	f040 8095 	bne.w	8001782 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800165c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001660:	f023 0302 	bic.w	r3, r3, #2
 8001664:	f043 0202 	orr.w	r2, r3, #2
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001674:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	7b1b      	ldrb	r3, [r3, #12]
 800167a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800167c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	4313      	orrs	r3, r2
 8001682:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800168c:	d003      	beq.n	8001696 <HAL_ADC_Init+0xa2>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d102      	bne.n	800169c <HAL_ADC_Init+0xa8>
 8001696:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800169a:	e000      	b.n	800169e <HAL_ADC_Init+0xaa>
 800169c:	2300      	movs	r3, #0
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	7d1b      	ldrb	r3, [r3, #20]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d119      	bne.n	80016e0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	7b1b      	ldrb	r3, [r3, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d109      	bne.n	80016c8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	3b01      	subs	r3, #1
 80016ba:	035a      	lsls	r2, r3, #13
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	4313      	orrs	r3, r2
 80016c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016c4:	613b      	str	r3, [r7, #16]
 80016c6:	e00b      	b.n	80016e0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016cc:	f043 0220 	orr.w	r2, r3, #32
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d8:	f043 0201 	orr.w	r2, r3, #1
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	430a      	orrs	r2, r1
 80016f2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689a      	ldr	r2, [r3, #8]
 80016fa:	4b28      	ldr	r3, [pc, #160]	@ (800179c <HAL_ADC_Init+0x1a8>)
 80016fc:	4013      	ands	r3, r2
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	68b9      	ldr	r1, [r7, #8]
 8001704:	430b      	orrs	r3, r1
 8001706:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001710:	d003      	beq.n	800171a <HAL_ADC_Init+0x126>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d104      	bne.n	8001724 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	691b      	ldr	r3, [r3, #16]
 800171e:	3b01      	subs	r3, #1
 8001720:	051b      	lsls	r3, r3, #20
 8001722:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800172a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	430a      	orrs	r2, r1
 8001736:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	4b18      	ldr	r3, [pc, #96]	@ (80017a0 <HAL_ADC_Init+0x1ac>)
 8001740:	4013      	ands	r3, r2
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	429a      	cmp	r2, r3
 8001746:	d10b      	bne.n	8001760 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001752:	f023 0303 	bic.w	r3, r3, #3
 8001756:	f043 0201 	orr.w	r2, r3, #1
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800175e:	e018      	b.n	8001792 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001764:	f023 0312 	bic.w	r3, r3, #18
 8001768:	f043 0210 	orr.w	r2, r3, #16
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001774:	f043 0201 	orr.w	r2, r3, #1
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001780:	e007      	b.n	8001792 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001786:	f043 0210 	orr.w	r2, r3, #16
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001792:	7dfb      	ldrb	r3, [r7, #23]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	ffe1f7fd 	.word	0xffe1f7fd
 80017a0:	ff1f0efe 	.word	0xff1f0efe

080017a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017ae:	2300      	movs	r3, #0
 80017b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d101      	bne.n	80017c4 <HAL_ADC_ConfigChannel+0x20>
 80017c0:	2302      	movs	r3, #2
 80017c2:	e0dc      	b.n	800197e <HAL_ADC_ConfigChannel+0x1da>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b06      	cmp	r3, #6
 80017d2:	d81c      	bhi.n	800180e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	3b05      	subs	r3, #5
 80017e6:	221f      	movs	r2, #31
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	4019      	ands	r1, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	3b05      	subs	r3, #5
 8001800:	fa00 f203 	lsl.w	r2, r0, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	635a      	str	r2, [r3, #52]	@ 0x34
 800180c:	e03c      	b.n	8001888 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	2b0c      	cmp	r3, #12
 8001814:	d81c      	bhi.n	8001850 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685a      	ldr	r2, [r3, #4]
 8001820:	4613      	mov	r3, r2
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	3b23      	subs	r3, #35	@ 0x23
 8001828:	221f      	movs	r2, #31
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	43db      	mvns	r3, r3
 8001830:	4019      	ands	r1, r3
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685a      	ldr	r2, [r3, #4]
 800183a:	4613      	mov	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	3b23      	subs	r3, #35	@ 0x23
 8001842:	fa00 f203 	lsl.w	r2, r0, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	430a      	orrs	r2, r1
 800184c:	631a      	str	r2, [r3, #48]	@ 0x30
 800184e:	e01b      	b.n	8001888 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	3b41      	subs	r3, #65	@ 0x41
 8001862:	221f      	movs	r2, #31
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	4019      	ands	r1, r3
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	4613      	mov	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	3b41      	subs	r3, #65	@ 0x41
 800187c:	fa00 f203 	lsl.w	r2, r0, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	430a      	orrs	r2, r1
 8001886:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b09      	cmp	r3, #9
 800188e:	d91c      	bls.n	80018ca <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	68d9      	ldr	r1, [r3, #12]
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4613      	mov	r3, r2
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4413      	add	r3, r2
 80018a0:	3b1e      	subs	r3, #30
 80018a2:	2207      	movs	r2, #7
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	4019      	ands	r1, r3
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	6898      	ldr	r0, [r3, #8]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4613      	mov	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4413      	add	r3, r2
 80018ba:	3b1e      	subs	r3, #30
 80018bc:	fa00 f203 	lsl.w	r2, r0, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	430a      	orrs	r2, r1
 80018c6:	60da      	str	r2, [r3, #12]
 80018c8:	e019      	b.n	80018fe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	6919      	ldr	r1, [r3, #16]
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4613      	mov	r3, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	4413      	add	r3, r2
 80018da:	2207      	movs	r2, #7
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4019      	ands	r1, r3
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	6898      	ldr	r0, [r3, #8]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	4413      	add	r3, r2
 80018f2:	fa00 f203 	lsl.w	r2, r0, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2b10      	cmp	r3, #16
 8001904:	d003      	beq.n	800190e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800190a:	2b11      	cmp	r3, #17
 800190c:	d132      	bne.n	8001974 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a1d      	ldr	r2, [pc, #116]	@ (8001988 <HAL_ADC_ConfigChannel+0x1e4>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d125      	bne.n	8001964 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d126      	bne.n	8001974 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689a      	ldr	r2, [r3, #8]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001934:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2b10      	cmp	r3, #16
 800193c:	d11a      	bne.n	8001974 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800193e:	4b13      	ldr	r3, [pc, #76]	@ (800198c <HAL_ADC_ConfigChannel+0x1e8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a13      	ldr	r2, [pc, #76]	@ (8001990 <HAL_ADC_ConfigChannel+0x1ec>)
 8001944:	fba2 2303 	umull	r2, r3, r2, r3
 8001948:	0c9a      	lsrs	r2, r3, #18
 800194a:	4613      	mov	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4413      	add	r3, r2
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001954:	e002      	b.n	800195c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	3b01      	subs	r3, #1
 800195a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f9      	bne.n	8001956 <HAL_ADC_ConfigChannel+0x1b2>
 8001962:	e007      	b.n	8001974 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001968:	f043 0220 	orr.w	r2, r3, #32
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800197c:	7bfb      	ldrb	r3, [r7, #15]
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr
 8001988:	40012400 	.word	0x40012400
 800198c:	20000000 	.word	0x20000000
 8001990:	431bde83 	.word	0x431bde83

08001994 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d12e      	bne.n	8001a0c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0201 	bic.w	r2, r2, #1
 80019bc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019be:	f7ff fdeb 	bl	8001598 <HAL_GetTick>
 80019c2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019c4:	e01b      	b.n	80019fe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80019c6:	f7ff fde7 	bl	8001598 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d914      	bls.n	80019fe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d10d      	bne.n	80019fe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e6:	f043 0210 	orr.w	r2, r3, #16
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019f2:	f043 0201 	orr.w	r2, r3, #1
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e007      	b.n	8001a0e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d0dc      	beq.n	80019c6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a28:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a34:	4013      	ands	r3, r2
 8001a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4a:	4a04      	ldr	r2, [pc, #16]	@ (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60d3      	str	r3, [r2, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a64:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <__NVIC_GetPriorityGrouping+0x18>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	f003 0307 	and.w	r3, r3, #7
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	db0b      	blt.n	8001aa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	f003 021f 	and.w	r2, r3, #31
 8001a94:	4906      	ldr	r1, [pc, #24]	@ (8001ab0 <__NVIC_EnableIRQ+0x34>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	095b      	lsrs	r3, r3, #5
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	e000e100 	.word	0xe000e100

08001ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	6039      	str	r1, [r7, #0]
 8001abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	db0a      	blt.n	8001ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	490c      	ldr	r1, [pc, #48]	@ (8001b00 <__NVIC_SetPriority+0x4c>)
 8001ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad2:	0112      	lsls	r2, r2, #4
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001adc:	e00a      	b.n	8001af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4908      	ldr	r1, [pc, #32]	@ (8001b04 <__NVIC_SetPriority+0x50>)
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	3b04      	subs	r3, #4
 8001aec:	0112      	lsls	r2, r2, #4
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	440b      	add	r3, r1
 8001af2:	761a      	strb	r2, [r3, #24]
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000e100 	.word	0xe000e100
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b089      	sub	sp, #36	@ 0x24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	f1c3 0307 	rsb	r3, r3, #7
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	bf28      	it	cs
 8001b26:	2304      	movcs	r3, #4
 8001b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	2b06      	cmp	r3, #6
 8001b30:	d902      	bls.n	8001b38 <NVIC_EncodePriority+0x30>
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3b03      	subs	r3, #3
 8001b36:	e000      	b.n	8001b3a <NVIC_EncodePriority+0x32>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	43da      	mvns	r2, r3
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b50:	f04f 31ff 	mov.w	r1, #4294967295
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5a:	43d9      	mvns	r1, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	4313      	orrs	r3, r2
         );
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3724      	adds	r7, #36	@ 0x24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ff4f 	bl	8001a18 <__NVIC_SetPriorityGrouping>
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b086      	sub	sp, #24
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	4603      	mov	r3, r0
 8001b8a:	60b9      	str	r1, [r7, #8]
 8001b8c:	607a      	str	r2, [r7, #4]
 8001b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b94:	f7ff ff64 	bl	8001a60 <__NVIC_GetPriorityGrouping>
 8001b98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	68b9      	ldr	r1, [r7, #8]
 8001b9e:	6978      	ldr	r0, [r7, #20]
 8001ba0:	f7ff ffb2 	bl	8001b08 <NVIC_EncodePriority>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001baa:	4611      	mov	r1, r2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ff81 	bl	8001ab4 <__NVIC_SetPriority>
}
 8001bb2:	bf00      	nop
 8001bb4:	3718      	adds	r7, #24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff57 	bl	8001a7c <__NVIC_EnableIRQ>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bde:	2300      	movs	r3, #0
 8001be0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d008      	beq.n	8001c00 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e020      	b.n	8001c42 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 020e 	bic.w	r2, r2, #14
 8001c0e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0201 	bic.w	r2, r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c28:	2101      	movs	r1, #1
 8001c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c2e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3714      	adds	r7, #20
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr

08001c4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d005      	beq.n	8001c70 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2204      	movs	r2, #4
 8001c68:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	73fb      	strb	r3, [r7, #15]
 8001c6e:	e051      	b.n	8001d14 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 020e 	bic.w	r2, r2, #14
 8001c7e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0201 	bic.w	r2, r2, #1
 8001c8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a22      	ldr	r2, [pc, #136]	@ (8001d20 <HAL_DMA_Abort_IT+0xd4>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d029      	beq.n	8001cee <HAL_DMA_Abort_IT+0xa2>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a21      	ldr	r2, [pc, #132]	@ (8001d24 <HAL_DMA_Abort_IT+0xd8>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d022      	beq.n	8001cea <HAL_DMA_Abort_IT+0x9e>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a1f      	ldr	r2, [pc, #124]	@ (8001d28 <HAL_DMA_Abort_IT+0xdc>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d01a      	beq.n	8001ce4 <HAL_DMA_Abort_IT+0x98>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d2c <HAL_DMA_Abort_IT+0xe0>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d012      	beq.n	8001cde <HAL_DMA_Abort_IT+0x92>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d30 <HAL_DMA_Abort_IT+0xe4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d00a      	beq.n	8001cd8 <HAL_DMA_Abort_IT+0x8c>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d34 <HAL_DMA_Abort_IT+0xe8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d102      	bne.n	8001cd2 <HAL_DMA_Abort_IT+0x86>
 8001ccc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001cd0:	e00e      	b.n	8001cf0 <HAL_DMA_Abort_IT+0xa4>
 8001cd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cd6:	e00b      	b.n	8001cf0 <HAL_DMA_Abort_IT+0xa4>
 8001cd8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cdc:	e008      	b.n	8001cf0 <HAL_DMA_Abort_IT+0xa4>
 8001cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ce2:	e005      	b.n	8001cf0 <HAL_DMA_Abort_IT+0xa4>
 8001ce4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ce8:	e002      	b.n	8001cf0 <HAL_DMA_Abort_IT+0xa4>
 8001cea:	2310      	movs	r3, #16
 8001cec:	e000      	b.n	8001cf0 <HAL_DMA_Abort_IT+0xa4>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	4a11      	ldr	r2, [pc, #68]	@ (8001d38 <HAL_DMA_Abort_IT+0xec>)
 8001cf2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	4798      	blx	r3
    } 
  }
  return status;
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40020008 	.word	0x40020008
 8001d24:	4002001c 	.word	0x4002001c
 8001d28:	40020030 	.word	0x40020030
 8001d2c:	40020044 	.word	0x40020044
 8001d30:	40020058 	.word	0x40020058
 8001d34:	4002006c 	.word	0x4002006c
 8001d38:	40020000 	.word	0x40020000

08001d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b08b      	sub	sp, #44	@ 0x2c
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d46:	2300      	movs	r3, #0
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d4e:	e169      	b.n	8002024 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d50:	2201      	movs	r2, #1
 8001d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	69fa      	ldr	r2, [r7, #28]
 8001d60:	4013      	ands	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	f040 8158 	bne.w	800201e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	4a9a      	ldr	r2, [pc, #616]	@ (8001fdc <HAL_GPIO_Init+0x2a0>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d05e      	beq.n	8001e36 <HAL_GPIO_Init+0xfa>
 8001d78:	4a98      	ldr	r2, [pc, #608]	@ (8001fdc <HAL_GPIO_Init+0x2a0>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d875      	bhi.n	8001e6a <HAL_GPIO_Init+0x12e>
 8001d7e:	4a98      	ldr	r2, [pc, #608]	@ (8001fe0 <HAL_GPIO_Init+0x2a4>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d058      	beq.n	8001e36 <HAL_GPIO_Init+0xfa>
 8001d84:	4a96      	ldr	r2, [pc, #600]	@ (8001fe0 <HAL_GPIO_Init+0x2a4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d86f      	bhi.n	8001e6a <HAL_GPIO_Init+0x12e>
 8001d8a:	4a96      	ldr	r2, [pc, #600]	@ (8001fe4 <HAL_GPIO_Init+0x2a8>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d052      	beq.n	8001e36 <HAL_GPIO_Init+0xfa>
 8001d90:	4a94      	ldr	r2, [pc, #592]	@ (8001fe4 <HAL_GPIO_Init+0x2a8>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d869      	bhi.n	8001e6a <HAL_GPIO_Init+0x12e>
 8001d96:	4a94      	ldr	r2, [pc, #592]	@ (8001fe8 <HAL_GPIO_Init+0x2ac>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d04c      	beq.n	8001e36 <HAL_GPIO_Init+0xfa>
 8001d9c:	4a92      	ldr	r2, [pc, #584]	@ (8001fe8 <HAL_GPIO_Init+0x2ac>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d863      	bhi.n	8001e6a <HAL_GPIO_Init+0x12e>
 8001da2:	4a92      	ldr	r2, [pc, #584]	@ (8001fec <HAL_GPIO_Init+0x2b0>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d046      	beq.n	8001e36 <HAL_GPIO_Init+0xfa>
 8001da8:	4a90      	ldr	r2, [pc, #576]	@ (8001fec <HAL_GPIO_Init+0x2b0>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d85d      	bhi.n	8001e6a <HAL_GPIO_Init+0x12e>
 8001dae:	2b12      	cmp	r3, #18
 8001db0:	d82a      	bhi.n	8001e08 <HAL_GPIO_Init+0xcc>
 8001db2:	2b12      	cmp	r3, #18
 8001db4:	d859      	bhi.n	8001e6a <HAL_GPIO_Init+0x12e>
 8001db6:	a201      	add	r2, pc, #4	@ (adr r2, 8001dbc <HAL_GPIO_Init+0x80>)
 8001db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dbc:	08001e37 	.word	0x08001e37
 8001dc0:	08001e11 	.word	0x08001e11
 8001dc4:	08001e23 	.word	0x08001e23
 8001dc8:	08001e65 	.word	0x08001e65
 8001dcc:	08001e6b 	.word	0x08001e6b
 8001dd0:	08001e6b 	.word	0x08001e6b
 8001dd4:	08001e6b 	.word	0x08001e6b
 8001dd8:	08001e6b 	.word	0x08001e6b
 8001ddc:	08001e6b 	.word	0x08001e6b
 8001de0:	08001e6b 	.word	0x08001e6b
 8001de4:	08001e6b 	.word	0x08001e6b
 8001de8:	08001e6b 	.word	0x08001e6b
 8001dec:	08001e6b 	.word	0x08001e6b
 8001df0:	08001e6b 	.word	0x08001e6b
 8001df4:	08001e6b 	.word	0x08001e6b
 8001df8:	08001e6b 	.word	0x08001e6b
 8001dfc:	08001e6b 	.word	0x08001e6b
 8001e00:	08001e19 	.word	0x08001e19
 8001e04:	08001e2d 	.word	0x08001e2d
 8001e08:	4a79      	ldr	r2, [pc, #484]	@ (8001ff0 <HAL_GPIO_Init+0x2b4>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d013      	beq.n	8001e36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e0e:	e02c      	b.n	8001e6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	623b      	str	r3, [r7, #32]
          break;
 8001e16:	e029      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	623b      	str	r3, [r7, #32]
          break;
 8001e20:	e024      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	3308      	adds	r3, #8
 8001e28:	623b      	str	r3, [r7, #32]
          break;
 8001e2a:	e01f      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	330c      	adds	r3, #12
 8001e32:	623b      	str	r3, [r7, #32]
          break;
 8001e34:	e01a      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d102      	bne.n	8001e44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e3e:	2304      	movs	r3, #4
 8001e40:	623b      	str	r3, [r7, #32]
          break;
 8001e42:	e013      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d105      	bne.n	8001e58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	69fa      	ldr	r2, [r7, #28]
 8001e54:	611a      	str	r2, [r3, #16]
          break;
 8001e56:	e009      	b.n	8001e6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69fa      	ldr	r2, [r7, #28]
 8001e60:	615a      	str	r2, [r3, #20]
          break;
 8001e62:	e003      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e64:	2300      	movs	r3, #0
 8001e66:	623b      	str	r3, [r7, #32]
          break;
 8001e68:	e000      	b.n	8001e6c <HAL_GPIO_Init+0x130>
          break;
 8001e6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	2bff      	cmp	r3, #255	@ 0xff
 8001e70:	d801      	bhi.n	8001e76 <HAL_GPIO_Init+0x13a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	e001      	b.n	8001e7a <HAL_GPIO_Init+0x13e>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3304      	adds	r3, #4
 8001e7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	2bff      	cmp	r3, #255	@ 0xff
 8001e80:	d802      	bhi.n	8001e88 <HAL_GPIO_Init+0x14c>
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	e002      	b.n	8001e8e <HAL_GPIO_Init+0x152>
 8001e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8a:	3b08      	subs	r3, #8
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	210f      	movs	r1, #15
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	401a      	ands	r2, r3
 8001ea0:	6a39      	ldr	r1, [r7, #32]
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	f000 80b1 	beq.w	800201e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8001ff4 <HAL_GPIO_Init+0x2b8>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	4a4c      	ldr	r2, [pc, #304]	@ (8001ff4 <HAL_GPIO_Init+0x2b8>)
 8001ec2:	f043 0301 	orr.w	r3, r3, #1
 8001ec6:	6193      	str	r3, [r2, #24]
 8001ec8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff4 <HAL_GPIO_Init+0x2b8>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ed4:	4a48      	ldr	r2, [pc, #288]	@ (8001ff8 <HAL_GPIO_Init+0x2bc>)
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ee0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	220f      	movs	r2, #15
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a40      	ldr	r2, [pc, #256]	@ (8001ffc <HAL_GPIO_Init+0x2c0>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d013      	beq.n	8001f28 <HAL_GPIO_Init+0x1ec>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a3f      	ldr	r2, [pc, #252]	@ (8002000 <HAL_GPIO_Init+0x2c4>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d00d      	beq.n	8001f24 <HAL_GPIO_Init+0x1e8>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a3e      	ldr	r2, [pc, #248]	@ (8002004 <HAL_GPIO_Init+0x2c8>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d007      	beq.n	8001f20 <HAL_GPIO_Init+0x1e4>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a3d      	ldr	r2, [pc, #244]	@ (8002008 <HAL_GPIO_Init+0x2cc>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d101      	bne.n	8001f1c <HAL_GPIO_Init+0x1e0>
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e006      	b.n	8001f2a <HAL_GPIO_Init+0x1ee>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	e004      	b.n	8001f2a <HAL_GPIO_Init+0x1ee>
 8001f20:	2302      	movs	r3, #2
 8001f22:	e002      	b.n	8001f2a <HAL_GPIO_Init+0x1ee>
 8001f24:	2301      	movs	r3, #1
 8001f26:	e000      	b.n	8001f2a <HAL_GPIO_Init+0x1ee>
 8001f28:	2300      	movs	r3, #0
 8001f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f2c:	f002 0203 	and.w	r2, r2, #3
 8001f30:	0092      	lsls	r2, r2, #2
 8001f32:	4093      	lsls	r3, r2
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f3a:	492f      	ldr	r1, [pc, #188]	@ (8001ff8 <HAL_GPIO_Init+0x2bc>)
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f3e:	089b      	lsrs	r3, r3, #2
 8001f40:	3302      	adds	r3, #2
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d006      	beq.n	8001f62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f54:	4b2d      	ldr	r3, [pc, #180]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	492c      	ldr	r1, [pc, #176]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	608b      	str	r3, [r1, #8]
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f62:	4b2a      	ldr	r3, [pc, #168]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f64:	689a      	ldr	r2, [r3, #8]
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	4928      	ldr	r1, [pc, #160]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d006      	beq.n	8001f8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f7c:	4b23      	ldr	r3, [pc, #140]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f7e:	68da      	ldr	r2, [r3, #12]
 8001f80:	4922      	ldr	r1, [pc, #136]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	60cb      	str	r3, [r1, #12]
 8001f88:	e006      	b.n	8001f98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f8a:	4b20      	ldr	r3, [pc, #128]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	43db      	mvns	r3, r3
 8001f92:	491e      	ldr	r1, [pc, #120]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d006      	beq.n	8001fb2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fa4:	4b19      	ldr	r3, [pc, #100]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	4918      	ldr	r1, [pc, #96]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	604b      	str	r3, [r1, #4]
 8001fb0:	e006      	b.n	8001fc0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fb2:	4b16      	ldr	r3, [pc, #88]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	4914      	ldr	r1, [pc, #80]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d021      	beq.n	8002010 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	490e      	ldr	r1, [pc, #56]	@ (800200c <HAL_GPIO_Init+0x2d0>)
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	600b      	str	r3, [r1, #0]
 8001fd8:	e021      	b.n	800201e <HAL_GPIO_Init+0x2e2>
 8001fda:	bf00      	nop
 8001fdc:	10320000 	.word	0x10320000
 8001fe0:	10310000 	.word	0x10310000
 8001fe4:	10220000 	.word	0x10220000
 8001fe8:	10210000 	.word	0x10210000
 8001fec:	10120000 	.word	0x10120000
 8001ff0:	10110000 	.word	0x10110000
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	40010800 	.word	0x40010800
 8002000:	40010c00 	.word	0x40010c00
 8002004:	40011000 	.word	0x40011000
 8002008:	40011400 	.word	0x40011400
 800200c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002010:	4b0b      	ldr	r3, [pc, #44]	@ (8002040 <HAL_GPIO_Init+0x304>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	43db      	mvns	r3, r3
 8002018:	4909      	ldr	r1, [pc, #36]	@ (8002040 <HAL_GPIO_Init+0x304>)
 800201a:	4013      	ands	r3, r2
 800201c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	3301      	adds	r3, #1
 8002022:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202a:	fa22 f303 	lsr.w	r3, r2, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	f47f ae8e 	bne.w	8001d50 <HAL_GPIO_Init+0x14>
  }
}
 8002034:	bf00      	nop
 8002036:	bf00      	nop
 8002038:	372c      	adds	r7, #44	@ 0x2c
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr
 8002040:	40010400 	.word	0x40010400

08002044 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	460b      	mov	r3, r1
 800204e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	887b      	ldrh	r3, [r7, #2]
 8002056:	4013      	ands	r3, r2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d002      	beq.n	8002062 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800205c:	2301      	movs	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]
 8002060:	e001      	b.n	8002066 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002062:	2300      	movs	r3, #0
 8002064:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002066:	7bfb      	ldrb	r3, [r7, #15]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr

08002072 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	460b      	mov	r3, r1
 800207c:	807b      	strh	r3, [r7, #2]
 800207e:	4613      	mov	r3, r2
 8002080:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002082:	787b      	ldrb	r3, [r7, #1]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d003      	beq.n	8002090 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002088:	887a      	ldrh	r2, [r7, #2]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800208e:	e003      	b.n	8002098 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002090:	887b      	ldrh	r3, [r7, #2]
 8002092:	041a      	lsls	r2, r3, #16
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	611a      	str	r2, [r3, #16]
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr

080020a2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b085      	sub	sp, #20
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
 80020aa:	460b      	mov	r3, r1
 80020ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020b4:	887a      	ldrh	r2, [r7, #2]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	4013      	ands	r3, r2
 80020ba:	041a      	lsls	r2, r3, #16
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	43d9      	mvns	r1, r3
 80020c0:	887b      	ldrh	r3, [r7, #2]
 80020c2:	400b      	ands	r3, r1
 80020c4:	431a      	orrs	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	611a      	str	r2, [r3, #16]
}
 80020ca:	bf00      	nop
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr

080020d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e12b      	b.n	800233e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d106      	bne.n	8002100 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7fe fe4e 	bl	8000d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2224      	movs	r2, #36	@ 0x24
 8002104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002126:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002136:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002138:	f000 fcda 	bl	8002af0 <HAL_RCC_GetPCLK1Freq>
 800213c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	4a81      	ldr	r2, [pc, #516]	@ (8002348 <HAL_I2C_Init+0x274>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d807      	bhi.n	8002158 <HAL_I2C_Init+0x84>
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4a80      	ldr	r2, [pc, #512]	@ (800234c <HAL_I2C_Init+0x278>)
 800214c:	4293      	cmp	r3, r2
 800214e:	bf94      	ite	ls
 8002150:	2301      	movls	r3, #1
 8002152:	2300      	movhi	r3, #0
 8002154:	b2db      	uxtb	r3, r3
 8002156:	e006      	b.n	8002166 <HAL_I2C_Init+0x92>
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	4a7d      	ldr	r2, [pc, #500]	@ (8002350 <HAL_I2C_Init+0x27c>)
 800215c:	4293      	cmp	r3, r2
 800215e:	bf94      	ite	ls
 8002160:	2301      	movls	r3, #1
 8002162:	2300      	movhi	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e0e7      	b.n	800233e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	4a78      	ldr	r2, [pc, #480]	@ (8002354 <HAL_I2C_Init+0x280>)
 8002172:	fba2 2303 	umull	r2, r3, r2, r3
 8002176:	0c9b      	lsrs	r3, r3, #18
 8002178:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68ba      	ldr	r2, [r7, #8]
 800218a:	430a      	orrs	r2, r1
 800218c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4a6a      	ldr	r2, [pc, #424]	@ (8002348 <HAL_I2C_Init+0x274>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d802      	bhi.n	80021a8 <HAL_I2C_Init+0xd4>
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	3301      	adds	r3, #1
 80021a6:	e009      	b.n	80021bc <HAL_I2C_Init+0xe8>
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80021ae:	fb02 f303 	mul.w	r3, r2, r3
 80021b2:	4a69      	ldr	r2, [pc, #420]	@ (8002358 <HAL_I2C_Init+0x284>)
 80021b4:	fba2 2303 	umull	r2, r3, r2, r3
 80021b8:	099b      	lsrs	r3, r3, #6
 80021ba:	3301      	adds	r3, #1
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	6812      	ldr	r2, [r2, #0]
 80021c0:	430b      	orrs	r3, r1
 80021c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021ce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	495c      	ldr	r1, [pc, #368]	@ (8002348 <HAL_I2C_Init+0x274>)
 80021d8:	428b      	cmp	r3, r1
 80021da:	d819      	bhi.n	8002210 <HAL_I2C_Init+0x13c>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	1e59      	subs	r1, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80021ea:	1c59      	adds	r1, r3, #1
 80021ec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021f0:	400b      	ands	r3, r1
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00a      	beq.n	800220c <HAL_I2C_Init+0x138>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1e59      	subs	r1, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	fbb1 f3f3 	udiv	r3, r1, r3
 8002204:	3301      	adds	r3, #1
 8002206:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800220a:	e051      	b.n	80022b0 <HAL_I2C_Init+0x1dc>
 800220c:	2304      	movs	r3, #4
 800220e:	e04f      	b.n	80022b0 <HAL_I2C_Init+0x1dc>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d111      	bne.n	800223c <HAL_I2C_Init+0x168>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	1e58      	subs	r0, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6859      	ldr	r1, [r3, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	440b      	add	r3, r1
 8002226:	fbb0 f3f3 	udiv	r3, r0, r3
 800222a:	3301      	adds	r3, #1
 800222c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002230:	2b00      	cmp	r3, #0
 8002232:	bf0c      	ite	eq
 8002234:	2301      	moveq	r3, #1
 8002236:	2300      	movne	r3, #0
 8002238:	b2db      	uxtb	r3, r3
 800223a:	e012      	b.n	8002262 <HAL_I2C_Init+0x18e>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	1e58      	subs	r0, r3, #1
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6859      	ldr	r1, [r3, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	0099      	lsls	r1, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002252:	3301      	adds	r3, #1
 8002254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002258:	2b00      	cmp	r3, #0
 800225a:	bf0c      	ite	eq
 800225c:	2301      	moveq	r3, #1
 800225e:	2300      	movne	r3, #0
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <HAL_I2C_Init+0x196>
 8002266:	2301      	movs	r3, #1
 8002268:	e022      	b.n	80022b0 <HAL_I2C_Init+0x1dc>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d10e      	bne.n	8002290 <HAL_I2C_Init+0x1bc>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	1e58      	subs	r0, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6859      	ldr	r1, [r3, #4]
 800227a:	460b      	mov	r3, r1
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	440b      	add	r3, r1
 8002280:	fbb0 f3f3 	udiv	r3, r0, r3
 8002284:	3301      	adds	r3, #1
 8002286:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800228e:	e00f      	b.n	80022b0 <HAL_I2C_Init+0x1dc>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	1e58      	subs	r0, r3, #1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6859      	ldr	r1, [r3, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	0099      	lsls	r1, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80022a6:	3301      	adds	r3, #1
 80022a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	6809      	ldr	r1, [r1, #0]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69da      	ldr	r2, [r3, #28]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6911      	ldr	r1, [r2, #16]
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	68d2      	ldr	r2, [r2, #12]
 80022ea:	4311      	orrs	r1, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6812      	ldr	r2, [r2, #0]
 80022f0:	430b      	orrs	r3, r1
 80022f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	695a      	ldr	r2, [r3, #20]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	431a      	orrs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2220      	movs	r2, #32
 800232a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	000186a0 	.word	0x000186a0
 800234c:	001e847f 	.word	0x001e847f
 8002350:	003d08ff 	.word	0x003d08ff
 8002354:	431bde83 	.word	0x431bde83
 8002358:	10624dd3 	.word	0x10624dd3

0800235c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e272      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 8087 	beq.w	800248a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800237c:	4b92      	ldr	r3, [pc, #584]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	2b04      	cmp	r3, #4
 8002386:	d00c      	beq.n	80023a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002388:	4b8f      	ldr	r3, [pc, #572]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 030c 	and.w	r3, r3, #12
 8002390:	2b08      	cmp	r3, #8
 8002392:	d112      	bne.n	80023ba <HAL_RCC_OscConfig+0x5e>
 8002394:	4b8c      	ldr	r3, [pc, #560]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023a0:	d10b      	bne.n	80023ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a2:	4b89      	ldr	r3, [pc, #548]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d06c      	beq.n	8002488 <HAL_RCC_OscConfig+0x12c>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d168      	bne.n	8002488 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e24c      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c2:	d106      	bne.n	80023d2 <HAL_RCC_OscConfig+0x76>
 80023c4:	4b80      	ldr	r3, [pc, #512]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a7f      	ldr	r2, [pc, #508]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ce:	6013      	str	r3, [r2, #0]
 80023d0:	e02e      	b.n	8002430 <HAL_RCC_OscConfig+0xd4>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x98>
 80023da:	4b7b      	ldr	r3, [pc, #492]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a7a      	ldr	r2, [pc, #488]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023e4:	6013      	str	r3, [r2, #0]
 80023e6:	4b78      	ldr	r3, [pc, #480]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a77      	ldr	r2, [pc, #476]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023f0:	6013      	str	r3, [r2, #0]
 80023f2:	e01d      	b.n	8002430 <HAL_RCC_OscConfig+0xd4>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023fc:	d10c      	bne.n	8002418 <HAL_RCC_OscConfig+0xbc>
 80023fe:	4b72      	ldr	r3, [pc, #456]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a71      	ldr	r2, [pc, #452]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002404:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	4b6f      	ldr	r3, [pc, #444]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a6e      	ldr	r2, [pc, #440]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	e00b      	b.n	8002430 <HAL_RCC_OscConfig+0xd4>
 8002418:	4b6b      	ldr	r3, [pc, #428]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a6a      	ldr	r2, [pc, #424]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800241e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002422:	6013      	str	r3, [r2, #0]
 8002424:	4b68      	ldr	r3, [pc, #416]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a67      	ldr	r2, [pc, #412]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800242a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800242e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d013      	beq.n	8002460 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7ff f8ae 	bl	8001598 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002440:	f7ff f8aa 	bl	8001598 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b64      	cmp	r3, #100	@ 0x64
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e200      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002452:	4b5d      	ldr	r3, [pc, #372]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0xe4>
 800245e:	e014      	b.n	800248a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7ff f89a 	bl	8001598 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002468:	f7ff f896 	bl	8001598 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b64      	cmp	r3, #100	@ 0x64
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e1ec      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800247a:	4b53      	ldr	r3, [pc, #332]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1f0      	bne.n	8002468 <HAL_RCC_OscConfig+0x10c>
 8002486:	e000      	b.n	800248a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002488:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d063      	beq.n	800255e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002496:	4b4c      	ldr	r3, [pc, #304]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f003 030c 	and.w	r3, r3, #12
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00b      	beq.n	80024ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024a2:	4b49      	ldr	r3, [pc, #292]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 030c 	and.w	r3, r3, #12
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d11c      	bne.n	80024e8 <HAL_RCC_OscConfig+0x18c>
 80024ae:	4b46      	ldr	r3, [pc, #280]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d116      	bne.n	80024e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ba:	4b43      	ldr	r3, [pc, #268]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d005      	beq.n	80024d2 <HAL_RCC_OscConfig+0x176>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d001      	beq.n	80024d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e1c0      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d2:	4b3d      	ldr	r3, [pc, #244]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	4939      	ldr	r1, [pc, #228]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e6:	e03a      	b.n	800255e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d020      	beq.n	8002532 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f0:	4b36      	ldr	r3, [pc, #216]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f6:	f7ff f84f 	bl	8001598 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024fe:	f7ff f84b 	bl	8001598 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e1a1      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002510:	4b2d      	ldr	r3, [pc, #180]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d0f0      	beq.n	80024fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800251c:	4b2a      	ldr	r3, [pc, #168]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	695b      	ldr	r3, [r3, #20]
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	4927      	ldr	r1, [pc, #156]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 800252c:	4313      	orrs	r3, r2
 800252e:	600b      	str	r3, [r1, #0]
 8002530:	e015      	b.n	800255e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002532:	4b26      	ldr	r3, [pc, #152]	@ (80025cc <HAL_RCC_OscConfig+0x270>)
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002538:	f7ff f82e 	bl	8001598 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002540:	f7ff f82a 	bl	8001598 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e180      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002552:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1f0      	bne.n	8002540 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	2b00      	cmp	r3, #0
 8002568:	d03a      	beq.n	80025e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d019      	beq.n	80025a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002572:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <HAL_RCC_OscConfig+0x274>)
 8002574:	2201      	movs	r2, #1
 8002576:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002578:	f7ff f80e 	bl	8001598 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002580:	f7ff f80a 	bl	8001598 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e160      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002592:	4b0d      	ldr	r3, [pc, #52]	@ (80025c8 <HAL_RCC_OscConfig+0x26c>)
 8002594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800259e:	2001      	movs	r0, #1
 80025a0:	f000 fafe 	bl	8002ba0 <RCC_Delay>
 80025a4:	e01c      	b.n	80025e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a6:	4b0a      	ldr	r3, [pc, #40]	@ (80025d0 <HAL_RCC_OscConfig+0x274>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ac:	f7fe fff4 	bl	8001598 <HAL_GetTick>
 80025b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b2:	e00f      	b.n	80025d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b4:	f7fe fff0 	bl	8001598 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d908      	bls.n	80025d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e146      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	42420000 	.word	0x42420000
 80025d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d4:	4b92      	ldr	r3, [pc, #584]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80025d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e9      	bne.n	80025b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 80a6 	beq.w	800273a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ee:	2300      	movs	r3, #0
 80025f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025f2:	4b8b      	ldr	r3, [pc, #556]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d10d      	bne.n	800261a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025fe:	4b88      	ldr	r3, [pc, #544]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	4a87      	ldr	r2, [pc, #540]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002608:	61d3      	str	r3, [r2, #28]
 800260a:	4b85      	ldr	r3, [pc, #532]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002616:	2301      	movs	r3, #1
 8002618:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800261a:	4b82      	ldr	r3, [pc, #520]	@ (8002824 <HAL_RCC_OscConfig+0x4c8>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002622:	2b00      	cmp	r3, #0
 8002624:	d118      	bne.n	8002658 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002626:	4b7f      	ldr	r3, [pc, #508]	@ (8002824 <HAL_RCC_OscConfig+0x4c8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a7e      	ldr	r2, [pc, #504]	@ (8002824 <HAL_RCC_OscConfig+0x4c8>)
 800262c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002632:	f7fe ffb1 	bl	8001598 <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263a:	f7fe ffad 	bl	8001598 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b64      	cmp	r3, #100	@ 0x64
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e103      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800264c:	4b75      	ldr	r3, [pc, #468]	@ (8002824 <HAL_RCC_OscConfig+0x4c8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0f0      	beq.n	800263a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d106      	bne.n	800266e <HAL_RCC_OscConfig+0x312>
 8002660:	4b6f      	ldr	r3, [pc, #444]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	4a6e      	ldr	r2, [pc, #440]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002666:	f043 0301 	orr.w	r3, r3, #1
 800266a:	6213      	str	r3, [r2, #32]
 800266c:	e02d      	b.n	80026ca <HAL_RCC_OscConfig+0x36e>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10c      	bne.n	8002690 <HAL_RCC_OscConfig+0x334>
 8002676:	4b6a      	ldr	r3, [pc, #424]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	4a69      	ldr	r2, [pc, #420]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800267c:	f023 0301 	bic.w	r3, r3, #1
 8002680:	6213      	str	r3, [r2, #32]
 8002682:	4b67      	ldr	r3, [pc, #412]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	4a66      	ldr	r2, [pc, #408]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002688:	f023 0304 	bic.w	r3, r3, #4
 800268c:	6213      	str	r3, [r2, #32]
 800268e:	e01c      	b.n	80026ca <HAL_RCC_OscConfig+0x36e>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	2b05      	cmp	r3, #5
 8002696:	d10c      	bne.n	80026b2 <HAL_RCC_OscConfig+0x356>
 8002698:	4b61      	ldr	r3, [pc, #388]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	4a60      	ldr	r2, [pc, #384]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800269e:	f043 0304 	orr.w	r3, r3, #4
 80026a2:	6213      	str	r3, [r2, #32]
 80026a4:	4b5e      	ldr	r3, [pc, #376]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	6213      	str	r3, [r2, #32]
 80026b0:	e00b      	b.n	80026ca <HAL_RCC_OscConfig+0x36e>
 80026b2:	4b5b      	ldr	r3, [pc, #364]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	4a5a      	ldr	r2, [pc, #360]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	6213      	str	r3, [r2, #32]
 80026be:	4b58      	ldr	r3, [pc, #352]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	4a57      	ldr	r2, [pc, #348]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026c4:	f023 0304 	bic.w	r3, r3, #4
 80026c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d015      	beq.n	80026fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d2:	f7fe ff61 	bl	8001598 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026da:	f7fe ff5d 	bl	8001598 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e0b1      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f0:	4b4b      	ldr	r3, [pc, #300]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0ee      	beq.n	80026da <HAL_RCC_OscConfig+0x37e>
 80026fc:	e014      	b.n	8002728 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fe:	f7fe ff4b 	bl	8001598 <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002704:	e00a      	b.n	800271c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002706:	f7fe ff47 	bl	8001598 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002714:	4293      	cmp	r3, r2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e09b      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800271c:	4b40      	ldr	r3, [pc, #256]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	f003 0302 	and.w	r3, r3, #2
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1ee      	bne.n	8002706 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d105      	bne.n	800273a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800272e:	4b3c      	ldr	r3, [pc, #240]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	4a3b      	ldr	r2, [pc, #236]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002738:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	2b00      	cmp	r3, #0
 8002740:	f000 8087 	beq.w	8002852 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002744:	4b36      	ldr	r3, [pc, #216]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 030c 	and.w	r3, r3, #12
 800274c:	2b08      	cmp	r3, #8
 800274e:	d061      	beq.n	8002814 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	2b02      	cmp	r3, #2
 8002756:	d146      	bne.n	80027e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002758:	4b33      	ldr	r3, [pc, #204]	@ (8002828 <HAL_RCC_OscConfig+0x4cc>)
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275e:	f7fe ff1b 	bl	8001598 <HAL_GetTick>
 8002762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002764:	e008      	b.n	8002778 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002766:	f7fe ff17 	bl	8001598 <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d901      	bls.n	8002778 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e06d      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002778:	4b29      	ldr	r3, [pc, #164]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1f0      	bne.n	8002766 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800278c:	d108      	bne.n	80027a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800278e:	4b24      	ldr	r3, [pc, #144]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	4921      	ldr	r1, [pc, #132]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 800279c:	4313      	orrs	r3, r2
 800279e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a19      	ldr	r1, [r3, #32]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b0:	430b      	orrs	r3, r1
 80027b2:	491b      	ldr	r1, [pc, #108]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <HAL_RCC_OscConfig+0x4cc>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027be:	f7fe feeb 	bl	8001598 <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027c4:	e008      	b.n	80027d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c6:	f7fe fee7 	bl	8001598 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d901      	bls.n	80027d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027d4:	2303      	movs	r3, #3
 80027d6:	e03d      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0f0      	beq.n	80027c6 <HAL_RCC_OscConfig+0x46a>
 80027e4:	e035      	b.n	8002852 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027e6:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <HAL_RCC_OscConfig+0x4cc>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ec:	f7fe fed4 	bl	8001598 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f4:	f7fe fed0 	bl	8001598 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e026      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002806:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <HAL_RCC_OscConfig+0x4c4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1f0      	bne.n	80027f4 <HAL_RCC_OscConfig+0x498>
 8002812:	e01e      	b.n	8002852 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d107      	bne.n	800282c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e019      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
 8002820:	40021000 	.word	0x40021000
 8002824:	40007000 	.word	0x40007000
 8002828:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800282c:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <HAL_RCC_OscConfig+0x500>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	429a      	cmp	r2, r3
 800283e:	d106      	bne.n	800284e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800284a:	429a      	cmp	r2, r3
 800284c:	d001      	beq.n	8002852 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e000      	b.n	8002854 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40021000 	.word	0x40021000

08002860 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e0d0      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002874:	4b6a      	ldr	r3, [pc, #424]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d910      	bls.n	80028a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002882:	4b67      	ldr	r3, [pc, #412]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f023 0207 	bic.w	r2, r3, #7
 800288a:	4965      	ldr	r1, [pc, #404]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	4313      	orrs	r3, r2
 8002890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002892:	4b63      	ldr	r3, [pc, #396]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d001      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0b8      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0302 	and.w	r3, r3, #2
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d020      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028bc:	4b59      	ldr	r3, [pc, #356]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4a58      	ldr	r2, [pc, #352]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80028c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80028c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0308 	and.w	r3, r3, #8
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d005      	beq.n	80028e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028d4:	4b53      	ldr	r3, [pc, #332]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	4a52      	ldr	r2, [pc, #328]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80028de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e0:	4b50      	ldr	r3, [pc, #320]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	494d      	ldr	r1, [pc, #308]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d040      	beq.n	8002980 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d107      	bne.n	8002916 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002906:	4b47      	ldr	r3, [pc, #284]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d115      	bne.n	800293e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e07f      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b02      	cmp	r3, #2
 800291c:	d107      	bne.n	800292e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800291e:	4b41      	ldr	r3, [pc, #260]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d109      	bne.n	800293e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e073      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e06b      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800293e:	4b39      	ldr	r3, [pc, #228]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f023 0203 	bic.w	r2, r3, #3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	4936      	ldr	r1, [pc, #216]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 800294c:	4313      	orrs	r3, r2
 800294e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002950:	f7fe fe22 	bl	8001598 <HAL_GetTick>
 8002954:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002956:	e00a      	b.n	800296e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002958:	f7fe fe1e 	bl	8001598 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002966:	4293      	cmp	r3, r2
 8002968:	d901      	bls.n	800296e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e053      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 020c 	and.w	r2, r3, #12
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	429a      	cmp	r2, r3
 800297e:	d1eb      	bne.n	8002958 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002980:	4b27      	ldr	r3, [pc, #156]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d210      	bcs.n	80029b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4b24      	ldr	r3, [pc, #144]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 0207 	bic.w	r2, r3, #7
 8002996:	4922      	ldr	r1, [pc, #136]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800299e:	4b20      	ldr	r3, [pc, #128]	@ (8002a20 <HAL_RCC_ClockConfig+0x1c0>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d001      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e032      	b.n	8002a16 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d008      	beq.n	80029ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029bc:	4b19      	ldr	r3, [pc, #100]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	4916      	ldr	r1, [pc, #88]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029da:	4b12      	ldr	r3, [pc, #72]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	490e      	ldr	r1, [pc, #56]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ee:	f000 f821 	bl	8002a34 <HAL_RCC_GetSysClockFreq>
 80029f2:	4602      	mov	r2, r0
 80029f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	091b      	lsrs	r3, r3, #4
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	490a      	ldr	r1, [pc, #40]	@ (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 8002a00:	5ccb      	ldrb	r3, [r1, r3]
 8002a02:	fa22 f303 	lsr.w	r3, r2, r3
 8002a06:	4a09      	ldr	r2, [pc, #36]	@ (8002a2c <HAL_RCC_ClockConfig+0x1cc>)
 8002a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a0a:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <HAL_RCC_ClockConfig+0x1d0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fe fb0a 	bl	8001028 <HAL_InitTick>

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	40022000 	.word	0x40022000
 8002a24:	40021000 	.word	0x40021000
 8002a28:	08007cac 	.word	0x08007cac
 8002a2c:	20000000 	.word	0x20000000
 8002a30:	20000004 	.word	0x20000004

08002a34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b087      	sub	sp, #28
 8002a38:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60bb      	str	r3, [r7, #8]
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	2300      	movs	r3, #0
 8002a48:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f003 030c 	and.w	r3, r3, #12
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d002      	beq.n	8002a64 <HAL_RCC_GetSysClockFreq+0x30>
 8002a5e:	2b08      	cmp	r3, #8
 8002a60:	d003      	beq.n	8002a6a <HAL_RCC_GetSysClockFreq+0x36>
 8002a62:	e027      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a64:	4b19      	ldr	r3, [pc, #100]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x98>)
 8002a66:	613b      	str	r3, [r7, #16]
      break;
 8002a68:	e027      	b.n	8002aba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	0c9b      	lsrs	r3, r3, #18
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	4a17      	ldr	r2, [pc, #92]	@ (8002ad0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a74:	5cd3      	ldrb	r3, [r2, r3]
 8002a76:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d010      	beq.n	8002aa4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	0c5b      	lsrs	r3, r3, #17
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	4a11      	ldr	r2, [pc, #68]	@ (8002ad4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a8e:	5cd3      	ldrb	r3, [r2, r3]
 8002a90:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a0d      	ldr	r2, [pc, #52]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x98>)
 8002a96:	fb03 f202 	mul.w	r2, r3, r2
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa0:	617b      	str	r3, [r7, #20]
 8002aa2:	e004      	b.n	8002aae <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002aa8:	fb02 f303 	mul.w	r3, r2, r3
 8002aac:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	613b      	str	r3, [r7, #16]
      break;
 8002ab2:	e002      	b.n	8002aba <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ab4:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x98>)
 8002ab6:	613b      	str	r3, [r7, #16]
      break;
 8002ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aba:	693b      	ldr	r3, [r7, #16]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	371c      	adds	r7, #28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bc80      	pop	{r7}
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	007a1200 	.word	0x007a1200
 8002ad0:	08007cc4 	.word	0x08007cc4
 8002ad4:	08007cd4 	.word	0x08007cd4
 8002ad8:	003d0900 	.word	0x003d0900

08002adc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ae0:	4b02      	ldr	r3, [pc, #8]	@ (8002aec <HAL_RCC_GetHCLKFreq+0x10>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr
 8002aec:	20000000 	.word	0x20000000

08002af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002af4:	f7ff fff2 	bl	8002adc <HAL_RCC_GetHCLKFreq>
 8002af8:	4602      	mov	r2, r0
 8002afa:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	0a1b      	lsrs	r3, r3, #8
 8002b00:	f003 0307 	and.w	r3, r3, #7
 8002b04:	4903      	ldr	r1, [pc, #12]	@ (8002b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b06:	5ccb      	ldrb	r3, [r1, r3]
 8002b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40021000 	.word	0x40021000
 8002b14:	08007cbc 	.word	0x08007cbc

08002b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b1c:	f7ff ffde 	bl	8002adc <HAL_RCC_GetHCLKFreq>
 8002b20:	4602      	mov	r2, r0
 8002b22:	4b05      	ldr	r3, [pc, #20]	@ (8002b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	0adb      	lsrs	r3, r3, #11
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	4903      	ldr	r1, [pc, #12]	@ (8002b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b2e:	5ccb      	ldrb	r3, [r1, r3]
 8002b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	08007cbc 	.word	0x08007cbc

08002b40 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	220f      	movs	r2, #15
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b50:	4b11      	ldr	r3, [pc, #68]	@ (8002b98 <HAL_RCC_GetClockConfig+0x58>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f003 0203 	and.w	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b98 <HAL_RCC_GetClockConfig+0x58>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b68:	4b0b      	ldr	r3, [pc, #44]	@ (8002b98 <HAL_RCC_GetClockConfig+0x58>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002b74:	4b08      	ldr	r3, [pc, #32]	@ (8002b98 <HAL_RCC_GetClockConfig+0x58>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	08db      	lsrs	r3, r3, #3
 8002b7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_RCC_GetClockConfig+0x5c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0207 	and.w	r2, r3, #7
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	40022000 	.word	0x40022000

08002ba0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd4 <RCC_Delay+0x34>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <RCC_Delay+0x38>)
 8002bae:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb2:	0a5b      	lsrs	r3, r3, #9
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	fb02 f303 	mul.w	r3, r2, r3
 8002bba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bbc:	bf00      	nop
  }
  while (Delay --);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1e5a      	subs	r2, r3, #1
 8002bc2:	60fa      	str	r2, [r7, #12]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1f9      	bne.n	8002bbc <RCC_Delay+0x1c>
}
 8002bc8:	bf00      	nop
 8002bca:	bf00      	nop
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	10624dd3 	.word	0x10624dd3

08002bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d07d      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10d      	bne.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c08:	4b4c      	ldr	r3, [pc, #304]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	61d3      	str	r3, [r2, #28]
 8002c14:	4b49      	ldr	r3, [pc, #292]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c20:	2301      	movs	r3, #1
 8002c22:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c24:	4b46      	ldr	r3, [pc, #280]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d118      	bne.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c30:	4b43      	ldr	r3, [pc, #268]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a42      	ldr	r2, [pc, #264]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c3c:	f7fe fcac 	bl	8001598 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c42:	e008      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c44:	f7fe fca8 	bl	8001598 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b64      	cmp	r3, #100	@ 0x64
 8002c50:	d901      	bls.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e06d      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c56:	4b3a      	ldr	r3, [pc, #232]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f0      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c62:	4b36      	ldr	r3, [pc, #216]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c6a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d02e      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d027      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c80:	4b2e      	ldr	r3, [pc, #184]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c88:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c90:	4b2c      	ldr	r3, [pc, #176]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c96:	4a29      	ldr	r2, [pc, #164]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d014      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca6:	f7fe fc77 	bl	8001598 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cac:	e00a      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cae:	f7fe fc73 	bl	8001598 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e036      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0ee      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	4917      	ldr	r1, [pc, #92]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ce2:	7dfb      	ldrb	r3, [r7, #23]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d105      	bne.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ce8:	4b14      	ldr	r3, [pc, #80]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cea:	69db      	ldr	r3, [r3, #28]
 8002cec:	4a13      	ldr	r2, [pc, #76]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cf2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d008      	beq.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d00:	4b0e      	ldr	r3, [pc, #56]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	490b      	ldr	r1, [pc, #44]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0310 	and.w	r3, r3, #16
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d008      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d1e:	4b07      	ldr	r3, [pc, #28]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	4904      	ldr	r1, [pc, #16]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3718      	adds	r7, #24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	40007000 	.word	0x40007000
 8002d44:	42420440 	.word	0x42420440

08002d48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e041      	b.n	8002dde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d106      	bne.n	8002d74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7fe f864 	bl	8000e3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3304      	adds	r3, #4
 8002d84:	4619      	mov	r1, r3
 8002d86:	4610      	mov	r0, r2
 8002d88:	f000 fa5c 	bl	8003244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d001      	beq.n	8002e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e03a      	b.n	8002e76 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a18      	ldr	r2, [pc, #96]	@ (8002e80 <HAL_TIM_Base_Start_IT+0x98>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d00e      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x58>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e2a:	d009      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x58>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a14      	ldr	r2, [pc, #80]	@ (8002e84 <HAL_TIM_Base_Start_IT+0x9c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d004      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x58>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a13      	ldr	r2, [pc, #76]	@ (8002e88 <HAL_TIM_Base_Start_IT+0xa0>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d111      	bne.n	8002e64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2b06      	cmp	r3, #6
 8002e50:	d010      	beq.n	8002e74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f042 0201 	orr.w	r2, r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e62:	e007      	b.n	8002e74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0201 	orr.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	40012c00 	.word	0x40012c00
 8002e84:	40000400 	.word	0x40000400
 8002e88:	40000800 	.word	0x40000800

08002e8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d020      	beq.n	8002ef0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01b      	beq.n	8002ef0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f06f 0202 	mvn.w	r2, #2
 8002ec0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	f003 0303 	and.w	r3, r3, #3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f998 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002edc:	e005      	b.n	8002eea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f98b 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f99a 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d020      	beq.n	8002f3c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01b      	beq.n	8002f3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f06f 0204 	mvn.w	r2, #4
 8002f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2202      	movs	r2, #2
 8002f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f972 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002f28:	e005      	b.n	8002f36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f965 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f974 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d020      	beq.n	8002f88 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01b      	beq.n	8002f88 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f06f 0208 	mvn.w	r2, #8
 8002f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2204      	movs	r2, #4
 8002f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	69db      	ldr	r3, [r3, #28]
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f94c 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002f74:	e005      	b.n	8002f82 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f93f 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 f94e 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	f003 0310 	and.w	r3, r3, #16
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d020      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f003 0310 	and.w	r3, r3, #16
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d01b      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f06f 0210 	mvn.w	r2, #16
 8002fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2208      	movs	r2, #8
 8002faa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f926 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002fc0:	e005      	b.n	8002fce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f919 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 f928 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00c      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d007      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0201 	mvn.w	r2, #1
 8002ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fd fe44 	bl	8000c80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00c      	beq.n	800301c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003008:	2b00      	cmp	r3, #0
 800300a:	d007      	beq.n	800301c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 fa7f 	bl	800351a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00c      	beq.n	8003040 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800302c:	2b00      	cmp	r3, #0
 800302e:	d007      	beq.n	8003040 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003038:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f8f8 	bl	8003230 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f003 0320 	and.w	r3, r3, #32
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00c      	beq.n	8003064 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f003 0320 	and.w	r3, r3, #32
 8003050:	2b00      	cmp	r3, #0
 8003052:	d007      	beq.n	8003064 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f06f 0220 	mvn.w	r2, #32
 800305c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fa52 	bl	8003508 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003064:	bf00      	nop
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_TIM_ConfigClockSource+0x1c>
 8003084:	2302      	movs	r3, #2
 8003086:	e0b4      	b.n	80031f2 <HAL_TIM_ConfigClockSource+0x186>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2202      	movs	r2, #2
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80030a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c0:	d03e      	beq.n	8003140 <HAL_TIM_ConfigClockSource+0xd4>
 80030c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c6:	f200 8087 	bhi.w	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ce:	f000 8086 	beq.w	80031de <HAL_TIM_ConfigClockSource+0x172>
 80030d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d6:	d87f      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d8:	2b70      	cmp	r3, #112	@ 0x70
 80030da:	d01a      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0xa6>
 80030dc:	2b70      	cmp	r3, #112	@ 0x70
 80030de:	d87b      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e0:	2b60      	cmp	r3, #96	@ 0x60
 80030e2:	d050      	beq.n	8003186 <HAL_TIM_ConfigClockSource+0x11a>
 80030e4:	2b60      	cmp	r3, #96	@ 0x60
 80030e6:	d877      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e8:	2b50      	cmp	r3, #80	@ 0x50
 80030ea:	d03c      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0xfa>
 80030ec:	2b50      	cmp	r3, #80	@ 0x50
 80030ee:	d873      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f0:	2b40      	cmp	r3, #64	@ 0x40
 80030f2:	d058      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x13a>
 80030f4:	2b40      	cmp	r3, #64	@ 0x40
 80030f6:	d86f      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f8:	2b30      	cmp	r3, #48	@ 0x30
 80030fa:	d064      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 80030fc:	2b30      	cmp	r3, #48	@ 0x30
 80030fe:	d86b      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003100:	2b20      	cmp	r3, #32
 8003102:	d060      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003104:	2b20      	cmp	r3, #32
 8003106:	d867      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003108:	2b00      	cmp	r3, #0
 800310a:	d05c      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 800310c:	2b10      	cmp	r3, #16
 800310e:	d05a      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003110:	e062      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003122:	f000 f974 	bl	800340e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003134:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	609a      	str	r2, [r3, #8]
      break;
 800313e:	e04f      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003150:	f000 f95d 	bl	800340e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689a      	ldr	r2, [r3, #8]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003162:	609a      	str	r2, [r3, #8]
      break;
 8003164:	e03c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003172:	461a      	mov	r2, r3
 8003174:	f000 f8d4 	bl	8003320 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2150      	movs	r1, #80	@ 0x50
 800317e:	4618      	mov	r0, r3
 8003180:	f000 f92b 	bl	80033da <TIM_ITRx_SetConfig>
      break;
 8003184:	e02c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003192:	461a      	mov	r2, r3
 8003194:	f000 f8f2 	bl	800337c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2160      	movs	r1, #96	@ 0x60
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 f91b 	bl	80033da <TIM_ITRx_SetConfig>
      break;
 80031a4:	e01c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031b2:	461a      	mov	r2, r3
 80031b4:	f000 f8b4 	bl	8003320 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2140      	movs	r1, #64	@ 0x40
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 f90b 	bl	80033da <TIM_ITRx_SetConfig>
      break;
 80031c4:	e00c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4619      	mov	r1, r3
 80031d0:	4610      	mov	r0, r2
 80031d2:	f000 f902 	bl	80033da <TIM_ITRx_SetConfig>
      break;
 80031d6:	e003      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	73fb      	strb	r3, [r7, #15]
      break;
 80031dc:	e000      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr

0800321e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr
	...

08003244 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a2f      	ldr	r2, [pc, #188]	@ (8003314 <TIM_Base_SetConfig+0xd0>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d00b      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003262:	d007      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a2c      	ldr	r2, [pc, #176]	@ (8003318 <TIM_Base_SetConfig+0xd4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d003      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a2b      	ldr	r2, [pc, #172]	@ (800331c <TIM_Base_SetConfig+0xd8>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d108      	bne.n	8003286 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a22      	ldr	r2, [pc, #136]	@ (8003314 <TIM_Base_SetConfig+0xd0>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00b      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003294:	d007      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a1f      	ldr	r2, [pc, #124]	@ (8003318 <TIM_Base_SetConfig+0xd4>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d003      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a1e      	ldr	r2, [pc, #120]	@ (800331c <TIM_Base_SetConfig+0xd8>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d108      	bne.n	80032b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a0d      	ldr	r2, [pc, #52]	@ (8003314 <TIM_Base_SetConfig+0xd0>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d103      	bne.n	80032ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d005      	beq.n	800330a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f023 0201 	bic.w	r2, r3, #1
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	611a      	str	r2, [r3, #16]
  }
}
 800330a:	bf00      	nop
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40000400 	.word	0x40000400
 800331c:	40000800 	.word	0x40000800

08003320 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	f023 0201 	bic.w	r2, r3, #1
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800334a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f023 030a 	bic.w	r3, r3, #10
 800335c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	4313      	orrs	r3, r2
 8003364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	621a      	str	r2, [r3, #32]
}
 8003372:	bf00      	nop
 8003374:	371c      	adds	r7, #28
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr

0800337c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	f023 0210 	bic.w	r2, r3, #16
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	031b      	lsls	r3, r3, #12
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80033b8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	011b      	lsls	r3, r3, #4
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	621a      	str	r2, [r3, #32]
}
 80033d0:	bf00      	nop
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bc80      	pop	{r7}
 80033d8:	4770      	bx	lr

080033da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033da:	b480      	push	{r7}
 80033dc:	b085      	sub	sp, #20
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
 80033e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f043 0307 	orr.w	r3, r3, #7
 80033fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	609a      	str	r2, [r3, #8]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr

0800340e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800340e:	b480      	push	{r7}
 8003410:	b087      	sub	sp, #28
 8003412:	af00      	add	r7, sp, #0
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	607a      	str	r2, [r7, #4]
 800341a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003428:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	021a      	lsls	r2, r3, #8
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	431a      	orrs	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	4313      	orrs	r3, r2
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	609a      	str	r2, [r3, #8]
}
 8003442:	bf00      	nop
 8003444:	371c      	adds	r7, #28
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003460:	2302      	movs	r3, #2
 8003462:	e046      	b.n	80034f2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800348a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	4313      	orrs	r3, r2
 8003494:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a16      	ldr	r2, [pc, #88]	@ (80034fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d00e      	beq.n	80034c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b0:	d009      	beq.n	80034c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a12      	ldr	r2, [pc, #72]	@ (8003500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d004      	beq.n	80034c6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a10      	ldr	r2, [pc, #64]	@ (8003504 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d10c      	bne.n	80034e0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr
 80034fc:	40012c00 	.word	0x40012c00
 8003500:	40000400 	.word	0x40000400
 8003504:	40000800 	.word	0x40000800

08003508 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr

0800351a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e042      	b.n	80035c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d106      	bne.n	8003558 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7fd fc90 	bl	8000e78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2224      	movs	r2, #36	@ 0x24
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800356e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 fdb7 	bl	80040e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003584:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695a      	ldr	r2, [r3, #20]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003594:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68da      	ldr	r2, [r3, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2220      	movs	r2, #32
 80035b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3708      	adds	r7, #8
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b08a      	sub	sp, #40	@ 0x28
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	603b      	str	r3, [r7, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b20      	cmp	r3, #32
 80035ea:	d175      	bne.n	80036d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <HAL_UART_Transmit+0x2c>
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d101      	bne.n	80035fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e06e      	b.n	80036da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2221      	movs	r2, #33	@ 0x21
 8003606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800360a:	f7fd ffc5 	bl	8001598 <HAL_GetTick>
 800360e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	88fa      	ldrh	r2, [r7, #6]
 8003614:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003624:	d108      	bne.n	8003638 <HAL_UART_Transmit+0x6c>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d104      	bne.n	8003638 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800362e:	2300      	movs	r3, #0
 8003630:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	61bb      	str	r3, [r7, #24]
 8003636:	e003      	b.n	8003640 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800363c:	2300      	movs	r3, #0
 800363e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003640:	e02e      	b.n	80036a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2200      	movs	r2, #0
 800364a:	2180      	movs	r1, #128	@ 0x80
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 fb1c 	bl	8003c8a <UART_WaitOnFlagUntilTimeout>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e03a      	b.n	80036da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10b      	bne.n	8003682 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	881b      	ldrh	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003678:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	3302      	adds	r3, #2
 800367e:	61bb      	str	r3, [r7, #24]
 8003680:	e007      	b.n	8003692 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	781a      	ldrb	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	3301      	adds	r3, #1
 8003690:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003696:	b29b      	uxth	r3, r3
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1cb      	bne.n	8003642 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	2200      	movs	r2, #0
 80036b2:	2140      	movs	r1, #64	@ 0x40
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f000 fae8 	bl	8003c8a <UART_WaitOnFlagUntilTimeout>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e006      	b.n	80036da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	e000      	b.n	80036da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036d8:	2302      	movs	r3, #2
  }
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3720      	adds	r7, #32
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	60f8      	str	r0, [r7, #12]
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	4613      	mov	r3, r2
 80036ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b20      	cmp	r3, #32
 80036fa:	d112      	bne.n	8003722 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_UART_Receive_IT+0x26>
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e00b      	b.n	8003724 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003712:	88fb      	ldrh	r3, [r7, #6]
 8003714:	461a      	mov	r2, r3
 8003716:	68b9      	ldr	r1, [r7, #8]
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 fb0f 	bl	8003d3c <UART_Start_Receive_IT>
 800371e:	4603      	mov	r3, r0
 8003720:	e000      	b.n	8003724 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003722:	2302      	movs	r3, #2
  }
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b0ba      	sub	sp, #232	@ 0xe8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003752:	2300      	movs	r3, #0
 8003754:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003758:	2300      	movs	r3, #0
 800375a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800375e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800376a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10f      	bne.n	8003792 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003776:	f003 0320 	and.w	r3, r3, #32
 800377a:	2b00      	cmp	r3, #0
 800377c:	d009      	beq.n	8003792 <HAL_UART_IRQHandler+0x66>
 800377e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fbec 	bl	8003f68 <UART_Receive_IT>
      return;
 8003790:	e25b      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003792:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 80de 	beq.w	8003958 <HAL_UART_IRQHandler+0x22c>
 800379c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d106      	bne.n	80037b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037ac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 80d1 	beq.w	8003958 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00b      	beq.n	80037da <HAL_UART_IRQHandler+0xae>
 80037c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d005      	beq.n	80037da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d2:	f043 0201 	orr.w	r2, r3, #1
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00b      	beq.n	80037fe <HAL_UART_IRQHandler+0xd2>
 80037e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d005      	beq.n	80037fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f043 0202 	orr.w	r2, r3, #2
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00b      	beq.n	8003822 <HAL_UART_IRQHandler+0xf6>
 800380a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d005      	beq.n	8003822 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381a:	f043 0204 	orr.w	r2, r3, #4
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	2b00      	cmp	r3, #0
 800382c:	d011      	beq.n	8003852 <HAL_UART_IRQHandler+0x126>
 800382e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	2b00      	cmp	r3, #0
 8003838:	d105      	bne.n	8003846 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800383a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384a:	f043 0208 	orr.w	r2, r3, #8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 81f2 	beq.w	8003c40 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800385c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003860:	f003 0320 	and.w	r3, r3, #32
 8003864:	2b00      	cmp	r3, #0
 8003866:	d008      	beq.n	800387a <HAL_UART_IRQHandler+0x14e>
 8003868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800386c:	f003 0320 	and.w	r3, r3, #32
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 fb77 	bl	8003f68 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003884:	2b00      	cmp	r3, #0
 8003886:	bf14      	ite	ne
 8003888:	2301      	movne	r3, #1
 800388a:	2300      	moveq	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d103      	bne.n	80038a6 <HAL_UART_IRQHandler+0x17a>
 800389e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d04f      	beq.n	8003946 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 fa81 	bl	8003dae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d041      	beq.n	800393e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	3314      	adds	r3, #20
 80038c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038c8:	e853 3f00 	ldrex	r3, [r3]
 80038cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80038d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	3314      	adds	r3, #20
 80038e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038f6:	e841 2300 	strex	r3, r2, [r1]
 80038fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1d9      	bne.n	80038ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800390a:	2b00      	cmp	r3, #0
 800390c:	d013      	beq.n	8003936 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003912:	4a7e      	ldr	r2, [pc, #504]	@ (8003b0c <HAL_UART_IRQHandler+0x3e0>)
 8003914:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe f996 	bl	8001c4c <HAL_DMA_Abort_IT>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d016      	beq.n	8003954 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800392a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003930:	4610      	mov	r0, r2
 8003932:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003934:	e00e      	b.n	8003954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f993 	bl	8003c62 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800393c:	e00a      	b.n	8003954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f98f 	bl	8003c62 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003944:	e006      	b.n	8003954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f98b 	bl	8003c62 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003952:	e175      	b.n	8003c40 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003954:	bf00      	nop
    return;
 8003956:	e173      	b.n	8003c40 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395c:	2b01      	cmp	r3, #1
 800395e:	f040 814f 	bne.w	8003c00 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003966:	f003 0310 	and.w	r3, r3, #16
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 8148 	beq.w	8003c00 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003974:	f003 0310 	and.w	r3, r3, #16
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 8141 	beq.w	8003c00 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800397e:	2300      	movs	r3, #0
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 80b6 	beq.w	8003b10 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80039b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8145 	beq.w	8003c44 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039c2:	429a      	cmp	r2, r3
 80039c4:	f080 813e 	bcs.w	8003c44 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2b20      	cmp	r3, #32
 80039d8:	f000 8088 	beq.w	8003aec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	330c      	adds	r3, #12
 80039e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039ea:	e853 3f00 	ldrex	r3, [r3]
 80039ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	330c      	adds	r3, #12
 8003a04:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003a08:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a10:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a14:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a18:	e841 2300 	strex	r3, r2, [r1]
 8003a1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1d9      	bne.n	80039dc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	3314      	adds	r3, #20
 8003a2e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a32:	e853 3f00 	ldrex	r3, [r3]
 8003a36:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a3a:	f023 0301 	bic.w	r3, r3, #1
 8003a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	3314      	adds	r3, #20
 8003a48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a4c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a50:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a52:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a54:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a58:	e841 2300 	strex	r3, r2, [r1]
 8003a5c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e1      	bne.n	8003a28 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	3314      	adds	r3, #20
 8003a6a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a6e:	e853 3f00 	ldrex	r3, [r3]
 8003a72:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3314      	adds	r3, #20
 8003a84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a88:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a8a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a8e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a90:	e841 2300 	strex	r3, r2, [r1]
 8003a94:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1e3      	bne.n	8003a64 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	330c      	adds	r3, #12
 8003ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ab4:	e853 3f00 	ldrex	r3, [r3]
 8003ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003abc:	f023 0310 	bic.w	r3, r3, #16
 8003ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	330c      	adds	r3, #12
 8003aca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003ace:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003ad0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ad4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ad6:	e841 2300 	strex	r3, r2, [r1]
 8003ada:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003adc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1e3      	bne.n	8003aaa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fe f875 	bl	8001bd6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	4619      	mov	r1, r3
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f8b6 	bl	8003c74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b08:	e09c      	b.n	8003c44 <HAL_UART_IRQHandler+0x518>
 8003b0a:	bf00      	nop
 8003b0c:	08003e73 	.word	0x08003e73
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 808e 	beq.w	8003c48 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 8089 	beq.w	8003c48 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	330c      	adds	r3, #12
 8003b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b40:	e853 3f00 	ldrex	r3, [r3]
 8003b44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	330c      	adds	r3, #12
 8003b56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b62:	e841 2300 	strex	r3, r2, [r1]
 8003b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1e3      	bne.n	8003b36 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3314      	adds	r3, #20
 8003b74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	623b      	str	r3, [r7, #32]
   return(result);
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	f023 0301 	bic.w	r3, r3, #1
 8003b84:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	3314      	adds	r3, #20
 8003b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b92:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b9a:	e841 2300 	strex	r3, r2, [r1]
 8003b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1e3      	bne.n	8003b6e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	330c      	adds	r3, #12
 8003bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	e853 3f00 	ldrex	r3, [r3]
 8003bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 0310 	bic.w	r3, r3, #16
 8003bca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	330c      	adds	r3, #12
 8003bd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003bd8:	61fa      	str	r2, [r7, #28]
 8003bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bdc:	69b9      	ldr	r1, [r7, #24]
 8003bde:	69fa      	ldr	r2, [r7, #28]
 8003be0:	e841 2300 	strex	r3, r2, [r1]
 8003be4:	617b      	str	r3, [r7, #20]
   return(result);
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1e3      	bne.n	8003bb4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f83b 	bl	8003c74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bfe:	e023      	b.n	8003c48 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d009      	beq.n	8003c20 <HAL_UART_IRQHandler+0x4f4>
 8003c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f93e 	bl	8003e9a <UART_Transmit_IT>
    return;
 8003c1e:	e014      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00e      	beq.n	8003c4a <HAL_UART_IRQHandler+0x51e>
 8003c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 f97d 	bl	8003f38 <UART_EndTransmit_IT>
    return;
 8003c3e:	e004      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
    return;
 8003c40:	bf00      	nop
 8003c42:	e002      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8003c44:	bf00      	nop
 8003c46:	e000      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8003c48:	bf00      	nop
  }
}
 8003c4a:	37e8      	adds	r7, #232	@ 0xe8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr

08003c62 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr

08003c74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bc80      	pop	{r7}
 8003c88:	4770      	bx	lr

08003c8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b086      	sub	sp, #24
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	60f8      	str	r0, [r7, #12]
 8003c92:	60b9      	str	r1, [r7, #8]
 8003c94:	603b      	str	r3, [r7, #0]
 8003c96:	4613      	mov	r3, r2
 8003c98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c9a:	e03b      	b.n	8003d14 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c9c:	6a3b      	ldr	r3, [r7, #32]
 8003c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ca2:	d037      	beq.n	8003d14 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca4:	f7fd fc78 	bl	8001598 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	6a3a      	ldr	r2, [r7, #32]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d302      	bcc.n	8003cba <UART_WaitOnFlagUntilTimeout+0x30>
 8003cb4:	6a3b      	ldr	r3, [r7, #32]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e03a      	b.n	8003d34 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d023      	beq.n	8003d14 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2b80      	cmp	r3, #128	@ 0x80
 8003cd0:	d020      	beq.n	8003d14 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	2b40      	cmp	r3, #64	@ 0x40
 8003cd6:	d01d      	beq.n	8003d14 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0308 	and.w	r3, r3, #8
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d116      	bne.n	8003d14 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	617b      	str	r3, [r7, #20]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	617b      	str	r3, [r7, #20]
 8003cfa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 f856 	bl	8003dae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2208      	movs	r2, #8
 8003d06:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e00f      	b.n	8003d34 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	68ba      	ldr	r2, [r7, #8]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	bf0c      	ite	eq
 8003d24:	2301      	moveq	r3, #1
 8003d26:	2300      	movne	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d0b4      	beq.n	8003c9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3718      	adds	r7, #24
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	4613      	mov	r3, r2
 8003d48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	88fa      	ldrh	r2, [r7, #6]
 8003d54:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	88fa      	ldrh	r2, [r7, #6]
 8003d5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2222      	movs	r2, #34	@ 0x22
 8003d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d007      	beq.n	8003d82 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d80:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695a      	ldr	r2, [r3, #20]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f042 0201 	orr.w	r2, r2, #1
 8003d90:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0220 	orr.w	r2, r2, #32
 8003da0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr

08003dae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b095      	sub	sp, #84	@ 0x54
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	330c      	adds	r3, #12
 8003dbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc0:	e853 3f00 	ldrex	r3, [r3]
 8003dc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	330c      	adds	r3, #12
 8003dd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dd6:	643a      	str	r2, [r7, #64]	@ 0x40
 8003dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ddc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003dde:	e841 2300 	strex	r3, r2, [r1]
 8003de2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e5      	bne.n	8003db6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3314      	adds	r3, #20
 8003df0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	f023 0301 	bic.w	r3, r3, #1
 8003e00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3314      	adds	r3, #20
 8003e08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e5      	bne.n	8003dea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d119      	bne.n	8003e5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	330c      	adds	r3, #12
 8003e2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	e853 3f00 	ldrex	r3, [r3]
 8003e34:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	f023 0310 	bic.w	r3, r3, #16
 8003e3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e46:	61ba      	str	r2, [r7, #24]
 8003e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	6979      	ldr	r1, [r7, #20]
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	613b      	str	r3, [r7, #16]
   return(result);
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e5      	bne.n	8003e26 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e68:	bf00      	nop
 8003e6a:	3754      	adds	r7, #84	@ 0x54
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bc80      	pop	{r7}
 8003e70:	4770      	bx	lr

08003e72 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f7ff fee8 	bl	8003c62 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e92:	bf00      	nop
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e9a:	b480      	push	{r7}
 8003e9c:	b085      	sub	sp, #20
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b21      	cmp	r3, #33	@ 0x21
 8003eac:	d13e      	bne.n	8003f2c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb6:	d114      	bne.n	8003ee2 <UART_Transmit_IT+0x48>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d110      	bne.n	8003ee2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ed4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	1c9a      	adds	r2, r3, #2
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	621a      	str	r2, [r3, #32]
 8003ee0:	e008      	b.n	8003ef4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	1c59      	adds	r1, r3, #1
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	6211      	str	r1, [r2, #32]
 8003eec:	781a      	ldrb	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	4619      	mov	r1, r3
 8003f02:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10f      	bne.n	8003f28 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f16:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68da      	ldr	r2, [r3, #12]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f26:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	e000      	b.n	8003f2e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f2c:	2302      	movs	r3, #2
  }
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	68da      	ldr	r2, [r3, #12]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f4e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2220      	movs	r2, #32
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7ff fe79 	bl	8003c50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b08c      	sub	sp, #48	@ 0x30
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b22      	cmp	r3, #34	@ 0x22
 8003f7a:	f040 80ae 	bne.w	80040da <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f86:	d117      	bne.n	8003fb8 <UART_Receive_IT+0x50>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d113      	bne.n	8003fb8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f90:	2300      	movs	r3, #0
 8003f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f98:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003faa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb0:	1c9a      	adds	r2, r3, #2
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fb6:	e026      	b.n	8004006 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fca:	d007      	beq.n	8003fdc <UART_Receive_IT+0x74>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d10a      	bne.n	8003fea <UART_Receive_IT+0x82>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d106      	bne.n	8003fea <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe6:	701a      	strb	r2, [r3, #0]
 8003fe8:	e008      	b.n	8003ffc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29b      	uxth	r3, r3
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	4619      	mov	r1, r3
 8004014:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004016:	2b00      	cmp	r3, #0
 8004018:	d15d      	bne.n	80040d6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	68da      	ldr	r2, [r3, #12]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0220 	bic.w	r2, r2, #32
 8004028:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68da      	ldr	r2, [r3, #12]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004038:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695a      	ldr	r2, [r3, #20]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0201 	bic.w	r2, r2, #1
 8004048:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405c:	2b01      	cmp	r3, #1
 800405e:	d135      	bne.n	80040cc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	330c      	adds	r3, #12
 800406c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	e853 3f00 	ldrex	r3, [r3]
 8004074:	613b      	str	r3, [r7, #16]
   return(result);
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f023 0310 	bic.w	r3, r3, #16
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	330c      	adds	r3, #12
 8004084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004086:	623a      	str	r2, [r7, #32]
 8004088:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408a:	69f9      	ldr	r1, [r7, #28]
 800408c:	6a3a      	ldr	r2, [r7, #32]
 800408e:	e841 2300 	strex	r3, r2, [r1]
 8004092:	61bb      	str	r3, [r7, #24]
   return(result);
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1e5      	bne.n	8004066 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	2b10      	cmp	r3, #16
 80040a6:	d10a      	bne.n	80040be <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040c2:	4619      	mov	r1, r3
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f7ff fdd5 	bl	8003c74 <HAL_UARTEx_RxEventCallback>
 80040ca:	e002      	b.n	80040d2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7fd f961 	bl	8001394 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	e002      	b.n	80040dc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040d6:	2300      	movs	r3, #0
 80040d8:	e000      	b.n	80040dc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040da:	2302      	movs	r3, #2
  }
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3730      	adds	r7, #48	@ 0x30
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	431a      	orrs	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	4313      	orrs	r3, r2
 8004112:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800411e:	f023 030c 	bic.w	r3, r3, #12
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	68b9      	ldr	r1, [r7, #8]
 8004128:	430b      	orrs	r3, r1
 800412a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699a      	ldr	r2, [r3, #24]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a2c      	ldr	r2, [pc, #176]	@ (80041f8 <UART_SetConfig+0x114>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d103      	bne.n	8004154 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800414c:	f7fe fce4 	bl	8002b18 <HAL_RCC_GetPCLK2Freq>
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	e002      	b.n	800415a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004154:	f7fe fccc 	bl	8002af0 <HAL_RCC_GetPCLK1Freq>
 8004158:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4613      	mov	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	009a      	lsls	r2, r3, #2
 8004164:	441a      	add	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004170:	4a22      	ldr	r2, [pc, #136]	@ (80041fc <UART_SetConfig+0x118>)
 8004172:	fba2 2303 	umull	r2, r3, r2, r3
 8004176:	095b      	lsrs	r3, r3, #5
 8004178:	0119      	lsls	r1, r3, #4
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	009a      	lsls	r2, r3, #2
 8004184:	441a      	add	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004190:	4b1a      	ldr	r3, [pc, #104]	@ (80041fc <UART_SetConfig+0x118>)
 8004192:	fba3 0302 	umull	r0, r3, r3, r2
 8004196:	095b      	lsrs	r3, r3, #5
 8004198:	2064      	movs	r0, #100	@ 0x64
 800419a:	fb00 f303 	mul.w	r3, r0, r3
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	3332      	adds	r3, #50	@ 0x32
 80041a4:	4a15      	ldr	r2, [pc, #84]	@ (80041fc <UART_SetConfig+0x118>)
 80041a6:	fba2 2303 	umull	r2, r3, r2, r3
 80041aa:	095b      	lsrs	r3, r3, #5
 80041ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041b0:	4419      	add	r1, r3
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	009a      	lsls	r2, r3, #2
 80041bc:	441a      	add	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80041c8:	4b0c      	ldr	r3, [pc, #48]	@ (80041fc <UART_SetConfig+0x118>)
 80041ca:	fba3 0302 	umull	r0, r3, r3, r2
 80041ce:	095b      	lsrs	r3, r3, #5
 80041d0:	2064      	movs	r0, #100	@ 0x64
 80041d2:	fb00 f303 	mul.w	r3, r0, r3
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	3332      	adds	r3, #50	@ 0x32
 80041dc:	4a07      	ldr	r2, [pc, #28]	@ (80041fc <UART_SetConfig+0x118>)
 80041de:	fba2 2303 	umull	r2, r3, r2, r3
 80041e2:	095b      	lsrs	r3, r3, #5
 80041e4:	f003 020f 	and.w	r2, r3, #15
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	440a      	add	r2, r1
 80041ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40013800 	.word	0x40013800
 80041fc:	51eb851f 	.word	0x51eb851f

08004200 <__NVIC_SetPriority>:
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	6039      	str	r1, [r7, #0]
 800420a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800420c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004210:	2b00      	cmp	r3, #0
 8004212:	db0a      	blt.n	800422a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	b2da      	uxtb	r2, r3
 8004218:	490c      	ldr	r1, [pc, #48]	@ (800424c <__NVIC_SetPriority+0x4c>)
 800421a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421e:	0112      	lsls	r2, r2, #4
 8004220:	b2d2      	uxtb	r2, r2
 8004222:	440b      	add	r3, r1
 8004224:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004228:	e00a      	b.n	8004240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	b2da      	uxtb	r2, r3
 800422e:	4908      	ldr	r1, [pc, #32]	@ (8004250 <__NVIC_SetPriority+0x50>)
 8004230:	79fb      	ldrb	r3, [r7, #7]
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	3b04      	subs	r3, #4
 8004238:	0112      	lsls	r2, r2, #4
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	440b      	add	r3, r1
 800423e:	761a      	strb	r2, [r3, #24]
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	bc80      	pop	{r7}
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	e000e100 	.word	0xe000e100
 8004250:	e000ed00 	.word	0xe000ed00

08004254 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004258:	4b05      	ldr	r3, [pc, #20]	@ (8004270 <SysTick_Handler+0x1c>)
 800425a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800425c:	f001 fd38 	bl	8005cd0 <xTaskGetSchedulerState>
 8004260:	4603      	mov	r3, r0
 8004262:	2b01      	cmp	r3, #1
 8004264:	d001      	beq.n	800426a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004266:	f002 fadf 	bl	8006828 <xPortSysTickHandler>
  }
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	e000e010 	.word	0xe000e010

08004274 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004278:	2100      	movs	r1, #0
 800427a:	f06f 0004 	mvn.w	r0, #4
 800427e:	f7ff ffbf 	bl	8004200 <__NVIC_SetPriority>
#endif
}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800428e:	f3ef 8305 	mrs	r3, IPSR
 8004292:	603b      	str	r3, [r7, #0]
  return(result);
 8004294:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800429a:	f06f 0305 	mvn.w	r3, #5
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	e00c      	b.n	80042bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042a2:	4b09      	ldr	r3, [pc, #36]	@ (80042c8 <osKernelInitialize+0x40>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d105      	bne.n	80042b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042aa:	4b07      	ldr	r3, [pc, #28]	@ (80042c8 <osKernelInitialize+0x40>)
 80042ac:	2201      	movs	r2, #1
 80042ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	607b      	str	r3, [r7, #4]
 80042b4:	e002      	b.n	80042bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042bc:	687b      	ldr	r3, [r7, #4]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bc80      	pop	{r7}
 80042c6:	4770      	bx	lr
 80042c8:	200003cc 	.word	0x200003cc

080042cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042d2:	f3ef 8305 	mrs	r3, IPSR
 80042d6:	603b      	str	r3, [r7, #0]
  return(result);
 80042d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80042de:	f06f 0305 	mvn.w	r3, #5
 80042e2:	607b      	str	r3, [r7, #4]
 80042e4:	e010      	b.n	8004308 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80042e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004314 <osKernelStart+0x48>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d109      	bne.n	8004302 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80042ee:	f7ff ffc1 	bl	8004274 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80042f2:	4b08      	ldr	r3, [pc, #32]	@ (8004314 <osKernelStart+0x48>)
 80042f4:	2202      	movs	r2, #2
 80042f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80042f8:	f001 f88a 	bl	8005410 <vTaskStartScheduler>
      stat = osOK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	607b      	str	r3, [r7, #4]
 8004300:	e002      	b.n	8004308 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004302:	f04f 33ff 	mov.w	r3, #4294967295
 8004306:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004308:	687b      	ldr	r3, [r7, #4]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	200003cc 	.word	0x200003cc

08004318 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004318:	b580      	push	{r7, lr}
 800431a:	b08e      	sub	sp, #56	@ 0x38
 800431c:	af04      	add	r7, sp, #16
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004328:	f3ef 8305 	mrs	r3, IPSR
 800432c:	617b      	str	r3, [r7, #20]
  return(result);
 800432e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004330:	2b00      	cmp	r3, #0
 8004332:	d17e      	bne.n	8004432 <osThreadNew+0x11a>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d07b      	beq.n	8004432 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800433e:	2318      	movs	r3, #24
 8004340:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004342:	2300      	movs	r3, #0
 8004344:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004346:	f04f 33ff 	mov.w	r3, #4294967295
 800434a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d045      	beq.n	80043de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <osThreadNew+0x48>
        name = attr->name;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d008      	beq.n	8004386 <osThreadNew+0x6e>
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	2b38      	cmp	r3, #56	@ 0x38
 8004378:	d805      	bhi.n	8004386 <osThreadNew+0x6e>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f003 0301 	and.w	r3, r3, #1
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <osThreadNew+0x72>
        return (NULL);
 8004386:	2300      	movs	r3, #0
 8004388:	e054      	b.n	8004434 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d003      	beq.n	800439a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	089b      	lsrs	r3, r3, #2
 8004398:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00e      	beq.n	80043c0 <osThreadNew+0xa8>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	2ba7      	cmp	r3, #167	@ 0xa7
 80043a8:	d90a      	bls.n	80043c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d006      	beq.n	80043c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <osThreadNew+0xa8>
        mem = 1;
 80043ba:	2301      	movs	r3, #1
 80043bc:	61bb      	str	r3, [r7, #24]
 80043be:	e010      	b.n	80043e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10c      	bne.n	80043e2 <osThreadNew+0xca>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d108      	bne.n	80043e2 <osThreadNew+0xca>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d104      	bne.n	80043e2 <osThreadNew+0xca>
          mem = 0;
 80043d8:	2300      	movs	r3, #0
 80043da:	61bb      	str	r3, [r7, #24]
 80043dc:	e001      	b.n	80043e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80043de:	2300      	movs	r3, #0
 80043e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d110      	bne.n	800440a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043f0:	9202      	str	r2, [sp, #8]
 80043f2:	9301      	str	r3, [sp, #4]
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	9300      	str	r3, [sp, #0]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	6a3a      	ldr	r2, [r7, #32]
 80043fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 fe12 	bl	8005028 <xTaskCreateStatic>
 8004404:	4603      	mov	r3, r0
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	e013      	b.n	8004432 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d110      	bne.n	8004432 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004410:	6a3b      	ldr	r3, [r7, #32]
 8004412:	b29a      	uxth	r2, r3
 8004414:	f107 0310 	add.w	r3, r7, #16
 8004418:	9301      	str	r3, [sp, #4]
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	9300      	str	r3, [sp, #0]
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 fe60 	bl	80050e8 <xTaskCreate>
 8004428:	4603      	mov	r3, r0
 800442a:	2b01      	cmp	r3, #1
 800442c:	d001      	beq.n	8004432 <osThreadNew+0x11a>
            hTask = NULL;
 800442e:	2300      	movs	r3, #0
 8004430:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004432:	693b      	ldr	r3, [r7, #16]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3728      	adds	r7, #40	@ 0x28
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004444:	f3ef 8305 	mrs	r3, IPSR
 8004448:	60bb      	str	r3, [r7, #8]
  return(result);
 800444a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800444c:	2b00      	cmp	r3, #0
 800444e:	d003      	beq.n	8004458 <osDelay+0x1c>
    stat = osErrorISR;
 8004450:	f06f 0305 	mvn.w	r3, #5
 8004454:	60fb      	str	r3, [r7, #12]
 8004456:	e007      	b.n	8004468 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004458:	2300      	movs	r3, #0
 800445a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d002      	beq.n	8004468 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 ff9e 	bl	80053a4 <vTaskDelay>
    }
  }

  return (stat);
 8004468:	68fb      	ldr	r3, [r7, #12]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4a06      	ldr	r2, [pc, #24]	@ (800449c <vApplicationGetIdleTaskMemory+0x28>)
 8004484:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4a05      	ldr	r2, [pc, #20]	@ (80044a0 <vApplicationGetIdleTaskMemory+0x2c>)
 800448a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2280      	movs	r2, #128	@ 0x80
 8004490:	601a      	str	r2, [r3, #0]
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr
 800449c:	200003d0 	.word	0x200003d0
 80044a0:	20000478 	.word	0x20000478

080044a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4a07      	ldr	r2, [pc, #28]	@ (80044d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80044b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	4a06      	ldr	r2, [pc, #24]	@ (80044d4 <vApplicationGetTimerTaskMemory+0x30>)
 80044ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044c2:	601a      	str	r2, [r3, #0]
}
 80044c4:	bf00      	nop
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bc80      	pop	{r7}
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	20000678 	.word	0x20000678
 80044d4:	20000720 	.word	0x20000720

080044d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f103 0208 	add.w	r2, r3, #8
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f04f 32ff 	mov.w	r2, #4294967295
 80044f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f103 0208 	add.w	r2, r3, #8
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f103 0208 	add.w	r2, r3, #8
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr

08004516 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr

0800452e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800452e:	b480      	push	{r7}
 8004530:	b085      	sub	sp, #20
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	683a      	ldr	r2, [r7, #0]
 8004558:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	601a      	str	r2, [r3, #0]
}
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr

08004574 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458a:	d103      	bne.n	8004594 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	e00c      	b.n	80045ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3308      	adds	r3, #8
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	e002      	b.n	80045a2 <vListInsert+0x2e>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d2f6      	bcs.n	800459c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	1c5a      	adds	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	601a      	str	r2, [r3, #0]
}
 80045da:	bf00      	nop
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr

080045e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6892      	ldr	r2, [r2, #8]
 80045fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6852      	ldr	r2, [r2, #4]
 8004604:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	429a      	cmp	r2, r3
 800460e:	d103      	bne.n	8004618 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	1e5a      	subs	r2, r3, #1
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3714      	adds	r7, #20
 8004630:	46bd      	mov	sp, r7
 8004632:	bc80      	pop	{r7}
 8004634:	4770      	bx	lr
	...

08004638 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10b      	bne.n	8004664 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800464c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004650:	f383 8811 	msr	BASEPRI, r3
 8004654:	f3bf 8f6f 	isb	sy
 8004658:	f3bf 8f4f 	dsb	sy
 800465c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800465e:	bf00      	nop
 8004660:	bf00      	nop
 8004662:	e7fd      	b.n	8004660 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004664:	f002 f862 	bl	800672c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004670:	68f9      	ldr	r1, [r7, #12]
 8004672:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004674:	fb01 f303 	mul.w	r3, r1, r3
 8004678:	441a      	add	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004694:	3b01      	subs	r3, #1
 8004696:	68f9      	ldr	r1, [r7, #12]
 8004698:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800469a:	fb01 f303 	mul.w	r3, r1, r3
 800469e:	441a      	add	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	22ff      	movs	r2, #255	@ 0xff
 80046a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	22ff      	movs	r2, #255	@ 0xff
 80046b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d114      	bne.n	80046e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d01a      	beq.n	80046f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3310      	adds	r3, #16
 80046c6:	4618      	mov	r0, r3
 80046c8:	f001 f93c 	bl	8005944 <xTaskRemoveFromEventList>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d012      	beq.n	80046f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80046d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004708 <xQueueGenericReset+0xd0>)
 80046d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	f3bf 8f4f 	dsb	sy
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	e009      	b.n	80046f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	3310      	adds	r3, #16
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7ff fef5 	bl	80044d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	3324      	adds	r3, #36	@ 0x24
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff fef0 	bl	80044d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80046f8:	f002 f848 	bl	800678c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80046fc:	2301      	movs	r3, #1
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	e000ed04 	.word	0xe000ed04

0800470c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800470c:	b580      	push	{r7, lr}
 800470e:	b08e      	sub	sp, #56	@ 0x38
 8004710:	af02      	add	r7, sp, #8
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10b      	bne.n	8004738 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004724:	f383 8811 	msr	BASEPRI, r3
 8004728:	f3bf 8f6f 	isb	sy
 800472c:	f3bf 8f4f 	dsb	sy
 8004730:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004732:	bf00      	nop
 8004734:	bf00      	nop
 8004736:	e7fd      	b.n	8004734 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10b      	bne.n	8004756 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004750:	bf00      	nop
 8004752:	bf00      	nop
 8004754:	e7fd      	b.n	8004752 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d002      	beq.n	8004762 <xQueueGenericCreateStatic+0x56>
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <xQueueGenericCreateStatic+0x5a>
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <xQueueGenericCreateStatic+0x5c>
 8004766:	2300      	movs	r3, #0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10b      	bne.n	8004784 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800476c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004770:	f383 8811 	msr	BASEPRI, r3
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	f3bf 8f4f 	dsb	sy
 800477c:	623b      	str	r3, [r7, #32]
}
 800477e:	bf00      	nop
 8004780:	bf00      	nop
 8004782:	e7fd      	b.n	8004780 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d102      	bne.n	8004790 <xQueueGenericCreateStatic+0x84>
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <xQueueGenericCreateStatic+0x88>
 8004790:	2301      	movs	r3, #1
 8004792:	e000      	b.n	8004796 <xQueueGenericCreateStatic+0x8a>
 8004794:	2300      	movs	r3, #0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10b      	bne.n	80047b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800479a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479e:	f383 8811 	msr	BASEPRI, r3
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	61fb      	str	r3, [r7, #28]
}
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
 80047b0:	e7fd      	b.n	80047ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047b2:	2350      	movs	r3, #80	@ 0x50
 80047b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	2b50      	cmp	r3, #80	@ 0x50
 80047ba:	d00b      	beq.n	80047d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80047bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	61bb      	str	r3, [r7, #24]
}
 80047ce:	bf00      	nop
 80047d0:	bf00      	nop
 80047d2:	e7fd      	b.n	80047d0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80047d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80047da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00d      	beq.n	80047fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80047e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80047e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80047ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	4613      	mov	r3, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f805 	bl	8004806 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80047fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80047fe:	4618      	mov	r0, r3
 8004800:	3730      	adds	r7, #48	@ 0x30
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b084      	sub	sp, #16
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
 8004812:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d103      	bne.n	8004822 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	e002      	b.n	8004828 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004834:	2101      	movs	r1, #1
 8004836:	69b8      	ldr	r0, [r7, #24]
 8004838:	f7ff fefe 	bl	8004638 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004844:	bf00      	nop
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b08e      	sub	sp, #56	@ 0x38
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]
 8004858:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800485a:	2300      	movs	r3, #0
 800485c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10b      	bne.n	8004880 <xQueueGenericSend+0x34>
	__asm volatile
 8004868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800487a:	bf00      	nop
 800487c:	bf00      	nop
 800487e:	e7fd      	b.n	800487c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d103      	bne.n	800488e <xQueueGenericSend+0x42>
 8004886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <xQueueGenericSend+0x46>
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <xQueueGenericSend+0x48>
 8004892:	2300      	movs	r3, #0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10b      	bne.n	80048b0 <xQueueGenericSend+0x64>
	__asm volatile
 8004898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048aa:	bf00      	nop
 80048ac:	bf00      	nop
 80048ae:	e7fd      	b.n	80048ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d103      	bne.n	80048be <xQueueGenericSend+0x72>
 80048b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d101      	bne.n	80048c2 <xQueueGenericSend+0x76>
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <xQueueGenericSend+0x78>
 80048c2:	2300      	movs	r3, #0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <xQueueGenericSend+0x94>
	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	623b      	str	r3, [r7, #32]
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048e0:	f001 f9f6 	bl	8005cd0 <xTaskGetSchedulerState>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d102      	bne.n	80048f0 <xQueueGenericSend+0xa4>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <xQueueGenericSend+0xa8>
 80048f0:	2301      	movs	r3, #1
 80048f2:	e000      	b.n	80048f6 <xQueueGenericSend+0xaa>
 80048f4:	2300      	movs	r3, #0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10b      	bne.n	8004912 <xQueueGenericSend+0xc6>
	__asm volatile
 80048fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	61fb      	str	r3, [r7, #28]
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	e7fd      	b.n	800490e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004912:	f001 ff0b 	bl	800672c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004918:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800491a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491e:	429a      	cmp	r2, r3
 8004920:	d302      	bcc.n	8004928 <xQueueGenericSend+0xdc>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b02      	cmp	r3, #2
 8004926:	d129      	bne.n	800497c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	68b9      	ldr	r1, [r7, #8]
 800492c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800492e:	f000 fa0f 	bl	8004d50 <prvCopyDataToQueue>
 8004932:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004938:	2b00      	cmp	r3, #0
 800493a:	d010      	beq.n	800495e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800493c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493e:	3324      	adds	r3, #36	@ 0x24
 8004940:	4618      	mov	r0, r3
 8004942:	f000 ffff 	bl	8005944 <xTaskRemoveFromEventList>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d013      	beq.n	8004974 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800494c:	4b3f      	ldr	r3, [pc, #252]	@ (8004a4c <xQueueGenericSend+0x200>)
 800494e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	f3bf 8f4f 	dsb	sy
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	e00a      	b.n	8004974 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800495e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004960:	2b00      	cmp	r3, #0
 8004962:	d007      	beq.n	8004974 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004964:	4b39      	ldr	r3, [pc, #228]	@ (8004a4c <xQueueGenericSend+0x200>)
 8004966:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	f3bf 8f4f 	dsb	sy
 8004970:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004974:	f001 ff0a 	bl	800678c <vPortExitCritical>
				return pdPASS;
 8004978:	2301      	movs	r3, #1
 800497a:	e063      	b.n	8004a44 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d103      	bne.n	800498a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004982:	f001 ff03 	bl	800678c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004986:	2300      	movs	r3, #0
 8004988:	e05c      	b.n	8004a44 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800498a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800498c:	2b00      	cmp	r3, #0
 800498e:	d106      	bne.n	800499e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004990:	f107 0314 	add.w	r3, r7, #20
 8004994:	4618      	mov	r0, r3
 8004996:	f001 f839 	bl	8005a0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800499a:	2301      	movs	r3, #1
 800499c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800499e:	f001 fef5 	bl	800678c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049a2:	f000 fda5 	bl	80054f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049a6:	f001 fec1 	bl	800672c <vPortEnterCritical>
 80049aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049b0:	b25b      	sxtb	r3, r3
 80049b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b6:	d103      	bne.n	80049c0 <xQueueGenericSend+0x174>
 80049b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049c6:	b25b      	sxtb	r3, r3
 80049c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049cc:	d103      	bne.n	80049d6 <xQueueGenericSend+0x18a>
 80049ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049d6:	f001 fed9 	bl	800678c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80049da:	1d3a      	adds	r2, r7, #4
 80049dc:	f107 0314 	add.w	r3, r7, #20
 80049e0:	4611      	mov	r1, r2
 80049e2:	4618      	mov	r0, r3
 80049e4:	f001 f828 	bl	8005a38 <xTaskCheckForTimeOut>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d124      	bne.n	8004a38 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80049ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80049f0:	f000 faa6 	bl	8004f40 <prvIsQueueFull>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d018      	beq.n	8004a2c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80049fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fc:	3310      	adds	r3, #16
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	4611      	mov	r1, r2
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 ff4c 	bl	80058a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a0a:	f000 fa31 	bl	8004e70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a0e:	f000 fd7d 	bl	800550c <xTaskResumeAll>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f47f af7c 	bne.w	8004912 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8004a4c <xQueueGenericSend+0x200>)
 8004a1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	e772      	b.n	8004912 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a2e:	f000 fa1f 	bl	8004e70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a32:	f000 fd6b 	bl	800550c <xTaskResumeAll>
 8004a36:	e76c      	b.n	8004912 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a3a:	f000 fa19 	bl	8004e70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a3e:	f000 fd65 	bl	800550c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3738      	adds	r7, #56	@ 0x38
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	e000ed04 	.word	0xe000ed04

08004a50 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b090      	sub	sp, #64	@ 0x40
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
 8004a5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10b      	bne.n	8004a80 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a6c:	f383 8811 	msr	BASEPRI, r3
 8004a70:	f3bf 8f6f 	isb	sy
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004a7a:	bf00      	nop
 8004a7c:	bf00      	nop
 8004a7e:	e7fd      	b.n	8004a7c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d103      	bne.n	8004a8e <xQueueGenericSendFromISR+0x3e>
 8004a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <xQueueGenericSendFromISR+0x42>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e000      	b.n	8004a94 <xQueueGenericSendFromISR+0x44>
 8004a92:	2300      	movs	r3, #0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10b      	bne.n	8004ab0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a9c:	f383 8811 	msr	BASEPRI, r3
 8004aa0:	f3bf 8f6f 	isb	sy
 8004aa4:	f3bf 8f4f 	dsb	sy
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004aaa:	bf00      	nop
 8004aac:	bf00      	nop
 8004aae:	e7fd      	b.n	8004aac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d103      	bne.n	8004abe <xQueueGenericSendFromISR+0x6e>
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d101      	bne.n	8004ac2 <xQueueGenericSendFromISR+0x72>
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e000      	b.n	8004ac4 <xQueueGenericSendFromISR+0x74>
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10b      	bne.n	8004ae0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004acc:	f383 8811 	msr	BASEPRI, r3
 8004ad0:	f3bf 8f6f 	isb	sy
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	623b      	str	r3, [r7, #32]
}
 8004ada:	bf00      	nop
 8004adc:	bf00      	nop
 8004ade:	e7fd      	b.n	8004adc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ae0:	f001 fee6 	bl	80068b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ae4:	f3ef 8211 	mrs	r2, BASEPRI
 8004ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aec:	f383 8811 	msr	BASEPRI, r3
 8004af0:	f3bf 8f6f 	isb	sy
 8004af4:	f3bf 8f4f 	dsb	sy
 8004af8:	61fa      	str	r2, [r7, #28]
 8004afa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004afc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004afe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d302      	bcc.n	8004b12 <xQueueGenericSendFromISR+0xc2>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d12f      	bne.n	8004b72 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b22:	683a      	ldr	r2, [r7, #0]
 8004b24:	68b9      	ldr	r1, [r7, #8]
 8004b26:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004b28:	f000 f912 	bl	8004d50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b2c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b34:	d112      	bne.n	8004b5c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d016      	beq.n	8004b6c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b40:	3324      	adds	r3, #36	@ 0x24
 8004b42:	4618      	mov	r0, r3
 8004b44:	f000 fefe 	bl	8005944 <xTaskRemoveFromEventList>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00e      	beq.n	8004b6c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00b      	beq.n	8004b6c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	e007      	b.n	8004b6c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004b60:	3301      	adds	r3, #1
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	b25a      	sxtb	r2, r3
 8004b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004b70:	e001      	b.n	8004b76 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004b72:	2300      	movs	r3, #0
 8004b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b78:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004b80:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3740      	adds	r7, #64	@ 0x40
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b08c      	sub	sp, #48	@ 0x30
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10b      	bne.n	8004bbe <xQueueReceive+0x32>
	__asm volatile
 8004ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004baa:	f383 8811 	msr	BASEPRI, r3
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	623b      	str	r3, [r7, #32]
}
 8004bb8:	bf00      	nop
 8004bba:	bf00      	nop
 8004bbc:	e7fd      	b.n	8004bba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d103      	bne.n	8004bcc <xQueueReceive+0x40>
 8004bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <xQueueReceive+0x44>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e000      	b.n	8004bd2 <xQueueReceive+0x46>
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10b      	bne.n	8004bee <xQueueReceive+0x62>
	__asm volatile
 8004bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	61fb      	str	r3, [r7, #28]
}
 8004be8:	bf00      	nop
 8004bea:	bf00      	nop
 8004bec:	e7fd      	b.n	8004bea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004bee:	f001 f86f 	bl	8005cd0 <xTaskGetSchedulerState>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d102      	bne.n	8004bfe <xQueueReceive+0x72>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d101      	bne.n	8004c02 <xQueueReceive+0x76>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <xQueueReceive+0x78>
 8004c02:	2300      	movs	r3, #0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10b      	bne.n	8004c20 <xQueueReceive+0x94>
	__asm volatile
 8004c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0c:	f383 8811 	msr	BASEPRI, r3
 8004c10:	f3bf 8f6f 	isb	sy
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	61bb      	str	r3, [r7, #24]
}
 8004c1a:	bf00      	nop
 8004c1c:	bf00      	nop
 8004c1e:	e7fd      	b.n	8004c1c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c20:	f001 fd84 	bl	800672c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c28:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d01f      	beq.n	8004c70 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c30:	68b9      	ldr	r1, [r7, #8]
 8004c32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c34:	f000 f8f6 	bl	8004e24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3a:	1e5a      	subs	r2, r3, #1
 8004c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00f      	beq.n	8004c68 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4a:	3310      	adds	r3, #16
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f000 fe79 	bl	8005944 <xTaskRemoveFromEventList>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d007      	beq.n	8004c68 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c58:	4b3c      	ldr	r3, [pc, #240]	@ (8004d4c <xQueueReceive+0x1c0>)
 8004c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c68:	f001 fd90 	bl	800678c <vPortExitCritical>
				return pdPASS;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e069      	b.n	8004d44 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d103      	bne.n	8004c7e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c76:	f001 fd89 	bl	800678c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	e062      	b.n	8004d44 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d106      	bne.n	8004c92 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c84:	f107 0310 	add.w	r3, r7, #16
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f000 febf 	bl	8005a0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c92:	f001 fd7b 	bl	800678c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c96:	f000 fc2b 	bl	80054f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c9a:	f001 fd47 	bl	800672c <vPortEnterCritical>
 8004c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ca4:	b25b      	sxtb	r3, r3
 8004ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004caa:	d103      	bne.n	8004cb4 <xQueueReceive+0x128>
 8004cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cba:	b25b      	sxtb	r3, r3
 8004cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc0:	d103      	bne.n	8004cca <xQueueReceive+0x13e>
 8004cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cca:	f001 fd5f 	bl	800678c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cce:	1d3a      	adds	r2, r7, #4
 8004cd0:	f107 0310 	add.w	r3, r7, #16
 8004cd4:	4611      	mov	r1, r2
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f000 feae 	bl	8005a38 <xTaskCheckForTimeOut>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d123      	bne.n	8004d2a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ce2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ce4:	f000 f916 	bl	8004f14 <prvIsQueueEmpty>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d017      	beq.n	8004d1e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf0:	3324      	adds	r3, #36	@ 0x24
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	4611      	mov	r1, r2
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 fdd2 	bl	80058a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004cfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cfe:	f000 f8b7 	bl	8004e70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d02:	f000 fc03 	bl	800550c <xTaskResumeAll>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d189      	bne.n	8004c20 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8004d4c <xQueueReceive+0x1c0>)
 8004d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	f3bf 8f6f 	isb	sy
 8004d1c:	e780      	b.n	8004c20 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d20:	f000 f8a6 	bl	8004e70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d24:	f000 fbf2 	bl	800550c <xTaskResumeAll>
 8004d28:	e77a      	b.n	8004c20 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d2c:	f000 f8a0 	bl	8004e70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d30:	f000 fbec 	bl	800550c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d36:	f000 f8ed 	bl	8004f14 <prvIsQueueEmpty>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f43f af6f 	beq.w	8004c20 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d42:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3730      	adds	r7, #48	@ 0x30
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	e000ed04 	.word	0xe000ed04

08004d50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10d      	bne.n	8004d8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d14d      	bne.n	8004e12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 ffc6 	bl	8005d0c <xTaskPriorityDisinherit>
 8004d80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	609a      	str	r2, [r3, #8]
 8004d88:	e043      	b.n	8004e12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d119      	bne.n	8004dc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6858      	ldr	r0, [r3, #4]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d98:	461a      	mov	r2, r3
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	f002 f88e 	bl	8006ebc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da8:	441a      	add	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	685a      	ldr	r2, [r3, #4]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d32b      	bcc.n	8004e12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	605a      	str	r2, [r3, #4]
 8004dc2:	e026      	b.n	8004e12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	68d8      	ldr	r0, [r3, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dcc:	461a      	mov	r2, r3
 8004dce:	68b9      	ldr	r1, [r7, #8]
 8004dd0:	f002 f874 	bl	8006ebc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	68da      	ldr	r2, [r3, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ddc:	425b      	negs	r3, r3
 8004dde:	441a      	add	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	68da      	ldr	r2, [r3, #12]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d207      	bcs.n	8004e00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df8:	425b      	negs	r3, r3
 8004dfa:	441a      	add	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d105      	bne.n	8004e12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004e1a:	697b      	ldr	r3, [r7, #20]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d018      	beq.n	8004e68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68da      	ldr	r2, [r3, #12]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3e:	441a      	add	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68da      	ldr	r2, [r3, #12]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d303      	bcc.n	8004e58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68d9      	ldr	r1, [r3, #12]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e60:	461a      	mov	r2, r3
 8004e62:	6838      	ldr	r0, [r7, #0]
 8004e64:	f002 f82a 	bl	8006ebc <memcpy>
	}
}
 8004e68:	bf00      	nop
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e78:	f001 fc58 	bl	800672c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e84:	e011      	b.n	8004eaa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d012      	beq.n	8004eb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	3324      	adds	r3, #36	@ 0x24
 8004e92:	4618      	mov	r0, r3
 8004e94:	f000 fd56 	bl	8005944 <xTaskRemoveFromEventList>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e9e:	f000 fe2f 	bl	8005b00 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ea2:	7bfb      	ldrb	r3, [r7, #15]
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	dce9      	bgt.n	8004e86 <prvUnlockQueue+0x16>
 8004eb2:	e000      	b.n	8004eb6 <prvUnlockQueue+0x46>
					break;
 8004eb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	22ff      	movs	r2, #255	@ 0xff
 8004eba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004ebe:	f001 fc65 	bl	800678c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ec2:	f001 fc33 	bl	800672c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ecc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ece:	e011      	b.n	8004ef4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d012      	beq.n	8004efe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3310      	adds	r3, #16
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 fd31 	bl	8005944 <xTaskRemoveFromEventList>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004ee8:	f000 fe0a 	bl	8005b00 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004eec:	7bbb      	ldrb	r3, [r7, #14]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ef4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	dce9      	bgt.n	8004ed0 <prvUnlockQueue+0x60>
 8004efc:	e000      	b.n	8004f00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004efe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	22ff      	movs	r2, #255	@ 0xff
 8004f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004f08:	f001 fc40 	bl	800678c <vPortExitCritical>
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f1c:	f001 fc06 	bl	800672c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d102      	bne.n	8004f2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	e001      	b.n	8004f32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f32:	f001 fc2b 	bl	800678c <vPortExitCritical>

	return xReturn;
 8004f36:	68fb      	ldr	r3, [r7, #12]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f48:	f001 fbf0 	bl	800672c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d102      	bne.n	8004f5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	60fb      	str	r3, [r7, #12]
 8004f5c:	e001      	b.n	8004f62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f62:	f001 fc13 	bl	800678c <vPortExitCritical>

	return xReturn;
 8004f66:	68fb      	ldr	r3, [r7, #12]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60fb      	str	r3, [r7, #12]
 8004f7e:	e014      	b.n	8004faa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004f80:	4a0e      	ldr	r2, [pc, #56]	@ (8004fbc <vQueueAddToRegistry+0x4c>)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10b      	bne.n	8004fa4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f8c:	490b      	ldr	r1, [pc, #44]	@ (8004fbc <vQueueAddToRegistry+0x4c>)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f96:	4a09      	ldr	r2, [pc, #36]	@ (8004fbc <vQueueAddToRegistry+0x4c>)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004fa2:	e006      	b.n	8004fb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	60fb      	str	r3, [r7, #12]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2b07      	cmp	r3, #7
 8004fae:	d9e7      	bls.n	8004f80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004fb0:	bf00      	nop
 8004fb2:	bf00      	nop
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	20000b20 	.word	0x20000b20

08004fc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004fd0:	f001 fbac 	bl	800672c <vPortEnterCritical>
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fda:	b25b      	sxtb	r3, r3
 8004fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fe0:	d103      	bne.n	8004fea <vQueueWaitForMessageRestricted+0x2a>
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ff0:	b25b      	sxtb	r3, r3
 8004ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff6:	d103      	bne.n	8005000 <vQueueWaitForMessageRestricted+0x40>
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005000:	f001 fbc4 	bl	800678c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	3324      	adds	r3, #36	@ 0x24
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	68b9      	ldr	r1, [r7, #8]
 8005014:	4618      	mov	r0, r3
 8005016:	f000 fc69 	bl	80058ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800501a:	6978      	ldr	r0, [r7, #20]
 800501c:	f7ff ff28 	bl	8004e70 <prvUnlockQueue>
	}
 8005020:	bf00      	nop
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08e      	sub	sp, #56	@ 0x38
 800502c:	af04      	add	r7, sp, #16
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <xTaskCreateStatic+0x2c>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	623b      	str	r3, [r7, #32]
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10b      	bne.n	8005072 <xTaskCreateStatic+0x4a>
	__asm volatile
 800505a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	61fb      	str	r3, [r7, #28]
}
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	e7fd      	b.n	800506e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005072:	23a8      	movs	r3, #168	@ 0xa8
 8005074:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	2ba8      	cmp	r3, #168	@ 0xa8
 800507a:	d00b      	beq.n	8005094 <xTaskCreateStatic+0x6c>
	__asm volatile
 800507c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	61bb      	str	r3, [r7, #24]
}
 800508e:	bf00      	nop
 8005090:	bf00      	nop
 8005092:	e7fd      	b.n	8005090 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005094:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01e      	beq.n	80050da <xTaskCreateStatic+0xb2>
 800509c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d01b      	beq.n	80050da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050b4:	2300      	movs	r3, #0
 80050b6:	9303      	str	r3, [sp, #12]
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	9302      	str	r3, [sp, #8]
 80050bc:	f107 0314 	add.w	r3, r7, #20
 80050c0:	9301      	str	r3, [sp, #4]
 80050c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	68b9      	ldr	r1, [r7, #8]
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 f851 	bl	8005174 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80050d4:	f000 f8f6 	bl	80052c4 <prvAddNewTaskToReadyList>
 80050d8:	e001      	b.n	80050de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80050da:	2300      	movs	r3, #0
 80050dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80050de:	697b      	ldr	r3, [r7, #20]
	}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3728      	adds	r7, #40	@ 0x28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b08c      	sub	sp, #48	@ 0x30
 80050ec:	af04      	add	r7, sp, #16
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	603b      	str	r3, [r7, #0]
 80050f4:	4613      	mov	r3, r2
 80050f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80050f8:	88fb      	ldrh	r3, [r7, #6]
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4618      	mov	r0, r3
 80050fe:	f001 fc17 	bl	8006930 <pvPortMalloc>
 8005102:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00e      	beq.n	8005128 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800510a:	20a8      	movs	r0, #168	@ 0xa8
 800510c:	f001 fc10 	bl	8006930 <pvPortMalloc>
 8005110:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d003      	beq.n	8005120 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	631a      	str	r2, [r3, #48]	@ 0x30
 800511e:	e005      	b.n	800512c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005120:	6978      	ldr	r0, [r7, #20]
 8005122:	f001 fcd3 	bl	8006acc <vPortFree>
 8005126:	e001      	b.n	800512c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005128:	2300      	movs	r3, #0
 800512a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d017      	beq.n	8005162 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800513a:	88fa      	ldrh	r2, [r7, #6]
 800513c:	2300      	movs	r3, #0
 800513e:	9303      	str	r3, [sp, #12]
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	9302      	str	r3, [sp, #8]
 8005144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005146:	9301      	str	r3, [sp, #4]
 8005148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	68b9      	ldr	r1, [r7, #8]
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 f80f 	bl	8005174 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005156:	69f8      	ldr	r0, [r7, #28]
 8005158:	f000 f8b4 	bl	80052c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800515c:	2301      	movs	r3, #1
 800515e:	61bb      	str	r3, [r7, #24]
 8005160:	e002      	b.n	8005168 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005162:	f04f 33ff 	mov.w	r3, #4294967295
 8005166:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005168:	69bb      	ldr	r3, [r7, #24]
	}
 800516a:	4618      	mov	r0, r3
 800516c:	3720      	adds	r7, #32
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b088      	sub	sp, #32
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	461a      	mov	r2, r3
 800518c:	21a5      	movs	r1, #165	@ 0xa5
 800518e:	f001 fddd 	bl	8006d4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005194:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800519c:	3b01      	subs	r3, #1
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	f023 0307 	bic.w	r3, r3, #7
 80051aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	f003 0307 	and.w	r3, r3, #7
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00b      	beq.n	80051ce <prvInitialiseNewTask+0x5a>
	__asm volatile
 80051b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ba:	f383 8811 	msr	BASEPRI, r3
 80051be:	f3bf 8f6f 	isb	sy
 80051c2:	f3bf 8f4f 	dsb	sy
 80051c6:	617b      	str	r3, [r7, #20]
}
 80051c8:	bf00      	nop
 80051ca:	bf00      	nop
 80051cc:	e7fd      	b.n	80051ca <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01f      	beq.n	8005214 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051d4:	2300      	movs	r3, #0
 80051d6:	61fb      	str	r3, [r7, #28]
 80051d8:	e012      	b.n	8005200 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	4413      	add	r3, r2
 80051e0:	7819      	ldrb	r1, [r3, #0]
 80051e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	4413      	add	r3, r2
 80051e8:	3334      	adds	r3, #52	@ 0x34
 80051ea:	460a      	mov	r2, r1
 80051ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	4413      	add	r3, r2
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d006      	beq.n	8005208 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	3301      	adds	r3, #1
 80051fe:	61fb      	str	r3, [r7, #28]
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	2b0f      	cmp	r3, #15
 8005204:	d9e9      	bls.n	80051da <prvInitialiseNewTask+0x66>
 8005206:	e000      	b.n	800520a <prvInitialiseNewTask+0x96>
			{
				break;
 8005208:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800520a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800520c:	2200      	movs	r2, #0
 800520e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005212:	e003      	b.n	800521c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005216:	2200      	movs	r2, #0
 8005218:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800521c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800521e:	2b37      	cmp	r3, #55	@ 0x37
 8005220:	d901      	bls.n	8005226 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005222:	2337      	movs	r3, #55	@ 0x37
 8005224:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005228:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800522a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800522c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005230:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005234:	2200      	movs	r2, #0
 8005236:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523a:	3304      	adds	r3, #4
 800523c:	4618      	mov	r0, r3
 800523e:	f7ff f96a 	bl	8004516 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005244:	3318      	adds	r3, #24
 8005246:	4618      	mov	r0, r3
 8005248:	f7ff f965 	bl	8004516 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800524c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005250:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005254:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800525c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005260:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	2200      	movs	r2, #0
 8005266:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	2200      	movs	r2, #0
 800526e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	3354      	adds	r3, #84	@ 0x54
 8005276:	224c      	movs	r2, #76	@ 0x4c
 8005278:	2100      	movs	r1, #0
 800527a:	4618      	mov	r0, r3
 800527c:	f001 fd66 	bl	8006d4c <memset>
 8005280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005282:	4a0d      	ldr	r2, [pc, #52]	@ (80052b8 <prvInitialiseNewTask+0x144>)
 8005284:	659a      	str	r2, [r3, #88]	@ 0x58
 8005286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005288:	4a0c      	ldr	r2, [pc, #48]	@ (80052bc <prvInitialiseNewTask+0x148>)
 800528a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	4a0c      	ldr	r2, [pc, #48]	@ (80052c0 <prvInitialiseNewTask+0x14c>)
 8005290:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	68f9      	ldr	r1, [r7, #12]
 8005296:	69b8      	ldr	r0, [r7, #24]
 8005298:	f001 f954 	bl	8006544 <pxPortInitialiseStack>
 800529c:	4602      	mov	r2, r0
 800529e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80052a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d002      	beq.n	80052ae <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052ae:	bf00      	nop
 80052b0:	3720      	adds	r7, #32
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20001db4 	.word	0x20001db4
 80052bc:	20001e1c 	.word	0x20001e1c
 80052c0:	20001e84 	.word	0x20001e84

080052c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80052cc:	f001 fa2e 	bl	800672c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80052d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005388 <prvAddNewTaskToReadyList+0xc4>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	3301      	adds	r3, #1
 80052d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005388 <prvAddNewTaskToReadyList+0xc4>)
 80052d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80052da:	4b2c      	ldr	r3, [pc, #176]	@ (800538c <prvAddNewTaskToReadyList+0xc8>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d109      	bne.n	80052f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052e2:	4a2a      	ldr	r2, [pc, #168]	@ (800538c <prvAddNewTaskToReadyList+0xc8>)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052e8:	4b27      	ldr	r3, [pc, #156]	@ (8005388 <prvAddNewTaskToReadyList+0xc4>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d110      	bne.n	8005312 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052f0:	f000 fc2a 	bl	8005b48 <prvInitialiseTaskLists>
 80052f4:	e00d      	b.n	8005312 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80052f6:	4b26      	ldr	r3, [pc, #152]	@ (8005390 <prvAddNewTaskToReadyList+0xcc>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d109      	bne.n	8005312 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052fe:	4b23      	ldr	r3, [pc, #140]	@ (800538c <prvAddNewTaskToReadyList+0xc8>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005308:	429a      	cmp	r2, r3
 800530a:	d802      	bhi.n	8005312 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800530c:	4a1f      	ldr	r2, [pc, #124]	@ (800538c <prvAddNewTaskToReadyList+0xc8>)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005312:	4b20      	ldr	r3, [pc, #128]	@ (8005394 <prvAddNewTaskToReadyList+0xd0>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3301      	adds	r3, #1
 8005318:	4a1e      	ldr	r2, [pc, #120]	@ (8005394 <prvAddNewTaskToReadyList+0xd0>)
 800531a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800531c:	4b1d      	ldr	r3, [pc, #116]	@ (8005394 <prvAddNewTaskToReadyList+0xd0>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005328:	4b1b      	ldr	r3, [pc, #108]	@ (8005398 <prvAddNewTaskToReadyList+0xd4>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	429a      	cmp	r2, r3
 800532e:	d903      	bls.n	8005338 <prvAddNewTaskToReadyList+0x74>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005334:	4a18      	ldr	r2, [pc, #96]	@ (8005398 <prvAddNewTaskToReadyList+0xd4>)
 8005336:	6013      	str	r3, [r2, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800533c:	4613      	mov	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4413      	add	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4a15      	ldr	r2, [pc, #84]	@ (800539c <prvAddNewTaskToReadyList+0xd8>)
 8005346:	441a      	add	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3304      	adds	r3, #4
 800534c:	4619      	mov	r1, r3
 800534e:	4610      	mov	r0, r2
 8005350:	f7ff f8ed 	bl	800452e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005354:	f001 fa1a 	bl	800678c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005358:	4b0d      	ldr	r3, [pc, #52]	@ (8005390 <prvAddNewTaskToReadyList+0xcc>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00e      	beq.n	800537e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005360:	4b0a      	ldr	r3, [pc, #40]	@ (800538c <prvAddNewTaskToReadyList+0xc8>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800536a:	429a      	cmp	r2, r3
 800536c:	d207      	bcs.n	800537e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800536e:	4b0c      	ldr	r3, [pc, #48]	@ (80053a0 <prvAddNewTaskToReadyList+0xdc>)
 8005370:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	f3bf 8f4f 	dsb	sy
 800537a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20001034 	.word	0x20001034
 800538c:	20000b60 	.word	0x20000b60
 8005390:	20001040 	.word	0x20001040
 8005394:	20001050 	.word	0x20001050
 8005398:	2000103c 	.word	0x2000103c
 800539c:	20000b64 	.word	0x20000b64
 80053a0:	e000ed04 	.word	0xe000ed04

080053a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d018      	beq.n	80053e8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80053b6:	4b14      	ldr	r3, [pc, #80]	@ (8005408 <vTaskDelay+0x64>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00b      	beq.n	80053d6 <vTaskDelay+0x32>
	__asm volatile
 80053be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c2:	f383 8811 	msr	BASEPRI, r3
 80053c6:	f3bf 8f6f 	isb	sy
 80053ca:	f3bf 8f4f 	dsb	sy
 80053ce:	60bb      	str	r3, [r7, #8]
}
 80053d0:	bf00      	nop
 80053d2:	bf00      	nop
 80053d4:	e7fd      	b.n	80053d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80053d6:	f000 f88b 	bl	80054f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053da:	2100      	movs	r1, #0
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 fd05 	bl	8005dec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053e2:	f000 f893 	bl	800550c <xTaskResumeAll>
 80053e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d107      	bne.n	80053fe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80053ee:	4b07      	ldr	r3, [pc, #28]	@ (800540c <vTaskDelay+0x68>)
 80053f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053f4:	601a      	str	r2, [r3, #0]
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	2000105c 	.word	0x2000105c
 800540c:	e000ed04 	.word	0xe000ed04

08005410 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08a      	sub	sp, #40	@ 0x28
 8005414:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005416:	2300      	movs	r3, #0
 8005418:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800541a:	2300      	movs	r3, #0
 800541c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800541e:	463a      	mov	r2, r7
 8005420:	1d39      	adds	r1, r7, #4
 8005422:	f107 0308 	add.w	r3, r7, #8
 8005426:	4618      	mov	r0, r3
 8005428:	f7ff f824 	bl	8004474 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800542c:	6839      	ldr	r1, [r7, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	9202      	str	r2, [sp, #8]
 8005434:	9301      	str	r3, [sp, #4]
 8005436:	2300      	movs	r3, #0
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	2300      	movs	r3, #0
 800543c:	460a      	mov	r2, r1
 800543e:	4924      	ldr	r1, [pc, #144]	@ (80054d0 <vTaskStartScheduler+0xc0>)
 8005440:	4824      	ldr	r0, [pc, #144]	@ (80054d4 <vTaskStartScheduler+0xc4>)
 8005442:	f7ff fdf1 	bl	8005028 <xTaskCreateStatic>
 8005446:	4603      	mov	r3, r0
 8005448:	4a23      	ldr	r2, [pc, #140]	@ (80054d8 <vTaskStartScheduler+0xc8>)
 800544a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800544c:	4b22      	ldr	r3, [pc, #136]	@ (80054d8 <vTaskStartScheduler+0xc8>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005454:	2301      	movs	r3, #1
 8005456:	617b      	str	r3, [r7, #20]
 8005458:	e001      	b.n	800545e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d102      	bne.n	800546a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005464:	f000 fd16 	bl	8005e94 <xTimerCreateTimerTask>
 8005468:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d11b      	bne.n	80054a8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005474:	f383 8811 	msr	BASEPRI, r3
 8005478:	f3bf 8f6f 	isb	sy
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	613b      	str	r3, [r7, #16]
}
 8005482:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005484:	4b15      	ldr	r3, [pc, #84]	@ (80054dc <vTaskStartScheduler+0xcc>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3354      	adds	r3, #84	@ 0x54
 800548a:	4a15      	ldr	r2, [pc, #84]	@ (80054e0 <vTaskStartScheduler+0xd0>)
 800548c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800548e:	4b15      	ldr	r3, [pc, #84]	@ (80054e4 <vTaskStartScheduler+0xd4>)
 8005490:	f04f 32ff 	mov.w	r2, #4294967295
 8005494:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005496:	4b14      	ldr	r3, [pc, #80]	@ (80054e8 <vTaskStartScheduler+0xd8>)
 8005498:	2201      	movs	r2, #1
 800549a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800549c:	4b13      	ldr	r3, [pc, #76]	@ (80054ec <vTaskStartScheduler+0xdc>)
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80054a2:	f001 f8d1 	bl	8006648 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80054a6:	e00f      	b.n	80054c8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	d10b      	bne.n	80054c8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80054b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b4:	f383 8811 	msr	BASEPRI, r3
 80054b8:	f3bf 8f6f 	isb	sy
 80054bc:	f3bf 8f4f 	dsb	sy
 80054c0:	60fb      	str	r3, [r7, #12]
}
 80054c2:	bf00      	nop
 80054c4:	bf00      	nop
 80054c6:	e7fd      	b.n	80054c4 <vTaskStartScheduler+0xb4>
}
 80054c8:	bf00      	nop
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	08007c4c 	.word	0x08007c4c
 80054d4:	08005b19 	.word	0x08005b19
 80054d8:	20001058 	.word	0x20001058
 80054dc:	20000b60 	.word	0x20000b60
 80054e0:	20000010 	.word	0x20000010
 80054e4:	20001054 	.word	0x20001054
 80054e8:	20001040 	.word	0x20001040
 80054ec:	20001038 	.word	0x20001038

080054f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054f4:	4b04      	ldr	r3, [pc, #16]	@ (8005508 <vTaskSuspendAll+0x18>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3301      	adds	r3, #1
 80054fa:	4a03      	ldr	r2, [pc, #12]	@ (8005508 <vTaskSuspendAll+0x18>)
 80054fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054fe:	bf00      	nop
 8005500:	46bd      	mov	sp, r7
 8005502:	bc80      	pop	{r7}
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	2000105c 	.word	0x2000105c

0800550c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005512:	2300      	movs	r3, #0
 8005514:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005516:	2300      	movs	r3, #0
 8005518:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800551a:	4b42      	ldr	r3, [pc, #264]	@ (8005624 <xTaskResumeAll+0x118>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10b      	bne.n	800553a <xTaskResumeAll+0x2e>
	__asm volatile
 8005522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005526:	f383 8811 	msr	BASEPRI, r3
 800552a:	f3bf 8f6f 	isb	sy
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	603b      	str	r3, [r7, #0]
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	e7fd      	b.n	8005536 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800553a:	f001 f8f7 	bl	800672c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800553e:	4b39      	ldr	r3, [pc, #228]	@ (8005624 <xTaskResumeAll+0x118>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	3b01      	subs	r3, #1
 8005544:	4a37      	ldr	r2, [pc, #220]	@ (8005624 <xTaskResumeAll+0x118>)
 8005546:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005548:	4b36      	ldr	r3, [pc, #216]	@ (8005624 <xTaskResumeAll+0x118>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d162      	bne.n	8005616 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005550:	4b35      	ldr	r3, [pc, #212]	@ (8005628 <xTaskResumeAll+0x11c>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d05e      	beq.n	8005616 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005558:	e02f      	b.n	80055ba <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800555a:	4b34      	ldr	r3, [pc, #208]	@ (800562c <xTaskResumeAll+0x120>)
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	3318      	adds	r3, #24
 8005566:	4618      	mov	r0, r3
 8005568:	f7ff f83c 	bl	80045e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	3304      	adds	r3, #4
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff f837 	bl	80045e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800557a:	4b2d      	ldr	r3, [pc, #180]	@ (8005630 <xTaskResumeAll+0x124>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	429a      	cmp	r2, r3
 8005580:	d903      	bls.n	800558a <xTaskResumeAll+0x7e>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005586:	4a2a      	ldr	r2, [pc, #168]	@ (8005630 <xTaskResumeAll+0x124>)
 8005588:	6013      	str	r3, [r2, #0]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558e:	4613      	mov	r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	4413      	add	r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4a27      	ldr	r2, [pc, #156]	@ (8005634 <xTaskResumeAll+0x128>)
 8005598:	441a      	add	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	3304      	adds	r3, #4
 800559e:	4619      	mov	r1, r3
 80055a0:	4610      	mov	r0, r2
 80055a2:	f7fe ffc4 	bl	800452e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055aa:	4b23      	ldr	r3, [pc, #140]	@ (8005638 <xTaskResumeAll+0x12c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d302      	bcc.n	80055ba <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80055b4:	4b21      	ldr	r3, [pc, #132]	@ (800563c <xTaskResumeAll+0x130>)
 80055b6:	2201      	movs	r2, #1
 80055b8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055ba:	4b1c      	ldr	r3, [pc, #112]	@ (800562c <xTaskResumeAll+0x120>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1cb      	bne.n	800555a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d001      	beq.n	80055cc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055c8:	f000 fb62 	bl	8005c90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005640 <xTaskResumeAll+0x134>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d010      	beq.n	80055fa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055d8:	f000 f844 	bl	8005664 <xTaskIncrementTick>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80055e2:	4b16      	ldr	r3, [pc, #88]	@ (800563c <xTaskResumeAll+0x130>)
 80055e4:	2201      	movs	r2, #1
 80055e6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1f1      	bne.n	80055d8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80055f4:	4b12      	ldr	r3, [pc, #72]	@ (8005640 <xTaskResumeAll+0x134>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055fa:	4b10      	ldr	r3, [pc, #64]	@ (800563c <xTaskResumeAll+0x130>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d009      	beq.n	8005616 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005602:	2301      	movs	r3, #1
 8005604:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005606:	4b0f      	ldr	r3, [pc, #60]	@ (8005644 <xTaskResumeAll+0x138>)
 8005608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	f3bf 8f4f 	dsb	sy
 8005612:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005616:	f001 f8b9 	bl	800678c <vPortExitCritical>

	return xAlreadyYielded;
 800561a:	68bb      	ldr	r3, [r7, #8]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	2000105c 	.word	0x2000105c
 8005628:	20001034 	.word	0x20001034
 800562c:	20000ff4 	.word	0x20000ff4
 8005630:	2000103c 	.word	0x2000103c
 8005634:	20000b64 	.word	0x20000b64
 8005638:	20000b60 	.word	0x20000b60
 800563c:	20001048 	.word	0x20001048
 8005640:	20001044 	.word	0x20001044
 8005644:	e000ed04 	.word	0xe000ed04

08005648 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800564e:	4b04      	ldr	r3, [pc, #16]	@ (8005660 <xTaskGetTickCount+0x18>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005654:	687b      	ldr	r3, [r7, #4]
}
 8005656:	4618      	mov	r0, r3
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	bc80      	pop	{r7}
 800565e:	4770      	bx	lr
 8005660:	20001038 	.word	0x20001038

08005664 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800566a:	2300      	movs	r3, #0
 800566c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800566e:	4b4f      	ldr	r3, [pc, #316]	@ (80057ac <xTaskIncrementTick+0x148>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	f040 8090 	bne.w	8005798 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005678:	4b4d      	ldr	r3, [pc, #308]	@ (80057b0 <xTaskIncrementTick+0x14c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3301      	adds	r3, #1
 800567e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005680:	4a4b      	ldr	r2, [pc, #300]	@ (80057b0 <xTaskIncrementTick+0x14c>)
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d121      	bne.n	80056d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800568c:	4b49      	ldr	r3, [pc, #292]	@ (80057b4 <xTaskIncrementTick+0x150>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00b      	beq.n	80056ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	603b      	str	r3, [r7, #0]
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <xTaskIncrementTick+0x46>
 80056ae:	4b41      	ldr	r3, [pc, #260]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	60fb      	str	r3, [r7, #12]
 80056b4:	4b40      	ldr	r3, [pc, #256]	@ (80057b8 <xTaskIncrementTick+0x154>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a3e      	ldr	r2, [pc, #248]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	4a3e      	ldr	r2, [pc, #248]	@ (80057b8 <xTaskIncrementTick+0x154>)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	4b3e      	ldr	r3, [pc, #248]	@ (80057bc <xTaskIncrementTick+0x158>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3301      	adds	r3, #1
 80056c8:	4a3c      	ldr	r2, [pc, #240]	@ (80057bc <xTaskIncrementTick+0x158>)
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	f000 fae0 	bl	8005c90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056d0:	4b3b      	ldr	r3, [pc, #236]	@ (80057c0 <xTaskIncrementTick+0x15c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d349      	bcc.n	800576e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056da:	4b36      	ldr	r3, [pc, #216]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d104      	bne.n	80056ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056e4:	4b36      	ldr	r3, [pc, #216]	@ (80057c0 <xTaskIncrementTick+0x15c>)
 80056e6:	f04f 32ff 	mov.w	r2, #4294967295
 80056ea:	601a      	str	r2, [r3, #0]
					break;
 80056ec:	e03f      	b.n	800576e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056ee:	4b31      	ldr	r3, [pc, #196]	@ (80057b4 <xTaskIncrementTick+0x150>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	429a      	cmp	r2, r3
 8005704:	d203      	bcs.n	800570e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005706:	4a2e      	ldr	r2, [pc, #184]	@ (80057c0 <xTaskIncrementTick+0x15c>)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800570c:	e02f      	b.n	800576e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	3304      	adds	r3, #4
 8005712:	4618      	mov	r0, r3
 8005714:	f7fe ff66 	bl	80045e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	2b00      	cmp	r3, #0
 800571e:	d004      	beq.n	800572a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	3318      	adds	r3, #24
 8005724:	4618      	mov	r0, r3
 8005726:	f7fe ff5d 	bl	80045e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800572e:	4b25      	ldr	r3, [pc, #148]	@ (80057c4 <xTaskIncrementTick+0x160>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	429a      	cmp	r2, r3
 8005734:	d903      	bls.n	800573e <xTaskIncrementTick+0xda>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573a:	4a22      	ldr	r2, [pc, #136]	@ (80057c4 <xTaskIncrementTick+0x160>)
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005742:	4613      	mov	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4413      	add	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	4a1f      	ldr	r2, [pc, #124]	@ (80057c8 <xTaskIncrementTick+0x164>)
 800574c:	441a      	add	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3304      	adds	r3, #4
 8005752:	4619      	mov	r1, r3
 8005754:	4610      	mov	r0, r2
 8005756:	f7fe feea 	bl	800452e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800575e:	4b1b      	ldr	r3, [pc, #108]	@ (80057cc <xTaskIncrementTick+0x168>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005764:	429a      	cmp	r2, r3
 8005766:	d3b8      	bcc.n	80056da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005768:	2301      	movs	r3, #1
 800576a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800576c:	e7b5      	b.n	80056da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800576e:	4b17      	ldr	r3, [pc, #92]	@ (80057cc <xTaskIncrementTick+0x168>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005774:	4914      	ldr	r1, [pc, #80]	@ (80057c8 <xTaskIncrementTick+0x164>)
 8005776:	4613      	mov	r3, r2
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	4413      	add	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	440b      	add	r3, r1
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d901      	bls.n	800578a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005786:	2301      	movs	r3, #1
 8005788:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800578a:	4b11      	ldr	r3, [pc, #68]	@ (80057d0 <xTaskIncrementTick+0x16c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d007      	beq.n	80057a2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005792:	2301      	movs	r3, #1
 8005794:	617b      	str	r3, [r7, #20]
 8005796:	e004      	b.n	80057a2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005798:	4b0e      	ldr	r3, [pc, #56]	@ (80057d4 <xTaskIncrementTick+0x170>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3301      	adds	r3, #1
 800579e:	4a0d      	ldr	r2, [pc, #52]	@ (80057d4 <xTaskIncrementTick+0x170>)
 80057a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80057a2:	697b      	ldr	r3, [r7, #20]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	2000105c 	.word	0x2000105c
 80057b0:	20001038 	.word	0x20001038
 80057b4:	20000fec 	.word	0x20000fec
 80057b8:	20000ff0 	.word	0x20000ff0
 80057bc:	2000104c 	.word	0x2000104c
 80057c0:	20001054 	.word	0x20001054
 80057c4:	2000103c 	.word	0x2000103c
 80057c8:	20000b64 	.word	0x20000b64
 80057cc:	20000b60 	.word	0x20000b60
 80057d0:	20001048 	.word	0x20001048
 80057d4:	20001044 	.word	0x20001044

080057d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057de:	4b2a      	ldr	r3, [pc, #168]	@ (8005888 <vTaskSwitchContext+0xb0>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057e6:	4b29      	ldr	r3, [pc, #164]	@ (800588c <vTaskSwitchContext+0xb4>)
 80057e8:	2201      	movs	r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057ec:	e047      	b.n	800587e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80057ee:	4b27      	ldr	r3, [pc, #156]	@ (800588c <vTaskSwitchContext+0xb4>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057f4:	4b26      	ldr	r3, [pc, #152]	@ (8005890 <vTaskSwitchContext+0xb8>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	60fb      	str	r3, [r7, #12]
 80057fa:	e011      	b.n	8005820 <vTaskSwitchContext+0x48>
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10b      	bne.n	800581a <vTaskSwitchContext+0x42>
	__asm volatile
 8005802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005806:	f383 8811 	msr	BASEPRI, r3
 800580a:	f3bf 8f6f 	isb	sy
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	607b      	str	r3, [r7, #4]
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	e7fd      	b.n	8005816 <vTaskSwitchContext+0x3e>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b01      	subs	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
 8005820:	491c      	ldr	r1, [pc, #112]	@ (8005894 <vTaskSwitchContext+0xbc>)
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	4613      	mov	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	4413      	add	r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	440b      	add	r3, r1
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d0e3      	beq.n	80057fc <vTaskSwitchContext+0x24>
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4613      	mov	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4413      	add	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	4a15      	ldr	r2, [pc, #84]	@ (8005894 <vTaskSwitchContext+0xbc>)
 8005840:	4413      	add	r3, r2
 8005842:	60bb      	str	r3, [r7, #8]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	605a      	str	r2, [r3, #4]
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	3308      	adds	r3, #8
 8005856:	429a      	cmp	r2, r3
 8005858:	d104      	bne.n	8005864 <vTaskSwitchContext+0x8c>
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	605a      	str	r2, [r3, #4]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	4a0b      	ldr	r2, [pc, #44]	@ (8005898 <vTaskSwitchContext+0xc0>)
 800586c:	6013      	str	r3, [r2, #0]
 800586e:	4a08      	ldr	r2, [pc, #32]	@ (8005890 <vTaskSwitchContext+0xb8>)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005874:	4b08      	ldr	r3, [pc, #32]	@ (8005898 <vTaskSwitchContext+0xc0>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3354      	adds	r3, #84	@ 0x54
 800587a:	4a08      	ldr	r2, [pc, #32]	@ (800589c <vTaskSwitchContext+0xc4>)
 800587c:	6013      	str	r3, [r2, #0]
}
 800587e:	bf00      	nop
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	bc80      	pop	{r7}
 8005886:	4770      	bx	lr
 8005888:	2000105c 	.word	0x2000105c
 800588c:	20001048 	.word	0x20001048
 8005890:	2000103c 	.word	0x2000103c
 8005894:	20000b64 	.word	0x20000b64
 8005898:	20000b60 	.word	0x20000b60
 800589c:	20000010 	.word	0x20000010

080058a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10b      	bne.n	80058c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	60fb      	str	r3, [r7, #12]
}
 80058c2:	bf00      	nop
 80058c4:	bf00      	nop
 80058c6:	e7fd      	b.n	80058c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058c8:	4b07      	ldr	r3, [pc, #28]	@ (80058e8 <vTaskPlaceOnEventList+0x48>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3318      	adds	r3, #24
 80058ce:	4619      	mov	r1, r3
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7fe fe4f 	bl	8004574 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058d6:	2101      	movs	r1, #1
 80058d8:	6838      	ldr	r0, [r7, #0]
 80058da:	f000 fa87 	bl	8005dec <prvAddCurrentTaskToDelayedList>
}
 80058de:	bf00      	nop
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	20000b60 	.word	0x20000b60

080058ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10b      	bne.n	8005916 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80058fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005902:	f383 8811 	msr	BASEPRI, r3
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	617b      	str	r3, [r7, #20]
}
 8005910:	bf00      	nop
 8005912:	bf00      	nop
 8005914:	e7fd      	b.n	8005912 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005916:	4b0a      	ldr	r3, [pc, #40]	@ (8005940 <vTaskPlaceOnEventListRestricted+0x54>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	3318      	adds	r3, #24
 800591c:	4619      	mov	r1, r3
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f7fe fe05 	bl	800452e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d002      	beq.n	8005930 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800592a:	f04f 33ff 	mov.w	r3, #4294967295
 800592e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	68b8      	ldr	r0, [r7, #8]
 8005934:	f000 fa5a 	bl	8005dec <prvAddCurrentTaskToDelayedList>
	}
 8005938:	bf00      	nop
 800593a:	3718      	adds	r7, #24
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	20000b60 	.word	0x20000b60

08005944 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10b      	bne.n	8005972 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800595a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595e:	f383 8811 	msr	BASEPRI, r3
 8005962:	f3bf 8f6f 	isb	sy
 8005966:	f3bf 8f4f 	dsb	sy
 800596a:	60fb      	str	r3, [r7, #12]
}
 800596c:	bf00      	nop
 800596e:	bf00      	nop
 8005970:	e7fd      	b.n	800596e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	3318      	adds	r3, #24
 8005976:	4618      	mov	r0, r3
 8005978:	f7fe fe34 	bl	80045e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800597c:	4b1d      	ldr	r3, [pc, #116]	@ (80059f4 <xTaskRemoveFromEventList+0xb0>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d11d      	bne.n	80059c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	3304      	adds	r3, #4
 8005988:	4618      	mov	r0, r3
 800598a:	f7fe fe2b 	bl	80045e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005992:	4b19      	ldr	r3, [pc, #100]	@ (80059f8 <xTaskRemoveFromEventList+0xb4>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	429a      	cmp	r2, r3
 8005998:	d903      	bls.n	80059a2 <xTaskRemoveFromEventList+0x5e>
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599e:	4a16      	ldr	r2, [pc, #88]	@ (80059f8 <xTaskRemoveFromEventList+0xb4>)
 80059a0:	6013      	str	r3, [r2, #0]
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059a6:	4613      	mov	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4a13      	ldr	r2, [pc, #76]	@ (80059fc <xTaskRemoveFromEventList+0xb8>)
 80059b0:	441a      	add	r2, r3
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	3304      	adds	r3, #4
 80059b6:	4619      	mov	r1, r3
 80059b8:	4610      	mov	r0, r2
 80059ba:	f7fe fdb8 	bl	800452e <vListInsertEnd>
 80059be:	e005      	b.n	80059cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	3318      	adds	r3, #24
 80059c4:	4619      	mov	r1, r3
 80059c6:	480e      	ldr	r0, [pc, #56]	@ (8005a00 <xTaskRemoveFromEventList+0xbc>)
 80059c8:	f7fe fdb1 	bl	800452e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005a04 <xTaskRemoveFromEventList+0xc0>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d905      	bls.n	80059e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059da:	2301      	movs	r3, #1
 80059dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059de:	4b0a      	ldr	r3, [pc, #40]	@ (8005a08 <xTaskRemoveFromEventList+0xc4>)
 80059e0:	2201      	movs	r2, #1
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	e001      	b.n	80059ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059ea:	697b      	ldr	r3, [r7, #20]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3718      	adds	r7, #24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	2000105c 	.word	0x2000105c
 80059f8:	2000103c 	.word	0x2000103c
 80059fc:	20000b64 	.word	0x20000b64
 8005a00:	20000ff4 	.word	0x20000ff4
 8005a04:	20000b60 	.word	0x20000b60
 8005a08:	20001048 	.word	0x20001048

08005a0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a14:	4b06      	ldr	r3, [pc, #24]	@ (8005a30 <vTaskInternalSetTimeOutState+0x24>)
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a1c:	4b05      	ldr	r3, [pc, #20]	@ (8005a34 <vTaskInternalSetTimeOutState+0x28>)
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	605a      	str	r2, [r3, #4]
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bc80      	pop	{r7}
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	2000104c 	.word	0x2000104c
 8005a34:	20001038 	.word	0x20001038

08005a38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b088      	sub	sp, #32
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10b      	bne.n	8005a60 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	613b      	str	r3, [r7, #16]
}
 8005a5a:	bf00      	nop
 8005a5c:	bf00      	nop
 8005a5e:	e7fd      	b.n	8005a5c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10b      	bne.n	8005a7e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	60fb      	str	r3, [r7, #12]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005a7e:	f000 fe55 	bl	800672c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a82:	4b1d      	ldr	r3, [pc, #116]	@ (8005af8 <xTaskCheckForTimeOut+0xc0>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9a:	d102      	bne.n	8005aa2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	61fb      	str	r3, [r7, #28]
 8005aa0:	e023      	b.n	8005aea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	4b15      	ldr	r3, [pc, #84]	@ (8005afc <xTaskCheckForTimeOut+0xc4>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d007      	beq.n	8005abe <xTaskCheckForTimeOut+0x86>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	69ba      	ldr	r2, [r7, #24]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d302      	bcc.n	8005abe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	61fb      	str	r3, [r7, #28]
 8005abc:	e015      	b.n	8005aea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d20b      	bcs.n	8005ae0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	1ad2      	subs	r2, r2, r3
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f7ff ff99 	bl	8005a0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005ada:	2300      	movs	r3, #0
 8005adc:	61fb      	str	r3, [r7, #28]
 8005ade:	e004      	b.n	8005aea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005aea:	f000 fe4f 	bl	800678c <vPortExitCritical>

	return xReturn;
 8005aee:	69fb      	ldr	r3, [r7, #28]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3720      	adds	r7, #32
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	20001038 	.word	0x20001038
 8005afc:	2000104c 	.word	0x2000104c

08005b00 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b00:	b480      	push	{r7}
 8005b02:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b04:	4b03      	ldr	r3, [pc, #12]	@ (8005b14 <vTaskMissedYield+0x14>)
 8005b06:	2201      	movs	r2, #1
 8005b08:	601a      	str	r2, [r3, #0]
}
 8005b0a:	bf00      	nop
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bc80      	pop	{r7}
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	20001048 	.word	0x20001048

08005b18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b20:	f000 f852 	bl	8005bc8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b24:	4b06      	ldr	r3, [pc, #24]	@ (8005b40 <prvIdleTask+0x28>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d9f9      	bls.n	8005b20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b2c:	4b05      	ldr	r3, [pc, #20]	@ (8005b44 <prvIdleTask+0x2c>)
 8005b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b3c:	e7f0      	b.n	8005b20 <prvIdleTask+0x8>
 8005b3e:	bf00      	nop
 8005b40:	20000b64 	.word	0x20000b64
 8005b44:	e000ed04 	.word	0xe000ed04

08005b48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b4e:	2300      	movs	r3, #0
 8005b50:	607b      	str	r3, [r7, #4]
 8005b52:	e00c      	b.n	8005b6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	4613      	mov	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	4a12      	ldr	r2, [pc, #72]	@ (8005ba8 <prvInitialiseTaskLists+0x60>)
 8005b60:	4413      	add	r3, r2
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fe fcb8 	bl	80044d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	607b      	str	r3, [r7, #4]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2b37      	cmp	r3, #55	@ 0x37
 8005b72:	d9ef      	bls.n	8005b54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b74:	480d      	ldr	r0, [pc, #52]	@ (8005bac <prvInitialiseTaskLists+0x64>)
 8005b76:	f7fe fcaf 	bl	80044d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b7a:	480d      	ldr	r0, [pc, #52]	@ (8005bb0 <prvInitialiseTaskLists+0x68>)
 8005b7c:	f7fe fcac 	bl	80044d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b80:	480c      	ldr	r0, [pc, #48]	@ (8005bb4 <prvInitialiseTaskLists+0x6c>)
 8005b82:	f7fe fca9 	bl	80044d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b86:	480c      	ldr	r0, [pc, #48]	@ (8005bb8 <prvInitialiseTaskLists+0x70>)
 8005b88:	f7fe fca6 	bl	80044d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b8c:	480b      	ldr	r0, [pc, #44]	@ (8005bbc <prvInitialiseTaskLists+0x74>)
 8005b8e:	f7fe fca3 	bl	80044d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b92:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc0 <prvInitialiseTaskLists+0x78>)
 8005b94:	4a05      	ldr	r2, [pc, #20]	@ (8005bac <prvInitialiseTaskLists+0x64>)
 8005b96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b98:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc4 <prvInitialiseTaskLists+0x7c>)
 8005b9a:	4a05      	ldr	r2, [pc, #20]	@ (8005bb0 <prvInitialiseTaskLists+0x68>)
 8005b9c:	601a      	str	r2, [r3, #0]
}
 8005b9e:	bf00      	nop
 8005ba0:	3708      	adds	r7, #8
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	20000b64 	.word	0x20000b64
 8005bac:	20000fc4 	.word	0x20000fc4
 8005bb0:	20000fd8 	.word	0x20000fd8
 8005bb4:	20000ff4 	.word	0x20000ff4
 8005bb8:	20001008 	.word	0x20001008
 8005bbc:	20001020 	.word	0x20001020
 8005bc0:	20000fec 	.word	0x20000fec
 8005bc4:	20000ff0 	.word	0x20000ff0

08005bc8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bce:	e019      	b.n	8005c04 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bd0:	f000 fdac 	bl	800672c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd4:	4b10      	ldr	r3, [pc, #64]	@ (8005c18 <prvCheckTasksWaitingTermination+0x50>)
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3304      	adds	r3, #4
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7fe fcff 	bl	80045e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005be6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c1c <prvCheckTasksWaitingTermination+0x54>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	4a0b      	ldr	r2, [pc, #44]	@ (8005c1c <prvCheckTasksWaitingTermination+0x54>)
 8005bee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8005c20 <prvCheckTasksWaitingTermination+0x58>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8005c20 <prvCheckTasksWaitingTermination+0x58>)
 8005bf8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bfa:	f000 fdc7 	bl	800678c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f810 	bl	8005c24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c04:	4b06      	ldr	r3, [pc, #24]	@ (8005c20 <prvCheckTasksWaitingTermination+0x58>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e1      	bne.n	8005bd0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c0c:	bf00      	nop
 8005c0e:	bf00      	nop
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	20001008 	.word	0x20001008
 8005c1c:	20001034 	.word	0x20001034
 8005c20:	2000101c 	.word	0x2000101c

08005c24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	3354      	adds	r3, #84	@ 0x54
 8005c30:	4618      	mov	r0, r3
 8005c32:	f001 f8b9 	bl	8006da8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d108      	bne.n	8005c52 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c44:	4618      	mov	r0, r3
 8005c46:	f000 ff41 	bl	8006acc <vPortFree>
				vPortFree( pxTCB );
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 ff3e 	bl	8006acc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c50:	e019      	b.n	8005c86 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d103      	bne.n	8005c64 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 ff35 	bl	8006acc <vPortFree>
	}
 8005c62:	e010      	b.n	8005c86 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d00b      	beq.n	8005c86 <prvDeleteTCB+0x62>
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	60fb      	str	r3, [r7, #12]
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	e7fd      	b.n	8005c82 <prvDeleteTCB+0x5e>
	}
 8005c86:	bf00      	nop
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c96:	4b0c      	ldr	r3, [pc, #48]	@ (8005cc8 <prvResetNextTaskUnblockTime+0x38>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d104      	bne.n	8005caa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <prvResetNextTaskUnblockTime+0x3c>)
 8005ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ca8:	e008      	b.n	8005cbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005caa:	4b07      	ldr	r3, [pc, #28]	@ (8005cc8 <prvResetNextTaskUnblockTime+0x38>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	4a04      	ldr	r2, [pc, #16]	@ (8005ccc <prvResetNextTaskUnblockTime+0x3c>)
 8005cba:	6013      	str	r3, [r2, #0]
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	20000fec 	.word	0x20000fec
 8005ccc:	20001054 	.word	0x20001054

08005cd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8005d04 <xTaskGetSchedulerState+0x34>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d102      	bne.n	8005ce4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	607b      	str	r3, [r7, #4]
 8005ce2:	e008      	b.n	8005cf6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ce4:	4b08      	ldr	r3, [pc, #32]	@ (8005d08 <xTaskGetSchedulerState+0x38>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d102      	bne.n	8005cf2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cec:	2302      	movs	r3, #2
 8005cee:	607b      	str	r3, [r7, #4]
 8005cf0:	e001      	b.n	8005cf6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cf6:	687b      	ldr	r3, [r7, #4]
	}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bc80      	pop	{r7}
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	20001040 	.word	0x20001040
 8005d08:	2000105c 	.word	0x2000105c

08005d0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d058      	beq.n	8005dd4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d22:	4b2f      	ldr	r3, [pc, #188]	@ (8005de0 <xTaskPriorityDisinherit+0xd4>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d00b      	beq.n	8005d44 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d30:	f383 8811 	msr	BASEPRI, r3
 8005d34:	f3bf 8f6f 	isb	sy
 8005d38:	f3bf 8f4f 	dsb	sy
 8005d3c:	60fb      	str	r3, [r7, #12]
}
 8005d3e:	bf00      	nop
 8005d40:	bf00      	nop
 8005d42:	e7fd      	b.n	8005d40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d10b      	bne.n	8005d64 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d50:	f383 8811 	msr	BASEPRI, r3
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	60bb      	str	r3, [r7, #8]
}
 8005d5e:	bf00      	nop
 8005d60:	bf00      	nop
 8005d62:	e7fd      	b.n	8005d60 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d68:	1e5a      	subs	r2, r3, #1
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d02c      	beq.n	8005dd4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d128      	bne.n	8005dd4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	3304      	adds	r3, #4
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fe fc2c 	bl	80045e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d98:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005da4:	4b0f      	ldr	r3, [pc, #60]	@ (8005de4 <xTaskPriorityDisinherit+0xd8>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d903      	bls.n	8005db4 <xTaskPriorityDisinherit+0xa8>
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db0:	4a0c      	ldr	r2, [pc, #48]	@ (8005de4 <xTaskPriorityDisinherit+0xd8>)
 8005db2:	6013      	str	r3, [r2, #0]
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db8:	4613      	mov	r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	4413      	add	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4a09      	ldr	r2, [pc, #36]	@ (8005de8 <xTaskPriorityDisinherit+0xdc>)
 8005dc2:	441a      	add	r2, r3
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4610      	mov	r0, r2
 8005dcc:	f7fe fbaf 	bl	800452e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005dd4:	697b      	ldr	r3, [r7, #20]
	}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3718      	adds	r7, #24
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	20000b60 	.word	0x20000b60
 8005de4:	2000103c 	.word	0x2000103c
 8005de8:	20000b64 	.word	0x20000b64

08005dec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005df6:	4b21      	ldr	r3, [pc, #132]	@ (8005e7c <prvAddCurrentTaskToDelayedList+0x90>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dfc:	4b20      	ldr	r3, [pc, #128]	@ (8005e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	3304      	adds	r3, #4
 8005e02:	4618      	mov	r0, r3
 8005e04:	f7fe fbee 	bl	80045e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e0e:	d10a      	bne.n	8005e26 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d007      	beq.n	8005e26 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e16:	4b1a      	ldr	r3, [pc, #104]	@ (8005e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3304      	adds	r3, #4
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	4819      	ldr	r0, [pc, #100]	@ (8005e84 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e20:	f7fe fb85 	bl	800452e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e24:	e026      	b.n	8005e74 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e2e:	4b14      	ldr	r3, [pc, #80]	@ (8005e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d209      	bcs.n	8005e52 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e3e:	4b12      	ldr	r3, [pc, #72]	@ (8005e88 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b0f      	ldr	r3, [pc, #60]	@ (8005e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3304      	adds	r3, #4
 8005e48:	4619      	mov	r1, r3
 8005e4a:	4610      	mov	r0, r2
 8005e4c:	f7fe fb92 	bl	8004574 <vListInsert>
}
 8005e50:	e010      	b.n	8005e74 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e52:	4b0e      	ldr	r3, [pc, #56]	@ (8005e8c <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	4b0a      	ldr	r3, [pc, #40]	@ (8005e80 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3304      	adds	r3, #4
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	4610      	mov	r0, r2
 8005e60:	f7fe fb88 	bl	8004574 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e64:	4b0a      	ldr	r3, [pc, #40]	@ (8005e90 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68ba      	ldr	r2, [r7, #8]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d202      	bcs.n	8005e74 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e6e:	4a08      	ldr	r2, [pc, #32]	@ (8005e90 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	6013      	str	r3, [r2, #0]
}
 8005e74:	bf00      	nop
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	20001038 	.word	0x20001038
 8005e80:	20000b60 	.word	0x20000b60
 8005e84:	20001020 	.word	0x20001020
 8005e88:	20000ff0 	.word	0x20000ff0
 8005e8c:	20000fec 	.word	0x20000fec
 8005e90:	20001054 	.word	0x20001054

08005e94 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08a      	sub	sp, #40	@ 0x28
 8005e98:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e9e:	f000 fb11 	bl	80064c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8005f18 <xTimerCreateTimerTask+0x84>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d021      	beq.n	8005eee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005eb2:	1d3a      	adds	r2, r7, #4
 8005eb4:	f107 0108 	add.w	r1, r7, #8
 8005eb8:	f107 030c 	add.w	r3, r7, #12
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fe faf1 	bl	80044a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ec2:	6879      	ldr	r1, [r7, #4]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	9202      	str	r2, [sp, #8]
 8005eca:	9301      	str	r3, [sp, #4]
 8005ecc:	2302      	movs	r3, #2
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	460a      	mov	r2, r1
 8005ed4:	4911      	ldr	r1, [pc, #68]	@ (8005f1c <xTimerCreateTimerTask+0x88>)
 8005ed6:	4812      	ldr	r0, [pc, #72]	@ (8005f20 <xTimerCreateTimerTask+0x8c>)
 8005ed8:	f7ff f8a6 	bl	8005028 <xTaskCreateStatic>
 8005edc:	4603      	mov	r3, r0
 8005ede:	4a11      	ldr	r2, [pc, #68]	@ (8005f24 <xTimerCreateTimerTask+0x90>)
 8005ee0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005ee2:	4b10      	ldr	r3, [pc, #64]	@ (8005f24 <xTimerCreateTimerTask+0x90>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005eea:	2301      	movs	r3, #1
 8005eec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10b      	bne.n	8005f0c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef8:	f383 8811 	msr	BASEPRI, r3
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	f3bf 8f4f 	dsb	sy
 8005f04:	613b      	str	r3, [r7, #16]
}
 8005f06:	bf00      	nop
 8005f08:	bf00      	nop
 8005f0a:	e7fd      	b.n	8005f08 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f0c:	697b      	ldr	r3, [r7, #20]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3718      	adds	r7, #24
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	20001090 	.word	0x20001090
 8005f1c:	08007c54 	.word	0x08007c54
 8005f20:	08006061 	.word	0x08006061
 8005f24:	20001094 	.word	0x20001094

08005f28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08a      	sub	sp, #40	@ 0x28
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <xTimerGenericCommand+0x30>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	623b      	str	r3, [r7, #32]
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	e7fd      	b.n	8005f54 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f58:	4b19      	ldr	r3, [pc, #100]	@ (8005fc0 <xTimerGenericCommand+0x98>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d02a      	beq.n	8005fb6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	2b05      	cmp	r3, #5
 8005f70:	dc18      	bgt.n	8005fa4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f72:	f7ff fead 	bl	8005cd0 <xTaskGetSchedulerState>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d109      	bne.n	8005f90 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f7c:	4b10      	ldr	r3, [pc, #64]	@ (8005fc0 <xTimerGenericCommand+0x98>)
 8005f7e:	6818      	ldr	r0, [r3, #0]
 8005f80:	f107 0110 	add.w	r1, r7, #16
 8005f84:	2300      	movs	r3, #0
 8005f86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f88:	f7fe fc60 	bl	800484c <xQueueGenericSend>
 8005f8c:	6278      	str	r0, [r7, #36]	@ 0x24
 8005f8e:	e012      	b.n	8005fb6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f90:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc0 <xTimerGenericCommand+0x98>)
 8005f92:	6818      	ldr	r0, [r3, #0]
 8005f94:	f107 0110 	add.w	r1, r7, #16
 8005f98:	2300      	movs	r3, #0
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f7fe fc56 	bl	800484c <xQueueGenericSend>
 8005fa0:	6278      	str	r0, [r7, #36]	@ 0x24
 8005fa2:	e008      	b.n	8005fb6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005fa4:	4b06      	ldr	r3, [pc, #24]	@ (8005fc0 <xTimerGenericCommand+0x98>)
 8005fa6:	6818      	ldr	r0, [r3, #0]
 8005fa8:	f107 0110 	add.w	r1, r7, #16
 8005fac:	2300      	movs	r3, #0
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	f7fe fd4e 	bl	8004a50 <xQueueGenericSendFromISR>
 8005fb4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3728      	adds	r7, #40	@ 0x28
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	20001090 	.word	0x20001090

08005fc4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b088      	sub	sp, #32
 8005fc8:	af02      	add	r7, sp, #8
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fce:	4b23      	ldr	r3, [pc, #140]	@ (800605c <prvProcessExpiredTimer+0x98>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	3304      	adds	r3, #4
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fe fb01 	bl	80045e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d023      	beq.n	8006038 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	699a      	ldr	r2, [r3, #24]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	18d1      	adds	r1, r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	683a      	ldr	r2, [r7, #0]
 8005ffc:	6978      	ldr	r0, [r7, #20]
 8005ffe:	f000 f8d3 	bl	80061a8 <prvInsertTimerInActiveList>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d020      	beq.n	800604a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006008:	2300      	movs	r3, #0
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	2300      	movs	r3, #0
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	2100      	movs	r1, #0
 8006012:	6978      	ldr	r0, [r7, #20]
 8006014:	f7ff ff88 	bl	8005f28 <xTimerGenericCommand>
 8006018:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d114      	bne.n	800604a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	60fb      	str	r3, [r7, #12]
}
 8006032:	bf00      	nop
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800603e:	f023 0301 	bic.w	r3, r3, #1
 8006042:	b2da      	uxtb	r2, r3
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	6978      	ldr	r0, [r7, #20]
 8006050:	4798      	blx	r3
}
 8006052:	bf00      	nop
 8006054:	3718      	adds	r7, #24
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	20001088 	.word	0x20001088

08006060 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006068:	f107 0308 	add.w	r3, r7, #8
 800606c:	4618      	mov	r0, r3
 800606e:	f000 f859 	bl	8006124 <prvGetNextExpireTime>
 8006072:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	4619      	mov	r1, r3
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f000 f805 	bl	8006088 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800607e:	f000 f8d5 	bl	800622c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006082:	bf00      	nop
 8006084:	e7f0      	b.n	8006068 <prvTimerTask+0x8>
	...

08006088 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006092:	f7ff fa2d 	bl	80054f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006096:	f107 0308 	add.w	r3, r7, #8
 800609a:	4618      	mov	r0, r3
 800609c:	f000 f864 	bl	8006168 <prvSampleTimeNow>
 80060a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d130      	bne.n	800610a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10a      	bne.n	80060c4 <prvProcessTimerOrBlockTask+0x3c>
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d806      	bhi.n	80060c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060b6:	f7ff fa29 	bl	800550c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060ba:	68f9      	ldr	r1, [r7, #12]
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f7ff ff81 	bl	8005fc4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060c2:	e024      	b.n	800610e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060ca:	4b13      	ldr	r3, [pc, #76]	@ (8006118 <prvProcessTimerOrBlockTask+0x90>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d101      	bne.n	80060d8 <prvProcessTimerOrBlockTask+0x50>
 80060d4:	2301      	movs	r3, #1
 80060d6:	e000      	b.n	80060da <prvProcessTimerOrBlockTask+0x52>
 80060d8:	2300      	movs	r3, #0
 80060da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060dc:	4b0f      	ldr	r3, [pc, #60]	@ (800611c <prvProcessTimerOrBlockTask+0x94>)
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	4619      	mov	r1, r3
 80060ea:	f7fe ff69 	bl	8004fc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060ee:	f7ff fa0d 	bl	800550c <xTaskResumeAll>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10a      	bne.n	800610e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060f8:	4b09      	ldr	r3, [pc, #36]	@ (8006120 <prvProcessTimerOrBlockTask+0x98>)
 80060fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060fe:	601a      	str	r2, [r3, #0]
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	f3bf 8f6f 	isb	sy
}
 8006108:	e001      	b.n	800610e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800610a:	f7ff f9ff 	bl	800550c <xTaskResumeAll>
}
 800610e:	bf00      	nop
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	2000108c 	.word	0x2000108c
 800611c:	20001090 	.word	0x20001090
 8006120:	e000ed04 	.word	0xe000ed04

08006124 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800612c:	4b0d      	ldr	r3, [pc, #52]	@ (8006164 <prvGetNextExpireTime+0x40>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <prvGetNextExpireTime+0x16>
 8006136:	2201      	movs	r2, #1
 8006138:	e000      	b.n	800613c <prvGetNextExpireTime+0x18>
 800613a:	2200      	movs	r2, #0
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d105      	bne.n	8006154 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006148:	4b06      	ldr	r3, [pc, #24]	@ (8006164 <prvGetNextExpireTime+0x40>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	e001      	b.n	8006158 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006154:	2300      	movs	r3, #0
 8006156:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006158:	68fb      	ldr	r3, [r7, #12]
}
 800615a:	4618      	mov	r0, r3
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	bc80      	pop	{r7}
 8006162:	4770      	bx	lr
 8006164:	20001088 	.word	0x20001088

08006168 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006170:	f7ff fa6a 	bl	8005648 <xTaskGetTickCount>
 8006174:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006176:	4b0b      	ldr	r3, [pc, #44]	@ (80061a4 <prvSampleTimeNow+0x3c>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	429a      	cmp	r2, r3
 800617e:	d205      	bcs.n	800618c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006180:	f000 f93a 	bl	80063f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	601a      	str	r2, [r3, #0]
 800618a:	e002      	b.n	8006192 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006192:	4a04      	ldr	r2, [pc, #16]	@ (80061a4 <prvSampleTimeNow+0x3c>)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006198:	68fb      	ldr	r3, [r7, #12]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	20001098 	.word	0x20001098

080061a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b086      	sub	sp, #24
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
 80061b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061b6:	2300      	movs	r3, #0
 80061b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d812      	bhi.n	80061f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	1ad2      	subs	r2, r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d302      	bcc.n	80061e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061dc:	2301      	movs	r3, #1
 80061de:	617b      	str	r3, [r7, #20]
 80061e0:	e01b      	b.n	800621a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061e2:	4b10      	ldr	r3, [pc, #64]	@ (8006224 <prvInsertTimerInActiveList+0x7c>)
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	3304      	adds	r3, #4
 80061ea:	4619      	mov	r1, r3
 80061ec:	4610      	mov	r0, r2
 80061ee:	f7fe f9c1 	bl	8004574 <vListInsert>
 80061f2:	e012      	b.n	800621a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d206      	bcs.n	800620a <prvInsertTimerInActiveList+0x62>
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	d302      	bcc.n	800620a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006204:	2301      	movs	r3, #1
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	e007      	b.n	800621a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800620a:	4b07      	ldr	r3, [pc, #28]	@ (8006228 <prvInsertTimerInActiveList+0x80>)
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	3304      	adds	r3, #4
 8006212:	4619      	mov	r1, r3
 8006214:	4610      	mov	r0, r2
 8006216:	f7fe f9ad 	bl	8004574 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800621a:	697b      	ldr	r3, [r7, #20]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3718      	adds	r7, #24
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	2000108c 	.word	0x2000108c
 8006228:	20001088 	.word	0x20001088

0800622c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b08e      	sub	sp, #56	@ 0x38
 8006230:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006232:	e0ce      	b.n	80063d2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	da19      	bge.n	800626e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800623a:	1d3b      	adds	r3, r7, #4
 800623c:	3304      	adds	r3, #4
 800623e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10b      	bne.n	800625e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	61fb      	str	r3, [r7, #28]
}
 8006258:	bf00      	nop
 800625a:	bf00      	nop
 800625c:	e7fd      	b.n	800625a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800625e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006264:	6850      	ldr	r0, [r2, #4]
 8006266:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006268:	6892      	ldr	r2, [r2, #8]
 800626a:	4611      	mov	r1, r2
 800626c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2b00      	cmp	r3, #0
 8006272:	f2c0 80ae 	blt.w	80063d2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800627a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d004      	beq.n	800628c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006284:	3304      	adds	r3, #4
 8006286:	4618      	mov	r0, r3
 8006288:	f7fe f9ac 	bl	80045e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800628c:	463b      	mov	r3, r7
 800628e:	4618      	mov	r0, r3
 8006290:	f7ff ff6a 	bl	8006168 <prvSampleTimeNow>
 8006294:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b09      	cmp	r3, #9
 800629a:	f200 8097 	bhi.w	80063cc <prvProcessReceivedCommands+0x1a0>
 800629e:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <prvProcessReceivedCommands+0x78>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	080062cd 	.word	0x080062cd
 80062a8:	080062cd 	.word	0x080062cd
 80062ac:	080062cd 	.word	0x080062cd
 80062b0:	08006343 	.word	0x08006343
 80062b4:	08006357 	.word	0x08006357
 80062b8:	080063a3 	.word	0x080063a3
 80062bc:	080062cd 	.word	0x080062cd
 80062c0:	080062cd 	.word	0x080062cd
 80062c4:	08006343 	.word	0x08006343
 80062c8:	08006357 	.word	0x08006357
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062d2:	f043 0301 	orr.w	r3, r3, #1
 80062d6:	b2da      	uxtb	r2, r3
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	18d1      	adds	r1, r2, r3
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062ec:	f7ff ff5c 	bl	80061a8 <prvInsertTimerInActiveList>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d06c      	beq.n	80063d0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062fc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006300:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006304:	f003 0304 	and.w	r3, r3, #4
 8006308:	2b00      	cmp	r3, #0
 800630a:	d061      	beq.n	80063d0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	441a      	add	r2, r3
 8006314:	2300      	movs	r3, #0
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	2300      	movs	r3, #0
 800631a:	2100      	movs	r1, #0
 800631c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800631e:	f7ff fe03 	bl	8005f28 <xTimerGenericCommand>
 8006322:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006324:	6a3b      	ldr	r3, [r7, #32]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d152      	bne.n	80063d0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800632a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632e:	f383 8811 	msr	BASEPRI, r3
 8006332:	f3bf 8f6f 	isb	sy
 8006336:	f3bf 8f4f 	dsb	sy
 800633a:	61bb      	str	r3, [r7, #24]
}
 800633c:	bf00      	nop
 800633e:	bf00      	nop
 8006340:	e7fd      	b.n	800633e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006344:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006348:	f023 0301 	bic.w	r3, r3, #1
 800634c:	b2da      	uxtb	r2, r3
 800634e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006350:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006354:	e03d      	b.n	80063d2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006358:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800635c:	f043 0301 	orr.w	r3, r3, #1
 8006360:	b2da      	uxtb	r2, r3
 8006362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006364:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10b      	bne.n	800638e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637a:	f383 8811 	msr	BASEPRI, r3
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	617b      	str	r3, [r7, #20]
}
 8006388:	bf00      	nop
 800638a:	bf00      	nop
 800638c:	e7fd      	b.n	800638a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800638e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006394:	18d1      	adds	r1, r2, r3
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800639a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800639c:	f7ff ff04 	bl	80061a8 <prvInsertTimerInActiveList>
					break;
 80063a0:	e017      	b.n	80063d2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80063a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d103      	bne.n	80063b8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80063b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063b2:	f000 fb8b 	bl	8006acc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80063b6:	e00c      	b.n	80063d2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	b2da      	uxtb	r2, r3
 80063c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80063ca:	e002      	b.n	80063d2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80063cc:	bf00      	nop
 80063ce:	e000      	b.n	80063d2 <prvProcessReceivedCommands+0x1a6>
					break;
 80063d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063d2:	4b08      	ldr	r3, [pc, #32]	@ (80063f4 <prvProcessReceivedCommands+0x1c8>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	1d39      	adds	r1, r7, #4
 80063d8:	2200      	movs	r2, #0
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fe fbd6 	bl	8004b8c <xQueueReceive>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f47f af26 	bne.w	8006234 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80063e8:	bf00      	nop
 80063ea:	bf00      	nop
 80063ec:	3730      	adds	r7, #48	@ 0x30
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	20001090 	.word	0x20001090

080063f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063fe:	e049      	b.n	8006494 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006400:	4b2e      	ldr	r3, [pc, #184]	@ (80064bc <prvSwitchTimerLists+0xc4>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800640a:	4b2c      	ldr	r3, [pc, #176]	@ (80064bc <prvSwitchTimerLists+0xc4>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	3304      	adds	r3, #4
 8006418:	4618      	mov	r0, r3
 800641a:	f7fe f8e3 	bl	80045e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b00      	cmp	r3, #0
 8006432:	d02f      	beq.n	8006494 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	4413      	add	r3, r2
 800643c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	429a      	cmp	r2, r3
 8006444:	d90e      	bls.n	8006464 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006452:	4b1a      	ldr	r3, [pc, #104]	@ (80064bc <prvSwitchTimerLists+0xc4>)
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	3304      	adds	r3, #4
 800645a:	4619      	mov	r1, r3
 800645c:	4610      	mov	r0, r2
 800645e:	f7fe f889 	bl	8004574 <vListInsert>
 8006462:	e017      	b.n	8006494 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006464:	2300      	movs	r3, #0
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	2300      	movs	r3, #0
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	2100      	movs	r1, #0
 800646e:	68f8      	ldr	r0, [r7, #12]
 8006470:	f7ff fd5a 	bl	8005f28 <xTimerGenericCommand>
 8006474:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10b      	bne.n	8006494 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800647c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	603b      	str	r3, [r7, #0]
}
 800648e:	bf00      	nop
 8006490:	bf00      	nop
 8006492:	e7fd      	b.n	8006490 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006494:	4b09      	ldr	r3, [pc, #36]	@ (80064bc <prvSwitchTimerLists+0xc4>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1b0      	bne.n	8006400 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800649e:	4b07      	ldr	r3, [pc, #28]	@ (80064bc <prvSwitchTimerLists+0xc4>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80064a4:	4b06      	ldr	r3, [pc, #24]	@ (80064c0 <prvSwitchTimerLists+0xc8>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a04      	ldr	r2, [pc, #16]	@ (80064bc <prvSwitchTimerLists+0xc4>)
 80064aa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80064ac:	4a04      	ldr	r2, [pc, #16]	@ (80064c0 <prvSwitchTimerLists+0xc8>)
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	6013      	str	r3, [r2, #0]
}
 80064b2:	bf00      	nop
 80064b4:	3718      	adds	r7, #24
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20001088 	.word	0x20001088
 80064c0:	2000108c 	.word	0x2000108c

080064c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80064ca:	f000 f92f 	bl	800672c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80064ce:	4b15      	ldr	r3, [pc, #84]	@ (8006524 <prvCheckForValidListAndQueue+0x60>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d120      	bne.n	8006518 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80064d6:	4814      	ldr	r0, [pc, #80]	@ (8006528 <prvCheckForValidListAndQueue+0x64>)
 80064d8:	f7fd fffe 	bl	80044d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80064dc:	4813      	ldr	r0, [pc, #76]	@ (800652c <prvCheckForValidListAndQueue+0x68>)
 80064de:	f7fd fffb 	bl	80044d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80064e2:	4b13      	ldr	r3, [pc, #76]	@ (8006530 <prvCheckForValidListAndQueue+0x6c>)
 80064e4:	4a10      	ldr	r2, [pc, #64]	@ (8006528 <prvCheckForValidListAndQueue+0x64>)
 80064e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80064e8:	4b12      	ldr	r3, [pc, #72]	@ (8006534 <prvCheckForValidListAndQueue+0x70>)
 80064ea:	4a10      	ldr	r2, [pc, #64]	@ (800652c <prvCheckForValidListAndQueue+0x68>)
 80064ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80064ee:	2300      	movs	r3, #0
 80064f0:	9300      	str	r3, [sp, #0]
 80064f2:	4b11      	ldr	r3, [pc, #68]	@ (8006538 <prvCheckForValidListAndQueue+0x74>)
 80064f4:	4a11      	ldr	r2, [pc, #68]	@ (800653c <prvCheckForValidListAndQueue+0x78>)
 80064f6:	2110      	movs	r1, #16
 80064f8:	200a      	movs	r0, #10
 80064fa:	f7fe f907 	bl	800470c <xQueueGenericCreateStatic>
 80064fe:	4603      	mov	r3, r0
 8006500:	4a08      	ldr	r2, [pc, #32]	@ (8006524 <prvCheckForValidListAndQueue+0x60>)
 8006502:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006504:	4b07      	ldr	r3, [pc, #28]	@ (8006524 <prvCheckForValidListAndQueue+0x60>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d005      	beq.n	8006518 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800650c:	4b05      	ldr	r3, [pc, #20]	@ (8006524 <prvCheckForValidListAndQueue+0x60>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	490b      	ldr	r1, [pc, #44]	@ (8006540 <prvCheckForValidListAndQueue+0x7c>)
 8006512:	4618      	mov	r0, r3
 8006514:	f7fe fd2c 	bl	8004f70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006518:	f000 f938 	bl	800678c <vPortExitCritical>
}
 800651c:	bf00      	nop
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	20001090 	.word	0x20001090
 8006528:	20001060 	.word	0x20001060
 800652c:	20001074 	.word	0x20001074
 8006530:	20001088 	.word	0x20001088
 8006534:	2000108c 	.word	0x2000108c
 8006538:	2000113c 	.word	0x2000113c
 800653c:	2000109c 	.word	0x2000109c
 8006540:	08007c5c 	.word	0x08007c5c

08006544 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	3b04      	subs	r3, #4
 8006554:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800655c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	3b04      	subs	r3, #4
 8006562:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f023 0201 	bic.w	r2, r3, #1
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	3b04      	subs	r3, #4
 8006572:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006574:	4a08      	ldr	r2, [pc, #32]	@ (8006598 <pxPortInitialiseStack+0x54>)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	3b14      	subs	r3, #20
 800657e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	3b20      	subs	r3, #32
 800658a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800658c:	68fb      	ldr	r3, [r7, #12]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr
 8006598:	0800659d 	.word	0x0800659d

0800659c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800659c:	b480      	push	{r7}
 800659e:	b085      	sub	sp, #20
 80065a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80065a2:	2300      	movs	r3, #0
 80065a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065a6:	4b12      	ldr	r3, [pc, #72]	@ (80065f0 <prvTaskExitError+0x54>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ae:	d00b      	beq.n	80065c8 <prvTaskExitError+0x2c>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	60fb      	str	r3, [r7, #12]
}
 80065c2:	bf00      	nop
 80065c4:	bf00      	nop
 80065c6:	e7fd      	b.n	80065c4 <prvTaskExitError+0x28>
	__asm volatile
 80065c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065cc:	f383 8811 	msr	BASEPRI, r3
 80065d0:	f3bf 8f6f 	isb	sy
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	60bb      	str	r3, [r7, #8]
}
 80065da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80065dc:	bf00      	nop
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d0fc      	beq.n	80065de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	3714      	adds	r7, #20
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bc80      	pop	{r7}
 80065ee:	4770      	bx	lr
 80065f0:	2000000c 	.word	0x2000000c
	...

08006600 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006600:	4b07      	ldr	r3, [pc, #28]	@ (8006620 <pxCurrentTCBConst2>)
 8006602:	6819      	ldr	r1, [r3, #0]
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800660a:	f380 8809 	msr	PSP, r0
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f04f 0000 	mov.w	r0, #0
 8006616:	f380 8811 	msr	BASEPRI, r0
 800661a:	f04e 0e0d 	orr.w	lr, lr, #13
 800661e:	4770      	bx	lr

08006620 <pxCurrentTCBConst2>:
 8006620:	20000b60 	.word	0x20000b60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop

08006628 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006628:	4806      	ldr	r0, [pc, #24]	@ (8006644 <prvPortStartFirstTask+0x1c>)
 800662a:	6800      	ldr	r0, [r0, #0]
 800662c:	6800      	ldr	r0, [r0, #0]
 800662e:	f380 8808 	msr	MSP, r0
 8006632:	b662      	cpsie	i
 8006634:	b661      	cpsie	f
 8006636:	f3bf 8f4f 	dsb	sy
 800663a:	f3bf 8f6f 	isb	sy
 800663e:	df00      	svc	0
 8006640:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006642:	bf00      	nop
 8006644:	e000ed08 	.word	0xe000ed08

08006648 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800664e:	4b32      	ldr	r3, [pc, #200]	@ (8006718 <xPortStartScheduler+0xd0>)
 8006650:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	b2db      	uxtb	r3, r3
 8006658:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	22ff      	movs	r2, #255	@ 0xff
 800665e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	b2db      	uxtb	r3, r3
 8006666:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006668:	78fb      	ldrb	r3, [r7, #3]
 800666a:	b2db      	uxtb	r3, r3
 800666c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006670:	b2da      	uxtb	r2, r3
 8006672:	4b2a      	ldr	r3, [pc, #168]	@ (800671c <xPortStartScheduler+0xd4>)
 8006674:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006676:	4b2a      	ldr	r3, [pc, #168]	@ (8006720 <xPortStartScheduler+0xd8>)
 8006678:	2207      	movs	r2, #7
 800667a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800667c:	e009      	b.n	8006692 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800667e:	4b28      	ldr	r3, [pc, #160]	@ (8006720 <xPortStartScheduler+0xd8>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	3b01      	subs	r3, #1
 8006684:	4a26      	ldr	r2, [pc, #152]	@ (8006720 <xPortStartScheduler+0xd8>)
 8006686:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006688:	78fb      	ldrb	r3, [r7, #3]
 800668a:	b2db      	uxtb	r3, r3
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	b2db      	uxtb	r3, r3
 8006690:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006692:	78fb      	ldrb	r3, [r7, #3]
 8006694:	b2db      	uxtb	r3, r3
 8006696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669a:	2b80      	cmp	r3, #128	@ 0x80
 800669c:	d0ef      	beq.n	800667e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800669e:	4b20      	ldr	r3, [pc, #128]	@ (8006720 <xPortStartScheduler+0xd8>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f1c3 0307 	rsb	r3, r3, #7
 80066a6:	2b04      	cmp	r3, #4
 80066a8:	d00b      	beq.n	80066c2 <xPortStartScheduler+0x7a>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	60bb      	str	r3, [r7, #8]
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	e7fd      	b.n	80066be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066c2:	4b17      	ldr	r3, [pc, #92]	@ (8006720 <xPortStartScheduler+0xd8>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	021b      	lsls	r3, r3, #8
 80066c8:	4a15      	ldr	r2, [pc, #84]	@ (8006720 <xPortStartScheduler+0xd8>)
 80066ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066cc:	4b14      	ldr	r3, [pc, #80]	@ (8006720 <xPortStartScheduler+0xd8>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80066d4:	4a12      	ldr	r2, [pc, #72]	@ (8006720 <xPortStartScheduler+0xd8>)
 80066d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	b2da      	uxtb	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066e0:	4b10      	ldr	r3, [pc, #64]	@ (8006724 <xPortStartScheduler+0xdc>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a0f      	ldr	r2, [pc, #60]	@ (8006724 <xPortStartScheduler+0xdc>)
 80066e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80066ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <xPortStartScheduler+0xdc>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a0c      	ldr	r2, [pc, #48]	@ (8006724 <xPortStartScheduler+0xdc>)
 80066f2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80066f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066f8:	f000 f8b8 	bl	800686c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006728 <xPortStartScheduler+0xe0>)
 80066fe:	2200      	movs	r2, #0
 8006700:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006702:	f7ff ff91 	bl	8006628 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006706:	f7ff f867 	bl	80057d8 <vTaskSwitchContext>
	prvTaskExitError();
 800670a:	f7ff ff47 	bl	800659c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	e000e400 	.word	0xe000e400
 800671c:	2000118c 	.word	0x2000118c
 8006720:	20001190 	.word	0x20001190
 8006724:	e000ed20 	.word	0xe000ed20
 8006728:	2000000c 	.word	0x2000000c

0800672c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	607b      	str	r3, [r7, #4]
}
 8006744:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006746:	4b0f      	ldr	r3, [pc, #60]	@ (8006784 <vPortEnterCritical+0x58>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3301      	adds	r3, #1
 800674c:	4a0d      	ldr	r2, [pc, #52]	@ (8006784 <vPortEnterCritical+0x58>)
 800674e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006750:	4b0c      	ldr	r3, [pc, #48]	@ (8006784 <vPortEnterCritical+0x58>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d110      	bne.n	800677a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006758:	4b0b      	ldr	r3, [pc, #44]	@ (8006788 <vPortEnterCritical+0x5c>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00b      	beq.n	800677a <vPortEnterCritical+0x4e>
	__asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	603b      	str	r3, [r7, #0]
}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	e7fd      	b.n	8006776 <vPortEnterCritical+0x4a>
	}
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	bc80      	pop	{r7}
 8006782:	4770      	bx	lr
 8006784:	2000000c 	.word	0x2000000c
 8006788:	e000ed04 	.word	0xe000ed04

0800678c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006792:	4b12      	ldr	r3, [pc, #72]	@ (80067dc <vPortExitCritical+0x50>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10b      	bne.n	80067b2 <vPortExitCritical+0x26>
	__asm volatile
 800679a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679e:	f383 8811 	msr	BASEPRI, r3
 80067a2:	f3bf 8f6f 	isb	sy
 80067a6:	f3bf 8f4f 	dsb	sy
 80067aa:	607b      	str	r3, [r7, #4]
}
 80067ac:	bf00      	nop
 80067ae:	bf00      	nop
 80067b0:	e7fd      	b.n	80067ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067b2:	4b0a      	ldr	r3, [pc, #40]	@ (80067dc <vPortExitCritical+0x50>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	3b01      	subs	r3, #1
 80067b8:	4a08      	ldr	r2, [pc, #32]	@ (80067dc <vPortExitCritical+0x50>)
 80067ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067bc:	4b07      	ldr	r3, [pc, #28]	@ (80067dc <vPortExitCritical+0x50>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d105      	bne.n	80067d0 <vPortExitCritical+0x44>
 80067c4:	2300      	movs	r3, #0
 80067c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	f383 8811 	msr	BASEPRI, r3
}
 80067ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bc80      	pop	{r7}
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	2000000c 	.word	0x2000000c

080067e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067e0:	f3ef 8009 	mrs	r0, PSP
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006820 <pxCurrentTCBConst>)
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80067f0:	6010      	str	r0, [r2, #0]
 80067f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80067f6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80067fa:	f380 8811 	msr	BASEPRI, r0
 80067fe:	f7fe ffeb 	bl	80057d8 <vTaskSwitchContext>
 8006802:	f04f 0000 	mov.w	r0, #0
 8006806:	f380 8811 	msr	BASEPRI, r0
 800680a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800680e:	6819      	ldr	r1, [r3, #0]
 8006810:	6808      	ldr	r0, [r1, #0]
 8006812:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006816:	f380 8809 	msr	PSP, r0
 800681a:	f3bf 8f6f 	isb	sy
 800681e:	4770      	bx	lr

08006820 <pxCurrentTCBConst>:
 8006820:	20000b60 	.word	0x20000b60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006824:	bf00      	nop
 8006826:	bf00      	nop

08006828 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
	__asm volatile
 800682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	607b      	str	r3, [r7, #4]
}
 8006840:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006842:	f7fe ff0f 	bl	8005664 <xTaskIncrementTick>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d003      	beq.n	8006854 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800684c:	4b06      	ldr	r3, [pc, #24]	@ (8006868 <xPortSysTickHandler+0x40>)
 800684e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006852:	601a      	str	r2, [r3, #0]
 8006854:	2300      	movs	r3, #0
 8006856:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	f383 8811 	msr	BASEPRI, r3
}
 800685e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006860:	bf00      	nop
 8006862:	3708      	adds	r7, #8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	e000ed04 	.word	0xe000ed04

0800686c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800686c:	b480      	push	{r7}
 800686e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006870:	4b0a      	ldr	r3, [pc, #40]	@ (800689c <vPortSetupTimerInterrupt+0x30>)
 8006872:	2200      	movs	r2, #0
 8006874:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006876:	4b0a      	ldr	r3, [pc, #40]	@ (80068a0 <vPortSetupTimerInterrupt+0x34>)
 8006878:	2200      	movs	r2, #0
 800687a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800687c:	4b09      	ldr	r3, [pc, #36]	@ (80068a4 <vPortSetupTimerInterrupt+0x38>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a09      	ldr	r2, [pc, #36]	@ (80068a8 <vPortSetupTimerInterrupt+0x3c>)
 8006882:	fba2 2303 	umull	r2, r3, r2, r3
 8006886:	099b      	lsrs	r3, r3, #6
 8006888:	4a08      	ldr	r2, [pc, #32]	@ (80068ac <vPortSetupTimerInterrupt+0x40>)
 800688a:	3b01      	subs	r3, #1
 800688c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800688e:	4b03      	ldr	r3, [pc, #12]	@ (800689c <vPortSetupTimerInterrupt+0x30>)
 8006890:	2207      	movs	r2, #7
 8006892:	601a      	str	r2, [r3, #0]
}
 8006894:	bf00      	nop
 8006896:	46bd      	mov	sp, r7
 8006898:	bc80      	pop	{r7}
 800689a:	4770      	bx	lr
 800689c:	e000e010 	.word	0xe000e010
 80068a0:	e000e018 	.word	0xe000e018
 80068a4:	20000000 	.word	0x20000000
 80068a8:	10624dd3 	.word	0x10624dd3
 80068ac:	e000e014 	.word	0xe000e014

080068b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80068b6:	f3ef 8305 	mrs	r3, IPSR
 80068ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2b0f      	cmp	r3, #15
 80068c0:	d915      	bls.n	80068ee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80068c2:	4a17      	ldr	r2, [pc, #92]	@ (8006920 <vPortValidateInterruptPriority+0x70>)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4413      	add	r3, r2
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80068cc:	4b15      	ldr	r3, [pc, #84]	@ (8006924 <vPortValidateInterruptPriority+0x74>)
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	7afa      	ldrb	r2, [r7, #11]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d20b      	bcs.n	80068ee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80068d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068da:	f383 8811 	msr	BASEPRI, r3
 80068de:	f3bf 8f6f 	isb	sy
 80068e2:	f3bf 8f4f 	dsb	sy
 80068e6:	607b      	str	r3, [r7, #4]
}
 80068e8:	bf00      	nop
 80068ea:	bf00      	nop
 80068ec:	e7fd      	b.n	80068ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80068ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006928 <vPortValidateInterruptPriority+0x78>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80068f6:	4b0d      	ldr	r3, [pc, #52]	@ (800692c <vPortValidateInterruptPriority+0x7c>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d90b      	bls.n	8006916 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	603b      	str	r3, [r7, #0]
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <vPortValidateInterruptPriority+0x62>
	}
 8006916:	bf00      	nop
 8006918:	3714      	adds	r7, #20
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr
 8006920:	e000e3f0 	.word	0xe000e3f0
 8006924:	2000118c 	.word	0x2000118c
 8006928:	e000ed0c 	.word	0xe000ed0c
 800692c:	20001190 	.word	0x20001190

08006930 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08a      	sub	sp, #40	@ 0x28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006938:	2300      	movs	r3, #0
 800693a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800693c:	f7fe fdd8 	bl	80054f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006940:	4b5c      	ldr	r3, [pc, #368]	@ (8006ab4 <pvPortMalloc+0x184>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d101      	bne.n	800694c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006948:	f000 f924 	bl	8006b94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800694c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ab8 <pvPortMalloc+0x188>)
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4013      	ands	r3, r2
 8006954:	2b00      	cmp	r3, #0
 8006956:	f040 8095 	bne.w	8006a84 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d01e      	beq.n	800699e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006960:	2208      	movs	r2, #8
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4413      	add	r3, r2
 8006966:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f003 0307 	and.w	r3, r3, #7
 800696e:	2b00      	cmp	r3, #0
 8006970:	d015      	beq.n	800699e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	f023 0307 	bic.w	r3, r3, #7
 8006978:	3308      	adds	r3, #8
 800697a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f003 0307 	and.w	r3, r3, #7
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00b      	beq.n	800699e <pvPortMalloc+0x6e>
	__asm volatile
 8006986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800698a:	f383 8811 	msr	BASEPRI, r3
 800698e:	f3bf 8f6f 	isb	sy
 8006992:	f3bf 8f4f 	dsb	sy
 8006996:	617b      	str	r3, [r7, #20]
}
 8006998:	bf00      	nop
 800699a:	bf00      	nop
 800699c:	e7fd      	b.n	800699a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d06f      	beq.n	8006a84 <pvPortMalloc+0x154>
 80069a4:	4b45      	ldr	r3, [pc, #276]	@ (8006abc <pvPortMalloc+0x18c>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d86a      	bhi.n	8006a84 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069ae:	4b44      	ldr	r3, [pc, #272]	@ (8006ac0 <pvPortMalloc+0x190>)
 80069b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069b2:	4b43      	ldr	r3, [pc, #268]	@ (8006ac0 <pvPortMalloc+0x190>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069b8:	e004      	b.n	80069c4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80069ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d903      	bls.n	80069d6 <pvPortMalloc+0xa6>
 80069ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1f1      	bne.n	80069ba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80069d6:	4b37      	ldr	r3, [pc, #220]	@ (8006ab4 <pvPortMalloc+0x184>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069dc:	429a      	cmp	r2, r3
 80069de:	d051      	beq.n	8006a84 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2208      	movs	r2, #8
 80069e6:	4413      	add	r3, r2
 80069e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80069ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	6a3b      	ldr	r3, [r7, #32]
 80069f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80069f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	1ad2      	subs	r2, r2, r3
 80069fa:	2308      	movs	r3, #8
 80069fc:	005b      	lsls	r3, r3, #1
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d920      	bls.n	8006a44 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4413      	add	r3, r2
 8006a08:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00b      	beq.n	8006a2c <pvPortMalloc+0xfc>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	613b      	str	r3, [r7, #16]
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	1ad2      	subs	r2, r2, r3
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a3e:	69b8      	ldr	r0, [r7, #24]
 8006a40:	f000 f90a 	bl	8006c58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a44:	4b1d      	ldr	r3, [pc, #116]	@ (8006abc <pvPortMalloc+0x18c>)
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8006abc <pvPortMalloc+0x18c>)
 8006a50:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a52:	4b1a      	ldr	r3, [pc, #104]	@ (8006abc <pvPortMalloc+0x18c>)
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	4b1b      	ldr	r3, [pc, #108]	@ (8006ac4 <pvPortMalloc+0x194>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d203      	bcs.n	8006a66 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a5e:	4b17      	ldr	r3, [pc, #92]	@ (8006abc <pvPortMalloc+0x18c>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a18      	ldr	r2, [pc, #96]	@ (8006ac4 <pvPortMalloc+0x194>)
 8006a64:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	4b13      	ldr	r3, [pc, #76]	@ (8006ab8 <pvPortMalloc+0x188>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	431a      	orrs	r2, r3
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a76:	2200      	movs	r2, #0
 8006a78:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a7a:	4b13      	ldr	r3, [pc, #76]	@ (8006ac8 <pvPortMalloc+0x198>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	4a11      	ldr	r2, [pc, #68]	@ (8006ac8 <pvPortMalloc+0x198>)
 8006a82:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a84:	f7fe fd42 	bl	800550c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	f003 0307 	and.w	r3, r3, #7
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00b      	beq.n	8006aaa <pvPortMalloc+0x17a>
	__asm volatile
 8006a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	60fb      	str	r3, [r7, #12]
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop
 8006aa8:	e7fd      	b.n	8006aa6 <pvPortMalloc+0x176>
	return pvReturn;
 8006aaa:	69fb      	ldr	r3, [r7, #28]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3728      	adds	r7, #40	@ 0x28
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	20001d9c 	.word	0x20001d9c
 8006ab8:	20001db0 	.word	0x20001db0
 8006abc:	20001da0 	.word	0x20001da0
 8006ac0:	20001d94 	.word	0x20001d94
 8006ac4:	20001da4 	.word	0x20001da4
 8006ac8:	20001da8 	.word	0x20001da8

08006acc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d04f      	beq.n	8006b7e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ade:	2308      	movs	r3, #8
 8006ae0:	425b      	negs	r3, r3
 8006ae2:	697a      	ldr	r2, [r7, #20]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	4b25      	ldr	r3, [pc, #148]	@ (8006b88 <vPortFree+0xbc>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4013      	ands	r3, r2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10b      	bne.n	8006b12 <vPortFree+0x46>
	__asm volatile
 8006afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afe:	f383 8811 	msr	BASEPRI, r3
 8006b02:	f3bf 8f6f 	isb	sy
 8006b06:	f3bf 8f4f 	dsb	sy
 8006b0a:	60fb      	str	r3, [r7, #12]
}
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	e7fd      	b.n	8006b0e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00b      	beq.n	8006b32 <vPortFree+0x66>
	__asm volatile
 8006b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b1e:	f383 8811 	msr	BASEPRI, r3
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	60bb      	str	r3, [r7, #8]
}
 8006b2c:	bf00      	nop
 8006b2e:	bf00      	nop
 8006b30:	e7fd      	b.n	8006b2e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	4b14      	ldr	r3, [pc, #80]	@ (8006b88 <vPortFree+0xbc>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d01e      	beq.n	8006b7e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d11a      	bne.n	8006b7e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8006b88 <vPortFree+0xbc>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	43db      	mvns	r3, r3
 8006b52:	401a      	ands	r2, r3
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b58:	f7fe fcca 	bl	80054f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	4b0a      	ldr	r3, [pc, #40]	@ (8006b8c <vPortFree+0xc0>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4413      	add	r3, r2
 8006b66:	4a09      	ldr	r2, [pc, #36]	@ (8006b8c <vPortFree+0xc0>)
 8006b68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b6a:	6938      	ldr	r0, [r7, #16]
 8006b6c:	f000 f874 	bl	8006c58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b70:	4b07      	ldr	r3, [pc, #28]	@ (8006b90 <vPortFree+0xc4>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	3301      	adds	r3, #1
 8006b76:	4a06      	ldr	r2, [pc, #24]	@ (8006b90 <vPortFree+0xc4>)
 8006b78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b7a:	f7fe fcc7 	bl	800550c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b7e:	bf00      	nop
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	20001db0 	.word	0x20001db0
 8006b8c:	20001da0 	.word	0x20001da0
 8006b90:	20001dac 	.word	0x20001dac

08006b94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b9a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006b9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ba0:	4b27      	ldr	r3, [pc, #156]	@ (8006c40 <prvHeapInit+0xac>)
 8006ba2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f003 0307 	and.w	r3, r3, #7
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00c      	beq.n	8006bc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	3307      	adds	r3, #7
 8006bb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f023 0307 	bic.w	r3, r3, #7
 8006bba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	4a1f      	ldr	r2, [pc, #124]	@ (8006c40 <prvHeapInit+0xac>)
 8006bc4:	4413      	add	r3, r2
 8006bc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8006c44 <prvHeapInit+0xb0>)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8006c44 <prvHeapInit+0xb0>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	4413      	add	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006be0:	2208      	movs	r2, #8
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1a9b      	subs	r3, r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0307 	bic.w	r3, r3, #7
 8006bee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4a15      	ldr	r2, [pc, #84]	@ (8006c48 <prvHeapInit+0xb4>)
 8006bf4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006bf6:	4b14      	ldr	r3, [pc, #80]	@ (8006c48 <prvHeapInit+0xb4>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006bfe:	4b12      	ldr	r3, [pc, #72]	@ (8006c48 <prvHeapInit+0xb4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	1ad2      	subs	r2, r2, r3
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c14:	4b0c      	ldr	r3, [pc, #48]	@ (8006c48 <prvHeapInit+0xb4>)
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	4a0a      	ldr	r2, [pc, #40]	@ (8006c4c <prvHeapInit+0xb8>)
 8006c22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	4a09      	ldr	r2, [pc, #36]	@ (8006c50 <prvHeapInit+0xbc>)
 8006c2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c2c:	4b09      	ldr	r3, [pc, #36]	@ (8006c54 <prvHeapInit+0xc0>)
 8006c2e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006c32:	601a      	str	r2, [r3, #0]
}
 8006c34:	bf00      	nop
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bc80      	pop	{r7}
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	20001194 	.word	0x20001194
 8006c44:	20001d94 	.word	0x20001d94
 8006c48:	20001d9c 	.word	0x20001d9c
 8006c4c:	20001da4 	.word	0x20001da4
 8006c50:	20001da0 	.word	0x20001da0
 8006c54:	20001db0 	.word	0x20001db0

08006c58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c60:	4b27      	ldr	r3, [pc, #156]	@ (8006d00 <prvInsertBlockIntoFreeList+0xa8>)
 8006c62:	60fb      	str	r3, [r7, #12]
 8006c64:	e002      	b.n	8006c6c <prvInsertBlockIntoFreeList+0x14>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	60fb      	str	r3, [r7, #12]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d8f7      	bhi.n	8006c66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	4413      	add	r3, r2
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d108      	bne.n	8006c9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	441a      	add	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	441a      	add	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d118      	bne.n	8006ce0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	4b14      	ldr	r3, [pc, #80]	@ (8006d04 <prvInsertBlockIntoFreeList+0xac>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d00d      	beq.n	8006cd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	441a      	add	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	e008      	b.n	8006ce8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8006d04 <prvInsertBlockIntoFreeList+0xac>)
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	e003      	b.n	8006ce8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d002      	beq.n	8006cf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cf6:	bf00      	nop
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr
 8006d00:	20001d94 	.word	0x20001d94
 8006d04:	20001d9c 	.word	0x20001d9c

08006d08 <siprintf>:
 8006d08:	b40e      	push	{r1, r2, r3}
 8006d0a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d0e:	b510      	push	{r4, lr}
 8006d10:	2400      	movs	r4, #0
 8006d12:	b09d      	sub	sp, #116	@ 0x74
 8006d14:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d16:	9002      	str	r0, [sp, #8]
 8006d18:	9006      	str	r0, [sp, #24]
 8006d1a:	9107      	str	r1, [sp, #28]
 8006d1c:	9104      	str	r1, [sp, #16]
 8006d1e:	4809      	ldr	r0, [pc, #36]	@ (8006d44 <siprintf+0x3c>)
 8006d20:	4909      	ldr	r1, [pc, #36]	@ (8006d48 <siprintf+0x40>)
 8006d22:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d26:	9105      	str	r1, [sp, #20]
 8006d28:	6800      	ldr	r0, [r0, #0]
 8006d2a:	a902      	add	r1, sp, #8
 8006d2c:	9301      	str	r3, [sp, #4]
 8006d2e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d30:	f000 fa24 	bl	800717c <_svfiprintf_r>
 8006d34:	9b02      	ldr	r3, [sp, #8]
 8006d36:	701c      	strb	r4, [r3, #0]
 8006d38:	b01d      	add	sp, #116	@ 0x74
 8006d3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d3e:	b003      	add	sp, #12
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop
 8006d44:	20000010 	.word	0x20000010
 8006d48:	ffff0208 	.word	0xffff0208

08006d4c <memset>:
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	4402      	add	r2, r0
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d100      	bne.n	8006d56 <memset+0xa>
 8006d54:	4770      	bx	lr
 8006d56:	f803 1b01 	strb.w	r1, [r3], #1
 8006d5a:	e7f9      	b.n	8006d50 <memset+0x4>

08006d5c <strncmp>:
 8006d5c:	b510      	push	{r4, lr}
 8006d5e:	b16a      	cbz	r2, 8006d7c <strncmp+0x20>
 8006d60:	3901      	subs	r1, #1
 8006d62:	1884      	adds	r4, r0, r2
 8006d64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d68:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d103      	bne.n	8006d78 <strncmp+0x1c>
 8006d70:	42a0      	cmp	r0, r4
 8006d72:	d001      	beq.n	8006d78 <strncmp+0x1c>
 8006d74:	2a00      	cmp	r2, #0
 8006d76:	d1f5      	bne.n	8006d64 <strncmp+0x8>
 8006d78:	1ad0      	subs	r0, r2, r3
 8006d7a:	bd10      	pop	{r4, pc}
 8006d7c:	4610      	mov	r0, r2
 8006d7e:	e7fc      	b.n	8006d7a <strncmp+0x1e>

08006d80 <strncpy>:
 8006d80:	4603      	mov	r3, r0
 8006d82:	b510      	push	{r4, lr}
 8006d84:	3901      	subs	r1, #1
 8006d86:	b132      	cbz	r2, 8006d96 <strncpy+0x16>
 8006d88:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006d8c:	3a01      	subs	r2, #1
 8006d8e:	f803 4b01 	strb.w	r4, [r3], #1
 8006d92:	2c00      	cmp	r4, #0
 8006d94:	d1f7      	bne.n	8006d86 <strncpy+0x6>
 8006d96:	2100      	movs	r1, #0
 8006d98:	441a      	add	r2, r3
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d100      	bne.n	8006da0 <strncpy+0x20>
 8006d9e:	bd10      	pop	{r4, pc}
 8006da0:	f803 1b01 	strb.w	r1, [r3], #1
 8006da4:	e7f9      	b.n	8006d9a <strncpy+0x1a>
	...

08006da8 <_reclaim_reent>:
 8006da8:	4b2d      	ldr	r3, [pc, #180]	@ (8006e60 <_reclaim_reent+0xb8>)
 8006daa:	b570      	push	{r4, r5, r6, lr}
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4604      	mov	r4, r0
 8006db0:	4283      	cmp	r3, r0
 8006db2:	d053      	beq.n	8006e5c <_reclaim_reent+0xb4>
 8006db4:	69c3      	ldr	r3, [r0, #28]
 8006db6:	b31b      	cbz	r3, 8006e00 <_reclaim_reent+0x58>
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	b163      	cbz	r3, 8006dd6 <_reclaim_reent+0x2e>
 8006dbc:	2500      	movs	r5, #0
 8006dbe:	69e3      	ldr	r3, [r4, #28]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	5959      	ldr	r1, [r3, r5]
 8006dc4:	b9b1      	cbnz	r1, 8006df4 <_reclaim_reent+0x4c>
 8006dc6:	3504      	adds	r5, #4
 8006dc8:	2d80      	cmp	r5, #128	@ 0x80
 8006dca:	d1f8      	bne.n	8006dbe <_reclaim_reent+0x16>
 8006dcc:	69e3      	ldr	r3, [r4, #28]
 8006dce:	4620      	mov	r0, r4
 8006dd0:	68d9      	ldr	r1, [r3, #12]
 8006dd2:	f000 f881 	bl	8006ed8 <_free_r>
 8006dd6:	69e3      	ldr	r3, [r4, #28]
 8006dd8:	6819      	ldr	r1, [r3, #0]
 8006dda:	b111      	cbz	r1, 8006de2 <_reclaim_reent+0x3a>
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f000 f87b 	bl	8006ed8 <_free_r>
 8006de2:	69e3      	ldr	r3, [r4, #28]
 8006de4:	689d      	ldr	r5, [r3, #8]
 8006de6:	b15d      	cbz	r5, 8006e00 <_reclaim_reent+0x58>
 8006de8:	4629      	mov	r1, r5
 8006dea:	4620      	mov	r0, r4
 8006dec:	682d      	ldr	r5, [r5, #0]
 8006dee:	f000 f873 	bl	8006ed8 <_free_r>
 8006df2:	e7f8      	b.n	8006de6 <_reclaim_reent+0x3e>
 8006df4:	680e      	ldr	r6, [r1, #0]
 8006df6:	4620      	mov	r0, r4
 8006df8:	f000 f86e 	bl	8006ed8 <_free_r>
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	e7e1      	b.n	8006dc4 <_reclaim_reent+0x1c>
 8006e00:	6961      	ldr	r1, [r4, #20]
 8006e02:	b111      	cbz	r1, 8006e0a <_reclaim_reent+0x62>
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 f867 	bl	8006ed8 <_free_r>
 8006e0a:	69e1      	ldr	r1, [r4, #28]
 8006e0c:	b111      	cbz	r1, 8006e14 <_reclaim_reent+0x6c>
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f000 f862 	bl	8006ed8 <_free_r>
 8006e14:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006e16:	b111      	cbz	r1, 8006e1e <_reclaim_reent+0x76>
 8006e18:	4620      	mov	r0, r4
 8006e1a:	f000 f85d 	bl	8006ed8 <_free_r>
 8006e1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e20:	b111      	cbz	r1, 8006e28 <_reclaim_reent+0x80>
 8006e22:	4620      	mov	r0, r4
 8006e24:	f000 f858 	bl	8006ed8 <_free_r>
 8006e28:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006e2a:	b111      	cbz	r1, 8006e32 <_reclaim_reent+0x8a>
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f000 f853 	bl	8006ed8 <_free_r>
 8006e32:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006e34:	b111      	cbz	r1, 8006e3c <_reclaim_reent+0x94>
 8006e36:	4620      	mov	r0, r4
 8006e38:	f000 f84e 	bl	8006ed8 <_free_r>
 8006e3c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006e3e:	b111      	cbz	r1, 8006e46 <_reclaim_reent+0x9e>
 8006e40:	4620      	mov	r0, r4
 8006e42:	f000 f849 	bl	8006ed8 <_free_r>
 8006e46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006e48:	b111      	cbz	r1, 8006e50 <_reclaim_reent+0xa8>
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 f844 	bl	8006ed8 <_free_r>
 8006e50:	6a23      	ldr	r3, [r4, #32]
 8006e52:	b11b      	cbz	r3, 8006e5c <_reclaim_reent+0xb4>
 8006e54:	4620      	mov	r0, r4
 8006e56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e5a:	4718      	bx	r3
 8006e5c:	bd70      	pop	{r4, r5, r6, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000010 	.word	0x20000010

08006e64 <__errno>:
 8006e64:	4b01      	ldr	r3, [pc, #4]	@ (8006e6c <__errno+0x8>)
 8006e66:	6818      	ldr	r0, [r3, #0]
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	20000010 	.word	0x20000010

08006e70 <__libc_init_array>:
 8006e70:	b570      	push	{r4, r5, r6, lr}
 8006e72:	2600      	movs	r6, #0
 8006e74:	4d0c      	ldr	r5, [pc, #48]	@ (8006ea8 <__libc_init_array+0x38>)
 8006e76:	4c0d      	ldr	r4, [pc, #52]	@ (8006eac <__libc_init_array+0x3c>)
 8006e78:	1b64      	subs	r4, r4, r5
 8006e7a:	10a4      	asrs	r4, r4, #2
 8006e7c:	42a6      	cmp	r6, r4
 8006e7e:	d109      	bne.n	8006e94 <__libc_init_array+0x24>
 8006e80:	f000 fc76 	bl	8007770 <_init>
 8006e84:	2600      	movs	r6, #0
 8006e86:	4d0a      	ldr	r5, [pc, #40]	@ (8006eb0 <__libc_init_array+0x40>)
 8006e88:	4c0a      	ldr	r4, [pc, #40]	@ (8006eb4 <__libc_init_array+0x44>)
 8006e8a:	1b64      	subs	r4, r4, r5
 8006e8c:	10a4      	asrs	r4, r4, #2
 8006e8e:	42a6      	cmp	r6, r4
 8006e90:	d105      	bne.n	8006e9e <__libc_init_array+0x2e>
 8006e92:	bd70      	pop	{r4, r5, r6, pc}
 8006e94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e98:	4798      	blx	r3
 8006e9a:	3601      	adds	r6, #1
 8006e9c:	e7ee      	b.n	8006e7c <__libc_init_array+0xc>
 8006e9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ea2:	4798      	blx	r3
 8006ea4:	3601      	adds	r6, #1
 8006ea6:	e7f2      	b.n	8006e8e <__libc_init_array+0x1e>
 8006ea8:	08007d14 	.word	0x08007d14
 8006eac:	08007d14 	.word	0x08007d14
 8006eb0:	08007d14 	.word	0x08007d14
 8006eb4:	08007d18 	.word	0x08007d18

08006eb8 <__retarget_lock_acquire_recursive>:
 8006eb8:	4770      	bx	lr

08006eba <__retarget_lock_release_recursive>:
 8006eba:	4770      	bx	lr

08006ebc <memcpy>:
 8006ebc:	440a      	add	r2, r1
 8006ebe:	4291      	cmp	r1, r2
 8006ec0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ec4:	d100      	bne.n	8006ec8 <memcpy+0xc>
 8006ec6:	4770      	bx	lr
 8006ec8:	b510      	push	{r4, lr}
 8006eca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ece:	4291      	cmp	r1, r2
 8006ed0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ed4:	d1f9      	bne.n	8006eca <memcpy+0xe>
 8006ed6:	bd10      	pop	{r4, pc}

08006ed8 <_free_r>:
 8006ed8:	b538      	push	{r3, r4, r5, lr}
 8006eda:	4605      	mov	r5, r0
 8006edc:	2900      	cmp	r1, #0
 8006ede:	d040      	beq.n	8006f62 <_free_r+0x8a>
 8006ee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ee4:	1f0c      	subs	r4, r1, #4
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	bfb8      	it	lt
 8006eea:	18e4      	addlt	r4, r4, r3
 8006eec:	f000 f8de 	bl	80070ac <__malloc_lock>
 8006ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8006f64 <_free_r+0x8c>)
 8006ef2:	6813      	ldr	r3, [r2, #0]
 8006ef4:	b933      	cbnz	r3, 8006f04 <_free_r+0x2c>
 8006ef6:	6063      	str	r3, [r4, #4]
 8006ef8:	6014      	str	r4, [r2, #0]
 8006efa:	4628      	mov	r0, r5
 8006efc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f00:	f000 b8da 	b.w	80070b8 <__malloc_unlock>
 8006f04:	42a3      	cmp	r3, r4
 8006f06:	d908      	bls.n	8006f1a <_free_r+0x42>
 8006f08:	6820      	ldr	r0, [r4, #0]
 8006f0a:	1821      	adds	r1, r4, r0
 8006f0c:	428b      	cmp	r3, r1
 8006f0e:	bf01      	itttt	eq
 8006f10:	6819      	ldreq	r1, [r3, #0]
 8006f12:	685b      	ldreq	r3, [r3, #4]
 8006f14:	1809      	addeq	r1, r1, r0
 8006f16:	6021      	streq	r1, [r4, #0]
 8006f18:	e7ed      	b.n	8006ef6 <_free_r+0x1e>
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	b10b      	cbz	r3, 8006f24 <_free_r+0x4c>
 8006f20:	42a3      	cmp	r3, r4
 8006f22:	d9fa      	bls.n	8006f1a <_free_r+0x42>
 8006f24:	6811      	ldr	r1, [r2, #0]
 8006f26:	1850      	adds	r0, r2, r1
 8006f28:	42a0      	cmp	r0, r4
 8006f2a:	d10b      	bne.n	8006f44 <_free_r+0x6c>
 8006f2c:	6820      	ldr	r0, [r4, #0]
 8006f2e:	4401      	add	r1, r0
 8006f30:	1850      	adds	r0, r2, r1
 8006f32:	4283      	cmp	r3, r0
 8006f34:	6011      	str	r1, [r2, #0]
 8006f36:	d1e0      	bne.n	8006efa <_free_r+0x22>
 8006f38:	6818      	ldr	r0, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	4408      	add	r0, r1
 8006f3e:	6010      	str	r0, [r2, #0]
 8006f40:	6053      	str	r3, [r2, #4]
 8006f42:	e7da      	b.n	8006efa <_free_r+0x22>
 8006f44:	d902      	bls.n	8006f4c <_free_r+0x74>
 8006f46:	230c      	movs	r3, #12
 8006f48:	602b      	str	r3, [r5, #0]
 8006f4a:	e7d6      	b.n	8006efa <_free_r+0x22>
 8006f4c:	6820      	ldr	r0, [r4, #0]
 8006f4e:	1821      	adds	r1, r4, r0
 8006f50:	428b      	cmp	r3, r1
 8006f52:	bf01      	itttt	eq
 8006f54:	6819      	ldreq	r1, [r3, #0]
 8006f56:	685b      	ldreq	r3, [r3, #4]
 8006f58:	1809      	addeq	r1, r1, r0
 8006f5a:	6021      	streq	r1, [r4, #0]
 8006f5c:	6063      	str	r3, [r4, #4]
 8006f5e:	6054      	str	r4, [r2, #4]
 8006f60:	e7cb      	b.n	8006efa <_free_r+0x22>
 8006f62:	bd38      	pop	{r3, r4, r5, pc}
 8006f64:	20001ef8 	.word	0x20001ef8

08006f68 <sbrk_aligned>:
 8006f68:	b570      	push	{r4, r5, r6, lr}
 8006f6a:	4e0f      	ldr	r6, [pc, #60]	@ (8006fa8 <sbrk_aligned+0x40>)
 8006f6c:	460c      	mov	r4, r1
 8006f6e:	6831      	ldr	r1, [r6, #0]
 8006f70:	4605      	mov	r5, r0
 8006f72:	b911      	cbnz	r1, 8006f7a <sbrk_aligned+0x12>
 8006f74:	f000 fba8 	bl	80076c8 <_sbrk_r>
 8006f78:	6030      	str	r0, [r6, #0]
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	f000 fba3 	bl	80076c8 <_sbrk_r>
 8006f82:	1c43      	adds	r3, r0, #1
 8006f84:	d103      	bne.n	8006f8e <sbrk_aligned+0x26>
 8006f86:	f04f 34ff 	mov.w	r4, #4294967295
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	bd70      	pop	{r4, r5, r6, pc}
 8006f8e:	1cc4      	adds	r4, r0, #3
 8006f90:	f024 0403 	bic.w	r4, r4, #3
 8006f94:	42a0      	cmp	r0, r4
 8006f96:	d0f8      	beq.n	8006f8a <sbrk_aligned+0x22>
 8006f98:	1a21      	subs	r1, r4, r0
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	f000 fb94 	bl	80076c8 <_sbrk_r>
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	d1f2      	bne.n	8006f8a <sbrk_aligned+0x22>
 8006fa4:	e7ef      	b.n	8006f86 <sbrk_aligned+0x1e>
 8006fa6:	bf00      	nop
 8006fa8:	20001ef4 	.word	0x20001ef4

08006fac <_malloc_r>:
 8006fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fb0:	1ccd      	adds	r5, r1, #3
 8006fb2:	f025 0503 	bic.w	r5, r5, #3
 8006fb6:	3508      	adds	r5, #8
 8006fb8:	2d0c      	cmp	r5, #12
 8006fba:	bf38      	it	cc
 8006fbc:	250c      	movcc	r5, #12
 8006fbe:	2d00      	cmp	r5, #0
 8006fc0:	4606      	mov	r6, r0
 8006fc2:	db01      	blt.n	8006fc8 <_malloc_r+0x1c>
 8006fc4:	42a9      	cmp	r1, r5
 8006fc6:	d904      	bls.n	8006fd2 <_malloc_r+0x26>
 8006fc8:	230c      	movs	r3, #12
 8006fca:	6033      	str	r3, [r6, #0]
 8006fcc:	2000      	movs	r0, #0
 8006fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80070a8 <_malloc_r+0xfc>
 8006fd6:	f000 f869 	bl	80070ac <__malloc_lock>
 8006fda:	f8d8 3000 	ldr.w	r3, [r8]
 8006fde:	461c      	mov	r4, r3
 8006fe0:	bb44      	cbnz	r4, 8007034 <_malloc_r+0x88>
 8006fe2:	4629      	mov	r1, r5
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	f7ff ffbf 	bl	8006f68 <sbrk_aligned>
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	4604      	mov	r4, r0
 8006fee:	d158      	bne.n	80070a2 <_malloc_r+0xf6>
 8006ff0:	f8d8 4000 	ldr.w	r4, [r8]
 8006ff4:	4627      	mov	r7, r4
 8006ff6:	2f00      	cmp	r7, #0
 8006ff8:	d143      	bne.n	8007082 <_malloc_r+0xd6>
 8006ffa:	2c00      	cmp	r4, #0
 8006ffc:	d04b      	beq.n	8007096 <_malloc_r+0xea>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	4639      	mov	r1, r7
 8007002:	4630      	mov	r0, r6
 8007004:	eb04 0903 	add.w	r9, r4, r3
 8007008:	f000 fb5e 	bl	80076c8 <_sbrk_r>
 800700c:	4581      	cmp	r9, r0
 800700e:	d142      	bne.n	8007096 <_malloc_r+0xea>
 8007010:	6821      	ldr	r1, [r4, #0]
 8007012:	4630      	mov	r0, r6
 8007014:	1a6d      	subs	r5, r5, r1
 8007016:	4629      	mov	r1, r5
 8007018:	f7ff ffa6 	bl	8006f68 <sbrk_aligned>
 800701c:	3001      	adds	r0, #1
 800701e:	d03a      	beq.n	8007096 <_malloc_r+0xea>
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	442b      	add	r3, r5
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	f8d8 3000 	ldr.w	r3, [r8]
 800702a:	685a      	ldr	r2, [r3, #4]
 800702c:	bb62      	cbnz	r2, 8007088 <_malloc_r+0xdc>
 800702e:	f8c8 7000 	str.w	r7, [r8]
 8007032:	e00f      	b.n	8007054 <_malloc_r+0xa8>
 8007034:	6822      	ldr	r2, [r4, #0]
 8007036:	1b52      	subs	r2, r2, r5
 8007038:	d420      	bmi.n	800707c <_malloc_r+0xd0>
 800703a:	2a0b      	cmp	r2, #11
 800703c:	d917      	bls.n	800706e <_malloc_r+0xc2>
 800703e:	1961      	adds	r1, r4, r5
 8007040:	42a3      	cmp	r3, r4
 8007042:	6025      	str	r5, [r4, #0]
 8007044:	bf18      	it	ne
 8007046:	6059      	strne	r1, [r3, #4]
 8007048:	6863      	ldr	r3, [r4, #4]
 800704a:	bf08      	it	eq
 800704c:	f8c8 1000 	streq.w	r1, [r8]
 8007050:	5162      	str	r2, [r4, r5]
 8007052:	604b      	str	r3, [r1, #4]
 8007054:	4630      	mov	r0, r6
 8007056:	f000 f82f 	bl	80070b8 <__malloc_unlock>
 800705a:	f104 000b 	add.w	r0, r4, #11
 800705e:	1d23      	adds	r3, r4, #4
 8007060:	f020 0007 	bic.w	r0, r0, #7
 8007064:	1ac2      	subs	r2, r0, r3
 8007066:	bf1c      	itt	ne
 8007068:	1a1b      	subne	r3, r3, r0
 800706a:	50a3      	strne	r3, [r4, r2]
 800706c:	e7af      	b.n	8006fce <_malloc_r+0x22>
 800706e:	6862      	ldr	r2, [r4, #4]
 8007070:	42a3      	cmp	r3, r4
 8007072:	bf0c      	ite	eq
 8007074:	f8c8 2000 	streq.w	r2, [r8]
 8007078:	605a      	strne	r2, [r3, #4]
 800707a:	e7eb      	b.n	8007054 <_malloc_r+0xa8>
 800707c:	4623      	mov	r3, r4
 800707e:	6864      	ldr	r4, [r4, #4]
 8007080:	e7ae      	b.n	8006fe0 <_malloc_r+0x34>
 8007082:	463c      	mov	r4, r7
 8007084:	687f      	ldr	r7, [r7, #4]
 8007086:	e7b6      	b.n	8006ff6 <_malloc_r+0x4a>
 8007088:	461a      	mov	r2, r3
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	42a3      	cmp	r3, r4
 800708e:	d1fb      	bne.n	8007088 <_malloc_r+0xdc>
 8007090:	2300      	movs	r3, #0
 8007092:	6053      	str	r3, [r2, #4]
 8007094:	e7de      	b.n	8007054 <_malloc_r+0xa8>
 8007096:	230c      	movs	r3, #12
 8007098:	4630      	mov	r0, r6
 800709a:	6033      	str	r3, [r6, #0]
 800709c:	f000 f80c 	bl	80070b8 <__malloc_unlock>
 80070a0:	e794      	b.n	8006fcc <_malloc_r+0x20>
 80070a2:	6005      	str	r5, [r0, #0]
 80070a4:	e7d6      	b.n	8007054 <_malloc_r+0xa8>
 80070a6:	bf00      	nop
 80070a8:	20001ef8 	.word	0x20001ef8

080070ac <__malloc_lock>:
 80070ac:	4801      	ldr	r0, [pc, #4]	@ (80070b4 <__malloc_lock+0x8>)
 80070ae:	f7ff bf03 	b.w	8006eb8 <__retarget_lock_acquire_recursive>
 80070b2:	bf00      	nop
 80070b4:	20001ef0 	.word	0x20001ef0

080070b8 <__malloc_unlock>:
 80070b8:	4801      	ldr	r0, [pc, #4]	@ (80070c0 <__malloc_unlock+0x8>)
 80070ba:	f7ff befe 	b.w	8006eba <__retarget_lock_release_recursive>
 80070be:	bf00      	nop
 80070c0:	20001ef0 	.word	0x20001ef0

080070c4 <__ssputs_r>:
 80070c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070c8:	461f      	mov	r7, r3
 80070ca:	688e      	ldr	r6, [r1, #8]
 80070cc:	4682      	mov	sl, r0
 80070ce:	42be      	cmp	r6, r7
 80070d0:	460c      	mov	r4, r1
 80070d2:	4690      	mov	r8, r2
 80070d4:	680b      	ldr	r3, [r1, #0]
 80070d6:	d82d      	bhi.n	8007134 <__ssputs_r+0x70>
 80070d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070e0:	d026      	beq.n	8007130 <__ssputs_r+0x6c>
 80070e2:	6965      	ldr	r5, [r4, #20]
 80070e4:	6909      	ldr	r1, [r1, #16]
 80070e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070ea:	eba3 0901 	sub.w	r9, r3, r1
 80070ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070f2:	1c7b      	adds	r3, r7, #1
 80070f4:	444b      	add	r3, r9
 80070f6:	106d      	asrs	r5, r5, #1
 80070f8:	429d      	cmp	r5, r3
 80070fa:	bf38      	it	cc
 80070fc:	461d      	movcc	r5, r3
 80070fe:	0553      	lsls	r3, r2, #21
 8007100:	d527      	bpl.n	8007152 <__ssputs_r+0x8e>
 8007102:	4629      	mov	r1, r5
 8007104:	f7ff ff52 	bl	8006fac <_malloc_r>
 8007108:	4606      	mov	r6, r0
 800710a:	b360      	cbz	r0, 8007166 <__ssputs_r+0xa2>
 800710c:	464a      	mov	r2, r9
 800710e:	6921      	ldr	r1, [r4, #16]
 8007110:	f7ff fed4 	bl	8006ebc <memcpy>
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800711a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	6126      	str	r6, [r4, #16]
 8007122:	444e      	add	r6, r9
 8007124:	6026      	str	r6, [r4, #0]
 8007126:	463e      	mov	r6, r7
 8007128:	6165      	str	r5, [r4, #20]
 800712a:	eba5 0509 	sub.w	r5, r5, r9
 800712e:	60a5      	str	r5, [r4, #8]
 8007130:	42be      	cmp	r6, r7
 8007132:	d900      	bls.n	8007136 <__ssputs_r+0x72>
 8007134:	463e      	mov	r6, r7
 8007136:	4632      	mov	r2, r6
 8007138:	4641      	mov	r1, r8
 800713a:	6820      	ldr	r0, [r4, #0]
 800713c:	f000 faaa 	bl	8007694 <memmove>
 8007140:	2000      	movs	r0, #0
 8007142:	68a3      	ldr	r3, [r4, #8]
 8007144:	1b9b      	subs	r3, r3, r6
 8007146:	60a3      	str	r3, [r4, #8]
 8007148:	6823      	ldr	r3, [r4, #0]
 800714a:	4433      	add	r3, r6
 800714c:	6023      	str	r3, [r4, #0]
 800714e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007152:	462a      	mov	r2, r5
 8007154:	f000 fad6 	bl	8007704 <_realloc_r>
 8007158:	4606      	mov	r6, r0
 800715a:	2800      	cmp	r0, #0
 800715c:	d1e0      	bne.n	8007120 <__ssputs_r+0x5c>
 800715e:	4650      	mov	r0, sl
 8007160:	6921      	ldr	r1, [r4, #16]
 8007162:	f7ff feb9 	bl	8006ed8 <_free_r>
 8007166:	230c      	movs	r3, #12
 8007168:	f8ca 3000 	str.w	r3, [sl]
 800716c:	89a3      	ldrh	r3, [r4, #12]
 800716e:	f04f 30ff 	mov.w	r0, #4294967295
 8007172:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007176:	81a3      	strh	r3, [r4, #12]
 8007178:	e7e9      	b.n	800714e <__ssputs_r+0x8a>
	...

0800717c <_svfiprintf_r>:
 800717c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007180:	4698      	mov	r8, r3
 8007182:	898b      	ldrh	r3, [r1, #12]
 8007184:	4607      	mov	r7, r0
 8007186:	061b      	lsls	r3, r3, #24
 8007188:	460d      	mov	r5, r1
 800718a:	4614      	mov	r4, r2
 800718c:	b09d      	sub	sp, #116	@ 0x74
 800718e:	d510      	bpl.n	80071b2 <_svfiprintf_r+0x36>
 8007190:	690b      	ldr	r3, [r1, #16]
 8007192:	b973      	cbnz	r3, 80071b2 <_svfiprintf_r+0x36>
 8007194:	2140      	movs	r1, #64	@ 0x40
 8007196:	f7ff ff09 	bl	8006fac <_malloc_r>
 800719a:	6028      	str	r0, [r5, #0]
 800719c:	6128      	str	r0, [r5, #16]
 800719e:	b930      	cbnz	r0, 80071ae <_svfiprintf_r+0x32>
 80071a0:	230c      	movs	r3, #12
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	f04f 30ff 	mov.w	r0, #4294967295
 80071a8:	b01d      	add	sp, #116	@ 0x74
 80071aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ae:	2340      	movs	r3, #64	@ 0x40
 80071b0:	616b      	str	r3, [r5, #20]
 80071b2:	2300      	movs	r3, #0
 80071b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071b6:	2320      	movs	r3, #32
 80071b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071bc:	2330      	movs	r3, #48	@ 0x30
 80071be:	f04f 0901 	mov.w	r9, #1
 80071c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80071c6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007360 <_svfiprintf_r+0x1e4>
 80071ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071ce:	4623      	mov	r3, r4
 80071d0:	469a      	mov	sl, r3
 80071d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071d6:	b10a      	cbz	r2, 80071dc <_svfiprintf_r+0x60>
 80071d8:	2a25      	cmp	r2, #37	@ 0x25
 80071da:	d1f9      	bne.n	80071d0 <_svfiprintf_r+0x54>
 80071dc:	ebba 0b04 	subs.w	fp, sl, r4
 80071e0:	d00b      	beq.n	80071fa <_svfiprintf_r+0x7e>
 80071e2:	465b      	mov	r3, fp
 80071e4:	4622      	mov	r2, r4
 80071e6:	4629      	mov	r1, r5
 80071e8:	4638      	mov	r0, r7
 80071ea:	f7ff ff6b 	bl	80070c4 <__ssputs_r>
 80071ee:	3001      	adds	r0, #1
 80071f0:	f000 80a7 	beq.w	8007342 <_svfiprintf_r+0x1c6>
 80071f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071f6:	445a      	add	r2, fp
 80071f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80071fa:	f89a 3000 	ldrb.w	r3, [sl]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 809f 	beq.w	8007342 <_svfiprintf_r+0x1c6>
 8007204:	2300      	movs	r3, #0
 8007206:	f04f 32ff 	mov.w	r2, #4294967295
 800720a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800720e:	f10a 0a01 	add.w	sl, sl, #1
 8007212:	9304      	str	r3, [sp, #16]
 8007214:	9307      	str	r3, [sp, #28]
 8007216:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800721a:	931a      	str	r3, [sp, #104]	@ 0x68
 800721c:	4654      	mov	r4, sl
 800721e:	2205      	movs	r2, #5
 8007220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007224:	484e      	ldr	r0, [pc, #312]	@ (8007360 <_svfiprintf_r+0x1e4>)
 8007226:	f000 fa5f 	bl	80076e8 <memchr>
 800722a:	9a04      	ldr	r2, [sp, #16]
 800722c:	b9d8      	cbnz	r0, 8007266 <_svfiprintf_r+0xea>
 800722e:	06d0      	lsls	r0, r2, #27
 8007230:	bf44      	itt	mi
 8007232:	2320      	movmi	r3, #32
 8007234:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007238:	0711      	lsls	r1, r2, #28
 800723a:	bf44      	itt	mi
 800723c:	232b      	movmi	r3, #43	@ 0x2b
 800723e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007242:	f89a 3000 	ldrb.w	r3, [sl]
 8007246:	2b2a      	cmp	r3, #42	@ 0x2a
 8007248:	d015      	beq.n	8007276 <_svfiprintf_r+0xfa>
 800724a:	4654      	mov	r4, sl
 800724c:	2000      	movs	r0, #0
 800724e:	f04f 0c0a 	mov.w	ip, #10
 8007252:	9a07      	ldr	r2, [sp, #28]
 8007254:	4621      	mov	r1, r4
 8007256:	f811 3b01 	ldrb.w	r3, [r1], #1
 800725a:	3b30      	subs	r3, #48	@ 0x30
 800725c:	2b09      	cmp	r3, #9
 800725e:	d94b      	bls.n	80072f8 <_svfiprintf_r+0x17c>
 8007260:	b1b0      	cbz	r0, 8007290 <_svfiprintf_r+0x114>
 8007262:	9207      	str	r2, [sp, #28]
 8007264:	e014      	b.n	8007290 <_svfiprintf_r+0x114>
 8007266:	eba0 0308 	sub.w	r3, r0, r8
 800726a:	fa09 f303 	lsl.w	r3, r9, r3
 800726e:	4313      	orrs	r3, r2
 8007270:	46a2      	mov	sl, r4
 8007272:	9304      	str	r3, [sp, #16]
 8007274:	e7d2      	b.n	800721c <_svfiprintf_r+0xa0>
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	1d19      	adds	r1, r3, #4
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	9103      	str	r1, [sp, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	bfbb      	ittet	lt
 8007282:	425b      	neglt	r3, r3
 8007284:	f042 0202 	orrlt.w	r2, r2, #2
 8007288:	9307      	strge	r3, [sp, #28]
 800728a:	9307      	strlt	r3, [sp, #28]
 800728c:	bfb8      	it	lt
 800728e:	9204      	strlt	r2, [sp, #16]
 8007290:	7823      	ldrb	r3, [r4, #0]
 8007292:	2b2e      	cmp	r3, #46	@ 0x2e
 8007294:	d10a      	bne.n	80072ac <_svfiprintf_r+0x130>
 8007296:	7863      	ldrb	r3, [r4, #1]
 8007298:	2b2a      	cmp	r3, #42	@ 0x2a
 800729a:	d132      	bne.n	8007302 <_svfiprintf_r+0x186>
 800729c:	9b03      	ldr	r3, [sp, #12]
 800729e:	3402      	adds	r4, #2
 80072a0:	1d1a      	adds	r2, r3, #4
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	9203      	str	r2, [sp, #12]
 80072a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072aa:	9305      	str	r3, [sp, #20]
 80072ac:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007364 <_svfiprintf_r+0x1e8>
 80072b0:	2203      	movs	r2, #3
 80072b2:	4650      	mov	r0, sl
 80072b4:	7821      	ldrb	r1, [r4, #0]
 80072b6:	f000 fa17 	bl	80076e8 <memchr>
 80072ba:	b138      	cbz	r0, 80072cc <_svfiprintf_r+0x150>
 80072bc:	2240      	movs	r2, #64	@ 0x40
 80072be:	9b04      	ldr	r3, [sp, #16]
 80072c0:	eba0 000a 	sub.w	r0, r0, sl
 80072c4:	4082      	lsls	r2, r0
 80072c6:	4313      	orrs	r3, r2
 80072c8:	3401      	adds	r4, #1
 80072ca:	9304      	str	r3, [sp, #16]
 80072cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072d0:	2206      	movs	r2, #6
 80072d2:	4825      	ldr	r0, [pc, #148]	@ (8007368 <_svfiprintf_r+0x1ec>)
 80072d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072d8:	f000 fa06 	bl	80076e8 <memchr>
 80072dc:	2800      	cmp	r0, #0
 80072de:	d036      	beq.n	800734e <_svfiprintf_r+0x1d2>
 80072e0:	4b22      	ldr	r3, [pc, #136]	@ (800736c <_svfiprintf_r+0x1f0>)
 80072e2:	bb1b      	cbnz	r3, 800732c <_svfiprintf_r+0x1b0>
 80072e4:	9b03      	ldr	r3, [sp, #12]
 80072e6:	3307      	adds	r3, #7
 80072e8:	f023 0307 	bic.w	r3, r3, #7
 80072ec:	3308      	adds	r3, #8
 80072ee:	9303      	str	r3, [sp, #12]
 80072f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f2:	4433      	add	r3, r6
 80072f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072f6:	e76a      	b.n	80071ce <_svfiprintf_r+0x52>
 80072f8:	460c      	mov	r4, r1
 80072fa:	2001      	movs	r0, #1
 80072fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007300:	e7a8      	b.n	8007254 <_svfiprintf_r+0xd8>
 8007302:	2300      	movs	r3, #0
 8007304:	f04f 0c0a 	mov.w	ip, #10
 8007308:	4619      	mov	r1, r3
 800730a:	3401      	adds	r4, #1
 800730c:	9305      	str	r3, [sp, #20]
 800730e:	4620      	mov	r0, r4
 8007310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007314:	3a30      	subs	r2, #48	@ 0x30
 8007316:	2a09      	cmp	r2, #9
 8007318:	d903      	bls.n	8007322 <_svfiprintf_r+0x1a6>
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0c6      	beq.n	80072ac <_svfiprintf_r+0x130>
 800731e:	9105      	str	r1, [sp, #20]
 8007320:	e7c4      	b.n	80072ac <_svfiprintf_r+0x130>
 8007322:	4604      	mov	r4, r0
 8007324:	2301      	movs	r3, #1
 8007326:	fb0c 2101 	mla	r1, ip, r1, r2
 800732a:	e7f0      	b.n	800730e <_svfiprintf_r+0x192>
 800732c:	ab03      	add	r3, sp, #12
 800732e:	9300      	str	r3, [sp, #0]
 8007330:	462a      	mov	r2, r5
 8007332:	4638      	mov	r0, r7
 8007334:	4b0e      	ldr	r3, [pc, #56]	@ (8007370 <_svfiprintf_r+0x1f4>)
 8007336:	a904      	add	r1, sp, #16
 8007338:	f3af 8000 	nop.w
 800733c:	1c42      	adds	r2, r0, #1
 800733e:	4606      	mov	r6, r0
 8007340:	d1d6      	bne.n	80072f0 <_svfiprintf_r+0x174>
 8007342:	89ab      	ldrh	r3, [r5, #12]
 8007344:	065b      	lsls	r3, r3, #25
 8007346:	f53f af2d 	bmi.w	80071a4 <_svfiprintf_r+0x28>
 800734a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800734c:	e72c      	b.n	80071a8 <_svfiprintf_r+0x2c>
 800734e:	ab03      	add	r3, sp, #12
 8007350:	9300      	str	r3, [sp, #0]
 8007352:	462a      	mov	r2, r5
 8007354:	4638      	mov	r0, r7
 8007356:	4b06      	ldr	r3, [pc, #24]	@ (8007370 <_svfiprintf_r+0x1f4>)
 8007358:	a904      	add	r1, sp, #16
 800735a:	f000 f87d 	bl	8007458 <_printf_i>
 800735e:	e7ed      	b.n	800733c <_svfiprintf_r+0x1c0>
 8007360:	08007cd6 	.word	0x08007cd6
 8007364:	08007cdc 	.word	0x08007cdc
 8007368:	08007ce0 	.word	0x08007ce0
 800736c:	00000000 	.word	0x00000000
 8007370:	080070c5 	.word	0x080070c5

08007374 <_printf_common>:
 8007374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007378:	4616      	mov	r6, r2
 800737a:	4698      	mov	r8, r3
 800737c:	688a      	ldr	r2, [r1, #8]
 800737e:	690b      	ldr	r3, [r1, #16]
 8007380:	4607      	mov	r7, r0
 8007382:	4293      	cmp	r3, r2
 8007384:	bfb8      	it	lt
 8007386:	4613      	movlt	r3, r2
 8007388:	6033      	str	r3, [r6, #0]
 800738a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800738e:	460c      	mov	r4, r1
 8007390:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007394:	b10a      	cbz	r2, 800739a <_printf_common+0x26>
 8007396:	3301      	adds	r3, #1
 8007398:	6033      	str	r3, [r6, #0]
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	0699      	lsls	r1, r3, #26
 800739e:	bf42      	ittt	mi
 80073a0:	6833      	ldrmi	r3, [r6, #0]
 80073a2:	3302      	addmi	r3, #2
 80073a4:	6033      	strmi	r3, [r6, #0]
 80073a6:	6825      	ldr	r5, [r4, #0]
 80073a8:	f015 0506 	ands.w	r5, r5, #6
 80073ac:	d106      	bne.n	80073bc <_printf_common+0x48>
 80073ae:	f104 0a19 	add.w	sl, r4, #25
 80073b2:	68e3      	ldr	r3, [r4, #12]
 80073b4:	6832      	ldr	r2, [r6, #0]
 80073b6:	1a9b      	subs	r3, r3, r2
 80073b8:	42ab      	cmp	r3, r5
 80073ba:	dc2b      	bgt.n	8007414 <_printf_common+0xa0>
 80073bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073c0:	6822      	ldr	r2, [r4, #0]
 80073c2:	3b00      	subs	r3, #0
 80073c4:	bf18      	it	ne
 80073c6:	2301      	movne	r3, #1
 80073c8:	0692      	lsls	r2, r2, #26
 80073ca:	d430      	bmi.n	800742e <_printf_common+0xba>
 80073cc:	4641      	mov	r1, r8
 80073ce:	4638      	mov	r0, r7
 80073d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073d4:	47c8      	blx	r9
 80073d6:	3001      	adds	r0, #1
 80073d8:	d023      	beq.n	8007422 <_printf_common+0xae>
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	6922      	ldr	r2, [r4, #16]
 80073de:	f003 0306 	and.w	r3, r3, #6
 80073e2:	2b04      	cmp	r3, #4
 80073e4:	bf14      	ite	ne
 80073e6:	2500      	movne	r5, #0
 80073e8:	6833      	ldreq	r3, [r6, #0]
 80073ea:	f04f 0600 	mov.w	r6, #0
 80073ee:	bf08      	it	eq
 80073f0:	68e5      	ldreq	r5, [r4, #12]
 80073f2:	f104 041a 	add.w	r4, r4, #26
 80073f6:	bf08      	it	eq
 80073f8:	1aed      	subeq	r5, r5, r3
 80073fa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80073fe:	bf08      	it	eq
 8007400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007404:	4293      	cmp	r3, r2
 8007406:	bfc4      	itt	gt
 8007408:	1a9b      	subgt	r3, r3, r2
 800740a:	18ed      	addgt	r5, r5, r3
 800740c:	42b5      	cmp	r5, r6
 800740e:	d11a      	bne.n	8007446 <_printf_common+0xd2>
 8007410:	2000      	movs	r0, #0
 8007412:	e008      	b.n	8007426 <_printf_common+0xb2>
 8007414:	2301      	movs	r3, #1
 8007416:	4652      	mov	r2, sl
 8007418:	4641      	mov	r1, r8
 800741a:	4638      	mov	r0, r7
 800741c:	47c8      	blx	r9
 800741e:	3001      	adds	r0, #1
 8007420:	d103      	bne.n	800742a <_printf_common+0xb6>
 8007422:	f04f 30ff 	mov.w	r0, #4294967295
 8007426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800742a:	3501      	adds	r5, #1
 800742c:	e7c1      	b.n	80073b2 <_printf_common+0x3e>
 800742e:	2030      	movs	r0, #48	@ 0x30
 8007430:	18e1      	adds	r1, r4, r3
 8007432:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800743c:	4422      	add	r2, r4
 800743e:	3302      	adds	r3, #2
 8007440:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007444:	e7c2      	b.n	80073cc <_printf_common+0x58>
 8007446:	2301      	movs	r3, #1
 8007448:	4622      	mov	r2, r4
 800744a:	4641      	mov	r1, r8
 800744c:	4638      	mov	r0, r7
 800744e:	47c8      	blx	r9
 8007450:	3001      	adds	r0, #1
 8007452:	d0e6      	beq.n	8007422 <_printf_common+0xae>
 8007454:	3601      	adds	r6, #1
 8007456:	e7d9      	b.n	800740c <_printf_common+0x98>

08007458 <_printf_i>:
 8007458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800745c:	7e0f      	ldrb	r7, [r1, #24]
 800745e:	4691      	mov	r9, r2
 8007460:	2f78      	cmp	r7, #120	@ 0x78
 8007462:	4680      	mov	r8, r0
 8007464:	460c      	mov	r4, r1
 8007466:	469a      	mov	sl, r3
 8007468:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800746a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800746e:	d807      	bhi.n	8007480 <_printf_i+0x28>
 8007470:	2f62      	cmp	r7, #98	@ 0x62
 8007472:	d80a      	bhi.n	800748a <_printf_i+0x32>
 8007474:	2f00      	cmp	r7, #0
 8007476:	f000 80d1 	beq.w	800761c <_printf_i+0x1c4>
 800747a:	2f58      	cmp	r7, #88	@ 0x58
 800747c:	f000 80b8 	beq.w	80075f0 <_printf_i+0x198>
 8007480:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007484:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007488:	e03a      	b.n	8007500 <_printf_i+0xa8>
 800748a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800748e:	2b15      	cmp	r3, #21
 8007490:	d8f6      	bhi.n	8007480 <_printf_i+0x28>
 8007492:	a101      	add	r1, pc, #4	@ (adr r1, 8007498 <_printf_i+0x40>)
 8007494:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007498:	080074f1 	.word	0x080074f1
 800749c:	08007505 	.word	0x08007505
 80074a0:	08007481 	.word	0x08007481
 80074a4:	08007481 	.word	0x08007481
 80074a8:	08007481 	.word	0x08007481
 80074ac:	08007481 	.word	0x08007481
 80074b0:	08007505 	.word	0x08007505
 80074b4:	08007481 	.word	0x08007481
 80074b8:	08007481 	.word	0x08007481
 80074bc:	08007481 	.word	0x08007481
 80074c0:	08007481 	.word	0x08007481
 80074c4:	08007603 	.word	0x08007603
 80074c8:	0800752f 	.word	0x0800752f
 80074cc:	080075bd 	.word	0x080075bd
 80074d0:	08007481 	.word	0x08007481
 80074d4:	08007481 	.word	0x08007481
 80074d8:	08007625 	.word	0x08007625
 80074dc:	08007481 	.word	0x08007481
 80074e0:	0800752f 	.word	0x0800752f
 80074e4:	08007481 	.word	0x08007481
 80074e8:	08007481 	.word	0x08007481
 80074ec:	080075c5 	.word	0x080075c5
 80074f0:	6833      	ldr	r3, [r6, #0]
 80074f2:	1d1a      	adds	r2, r3, #4
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	6032      	str	r2, [r6, #0]
 80074f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007500:	2301      	movs	r3, #1
 8007502:	e09c      	b.n	800763e <_printf_i+0x1e6>
 8007504:	6833      	ldr	r3, [r6, #0]
 8007506:	6820      	ldr	r0, [r4, #0]
 8007508:	1d19      	adds	r1, r3, #4
 800750a:	6031      	str	r1, [r6, #0]
 800750c:	0606      	lsls	r6, r0, #24
 800750e:	d501      	bpl.n	8007514 <_printf_i+0xbc>
 8007510:	681d      	ldr	r5, [r3, #0]
 8007512:	e003      	b.n	800751c <_printf_i+0xc4>
 8007514:	0645      	lsls	r5, r0, #25
 8007516:	d5fb      	bpl.n	8007510 <_printf_i+0xb8>
 8007518:	f9b3 5000 	ldrsh.w	r5, [r3]
 800751c:	2d00      	cmp	r5, #0
 800751e:	da03      	bge.n	8007528 <_printf_i+0xd0>
 8007520:	232d      	movs	r3, #45	@ 0x2d
 8007522:	426d      	negs	r5, r5
 8007524:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007528:	230a      	movs	r3, #10
 800752a:	4858      	ldr	r0, [pc, #352]	@ (800768c <_printf_i+0x234>)
 800752c:	e011      	b.n	8007552 <_printf_i+0xfa>
 800752e:	6821      	ldr	r1, [r4, #0]
 8007530:	6833      	ldr	r3, [r6, #0]
 8007532:	0608      	lsls	r0, r1, #24
 8007534:	f853 5b04 	ldr.w	r5, [r3], #4
 8007538:	d402      	bmi.n	8007540 <_printf_i+0xe8>
 800753a:	0649      	lsls	r1, r1, #25
 800753c:	bf48      	it	mi
 800753e:	b2ad      	uxthmi	r5, r5
 8007540:	2f6f      	cmp	r7, #111	@ 0x6f
 8007542:	6033      	str	r3, [r6, #0]
 8007544:	bf14      	ite	ne
 8007546:	230a      	movne	r3, #10
 8007548:	2308      	moveq	r3, #8
 800754a:	4850      	ldr	r0, [pc, #320]	@ (800768c <_printf_i+0x234>)
 800754c:	2100      	movs	r1, #0
 800754e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007552:	6866      	ldr	r6, [r4, #4]
 8007554:	2e00      	cmp	r6, #0
 8007556:	60a6      	str	r6, [r4, #8]
 8007558:	db05      	blt.n	8007566 <_printf_i+0x10e>
 800755a:	6821      	ldr	r1, [r4, #0]
 800755c:	432e      	orrs	r6, r5
 800755e:	f021 0104 	bic.w	r1, r1, #4
 8007562:	6021      	str	r1, [r4, #0]
 8007564:	d04b      	beq.n	80075fe <_printf_i+0x1a6>
 8007566:	4616      	mov	r6, r2
 8007568:	fbb5 f1f3 	udiv	r1, r5, r3
 800756c:	fb03 5711 	mls	r7, r3, r1, r5
 8007570:	5dc7      	ldrb	r7, [r0, r7]
 8007572:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007576:	462f      	mov	r7, r5
 8007578:	42bb      	cmp	r3, r7
 800757a:	460d      	mov	r5, r1
 800757c:	d9f4      	bls.n	8007568 <_printf_i+0x110>
 800757e:	2b08      	cmp	r3, #8
 8007580:	d10b      	bne.n	800759a <_printf_i+0x142>
 8007582:	6823      	ldr	r3, [r4, #0]
 8007584:	07df      	lsls	r7, r3, #31
 8007586:	d508      	bpl.n	800759a <_printf_i+0x142>
 8007588:	6923      	ldr	r3, [r4, #16]
 800758a:	6861      	ldr	r1, [r4, #4]
 800758c:	4299      	cmp	r1, r3
 800758e:	bfde      	ittt	le
 8007590:	2330      	movle	r3, #48	@ 0x30
 8007592:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007596:	f106 36ff 	addle.w	r6, r6, #4294967295
 800759a:	1b92      	subs	r2, r2, r6
 800759c:	6122      	str	r2, [r4, #16]
 800759e:	464b      	mov	r3, r9
 80075a0:	4621      	mov	r1, r4
 80075a2:	4640      	mov	r0, r8
 80075a4:	f8cd a000 	str.w	sl, [sp]
 80075a8:	aa03      	add	r2, sp, #12
 80075aa:	f7ff fee3 	bl	8007374 <_printf_common>
 80075ae:	3001      	adds	r0, #1
 80075b0:	d14a      	bne.n	8007648 <_printf_i+0x1f0>
 80075b2:	f04f 30ff 	mov.w	r0, #4294967295
 80075b6:	b004      	add	sp, #16
 80075b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075bc:	6823      	ldr	r3, [r4, #0]
 80075be:	f043 0320 	orr.w	r3, r3, #32
 80075c2:	6023      	str	r3, [r4, #0]
 80075c4:	2778      	movs	r7, #120	@ 0x78
 80075c6:	4832      	ldr	r0, [pc, #200]	@ (8007690 <_printf_i+0x238>)
 80075c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075cc:	6823      	ldr	r3, [r4, #0]
 80075ce:	6831      	ldr	r1, [r6, #0]
 80075d0:	061f      	lsls	r7, r3, #24
 80075d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80075d6:	d402      	bmi.n	80075de <_printf_i+0x186>
 80075d8:	065f      	lsls	r7, r3, #25
 80075da:	bf48      	it	mi
 80075dc:	b2ad      	uxthmi	r5, r5
 80075de:	6031      	str	r1, [r6, #0]
 80075e0:	07d9      	lsls	r1, r3, #31
 80075e2:	bf44      	itt	mi
 80075e4:	f043 0320 	orrmi.w	r3, r3, #32
 80075e8:	6023      	strmi	r3, [r4, #0]
 80075ea:	b11d      	cbz	r5, 80075f4 <_printf_i+0x19c>
 80075ec:	2310      	movs	r3, #16
 80075ee:	e7ad      	b.n	800754c <_printf_i+0xf4>
 80075f0:	4826      	ldr	r0, [pc, #152]	@ (800768c <_printf_i+0x234>)
 80075f2:	e7e9      	b.n	80075c8 <_printf_i+0x170>
 80075f4:	6823      	ldr	r3, [r4, #0]
 80075f6:	f023 0320 	bic.w	r3, r3, #32
 80075fa:	6023      	str	r3, [r4, #0]
 80075fc:	e7f6      	b.n	80075ec <_printf_i+0x194>
 80075fe:	4616      	mov	r6, r2
 8007600:	e7bd      	b.n	800757e <_printf_i+0x126>
 8007602:	6833      	ldr	r3, [r6, #0]
 8007604:	6825      	ldr	r5, [r4, #0]
 8007606:	1d18      	adds	r0, r3, #4
 8007608:	6961      	ldr	r1, [r4, #20]
 800760a:	6030      	str	r0, [r6, #0]
 800760c:	062e      	lsls	r6, r5, #24
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	d501      	bpl.n	8007616 <_printf_i+0x1be>
 8007612:	6019      	str	r1, [r3, #0]
 8007614:	e002      	b.n	800761c <_printf_i+0x1c4>
 8007616:	0668      	lsls	r0, r5, #25
 8007618:	d5fb      	bpl.n	8007612 <_printf_i+0x1ba>
 800761a:	8019      	strh	r1, [r3, #0]
 800761c:	2300      	movs	r3, #0
 800761e:	4616      	mov	r6, r2
 8007620:	6123      	str	r3, [r4, #16]
 8007622:	e7bc      	b.n	800759e <_printf_i+0x146>
 8007624:	6833      	ldr	r3, [r6, #0]
 8007626:	2100      	movs	r1, #0
 8007628:	1d1a      	adds	r2, r3, #4
 800762a:	6032      	str	r2, [r6, #0]
 800762c:	681e      	ldr	r6, [r3, #0]
 800762e:	6862      	ldr	r2, [r4, #4]
 8007630:	4630      	mov	r0, r6
 8007632:	f000 f859 	bl	80076e8 <memchr>
 8007636:	b108      	cbz	r0, 800763c <_printf_i+0x1e4>
 8007638:	1b80      	subs	r0, r0, r6
 800763a:	6060      	str	r0, [r4, #4]
 800763c:	6863      	ldr	r3, [r4, #4]
 800763e:	6123      	str	r3, [r4, #16]
 8007640:	2300      	movs	r3, #0
 8007642:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007646:	e7aa      	b.n	800759e <_printf_i+0x146>
 8007648:	4632      	mov	r2, r6
 800764a:	4649      	mov	r1, r9
 800764c:	4640      	mov	r0, r8
 800764e:	6923      	ldr	r3, [r4, #16]
 8007650:	47d0      	blx	sl
 8007652:	3001      	adds	r0, #1
 8007654:	d0ad      	beq.n	80075b2 <_printf_i+0x15a>
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	079b      	lsls	r3, r3, #30
 800765a:	d413      	bmi.n	8007684 <_printf_i+0x22c>
 800765c:	68e0      	ldr	r0, [r4, #12]
 800765e:	9b03      	ldr	r3, [sp, #12]
 8007660:	4298      	cmp	r0, r3
 8007662:	bfb8      	it	lt
 8007664:	4618      	movlt	r0, r3
 8007666:	e7a6      	b.n	80075b6 <_printf_i+0x15e>
 8007668:	2301      	movs	r3, #1
 800766a:	4632      	mov	r2, r6
 800766c:	4649      	mov	r1, r9
 800766e:	4640      	mov	r0, r8
 8007670:	47d0      	blx	sl
 8007672:	3001      	adds	r0, #1
 8007674:	d09d      	beq.n	80075b2 <_printf_i+0x15a>
 8007676:	3501      	adds	r5, #1
 8007678:	68e3      	ldr	r3, [r4, #12]
 800767a:	9903      	ldr	r1, [sp, #12]
 800767c:	1a5b      	subs	r3, r3, r1
 800767e:	42ab      	cmp	r3, r5
 8007680:	dcf2      	bgt.n	8007668 <_printf_i+0x210>
 8007682:	e7eb      	b.n	800765c <_printf_i+0x204>
 8007684:	2500      	movs	r5, #0
 8007686:	f104 0619 	add.w	r6, r4, #25
 800768a:	e7f5      	b.n	8007678 <_printf_i+0x220>
 800768c:	08007ce7 	.word	0x08007ce7
 8007690:	08007cf8 	.word	0x08007cf8

08007694 <memmove>:
 8007694:	4288      	cmp	r0, r1
 8007696:	b510      	push	{r4, lr}
 8007698:	eb01 0402 	add.w	r4, r1, r2
 800769c:	d902      	bls.n	80076a4 <memmove+0x10>
 800769e:	4284      	cmp	r4, r0
 80076a0:	4623      	mov	r3, r4
 80076a2:	d807      	bhi.n	80076b4 <memmove+0x20>
 80076a4:	1e43      	subs	r3, r0, #1
 80076a6:	42a1      	cmp	r1, r4
 80076a8:	d008      	beq.n	80076bc <memmove+0x28>
 80076aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076b2:	e7f8      	b.n	80076a6 <memmove+0x12>
 80076b4:	4601      	mov	r1, r0
 80076b6:	4402      	add	r2, r0
 80076b8:	428a      	cmp	r2, r1
 80076ba:	d100      	bne.n	80076be <memmove+0x2a>
 80076bc:	bd10      	pop	{r4, pc}
 80076be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076c6:	e7f7      	b.n	80076b8 <memmove+0x24>

080076c8 <_sbrk_r>:
 80076c8:	b538      	push	{r3, r4, r5, lr}
 80076ca:	2300      	movs	r3, #0
 80076cc:	4d05      	ldr	r5, [pc, #20]	@ (80076e4 <_sbrk_r+0x1c>)
 80076ce:	4604      	mov	r4, r0
 80076d0:	4608      	mov	r0, r1
 80076d2:	602b      	str	r3, [r5, #0]
 80076d4:	f7f9 fd66 	bl	80011a4 <_sbrk>
 80076d8:	1c43      	adds	r3, r0, #1
 80076da:	d102      	bne.n	80076e2 <_sbrk_r+0x1a>
 80076dc:	682b      	ldr	r3, [r5, #0]
 80076de:	b103      	cbz	r3, 80076e2 <_sbrk_r+0x1a>
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	bd38      	pop	{r3, r4, r5, pc}
 80076e4:	20001eec 	.word	0x20001eec

080076e8 <memchr>:
 80076e8:	4603      	mov	r3, r0
 80076ea:	b510      	push	{r4, lr}
 80076ec:	b2c9      	uxtb	r1, r1
 80076ee:	4402      	add	r2, r0
 80076f0:	4293      	cmp	r3, r2
 80076f2:	4618      	mov	r0, r3
 80076f4:	d101      	bne.n	80076fa <memchr+0x12>
 80076f6:	2000      	movs	r0, #0
 80076f8:	e003      	b.n	8007702 <memchr+0x1a>
 80076fa:	7804      	ldrb	r4, [r0, #0]
 80076fc:	3301      	adds	r3, #1
 80076fe:	428c      	cmp	r4, r1
 8007700:	d1f6      	bne.n	80076f0 <memchr+0x8>
 8007702:	bd10      	pop	{r4, pc}

08007704 <_realloc_r>:
 8007704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007708:	4607      	mov	r7, r0
 800770a:	4614      	mov	r4, r2
 800770c:	460d      	mov	r5, r1
 800770e:	b921      	cbnz	r1, 800771a <_realloc_r+0x16>
 8007710:	4611      	mov	r1, r2
 8007712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007716:	f7ff bc49 	b.w	8006fac <_malloc_r>
 800771a:	b92a      	cbnz	r2, 8007728 <_realloc_r+0x24>
 800771c:	f7ff fbdc 	bl	8006ed8 <_free_r>
 8007720:	4625      	mov	r5, r4
 8007722:	4628      	mov	r0, r5
 8007724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007728:	f000 f81a 	bl	8007760 <_malloc_usable_size_r>
 800772c:	4284      	cmp	r4, r0
 800772e:	4606      	mov	r6, r0
 8007730:	d802      	bhi.n	8007738 <_realloc_r+0x34>
 8007732:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007736:	d8f4      	bhi.n	8007722 <_realloc_r+0x1e>
 8007738:	4621      	mov	r1, r4
 800773a:	4638      	mov	r0, r7
 800773c:	f7ff fc36 	bl	8006fac <_malloc_r>
 8007740:	4680      	mov	r8, r0
 8007742:	b908      	cbnz	r0, 8007748 <_realloc_r+0x44>
 8007744:	4645      	mov	r5, r8
 8007746:	e7ec      	b.n	8007722 <_realloc_r+0x1e>
 8007748:	42b4      	cmp	r4, r6
 800774a:	4622      	mov	r2, r4
 800774c:	4629      	mov	r1, r5
 800774e:	bf28      	it	cs
 8007750:	4632      	movcs	r2, r6
 8007752:	f7ff fbb3 	bl	8006ebc <memcpy>
 8007756:	4629      	mov	r1, r5
 8007758:	4638      	mov	r0, r7
 800775a:	f7ff fbbd 	bl	8006ed8 <_free_r>
 800775e:	e7f1      	b.n	8007744 <_realloc_r+0x40>

08007760 <_malloc_usable_size_r>:
 8007760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007764:	1f18      	subs	r0, r3, #4
 8007766:	2b00      	cmp	r3, #0
 8007768:	bfbc      	itt	lt
 800776a:	580b      	ldrlt	r3, [r1, r0]
 800776c:	18c0      	addlt	r0, r0, r3
 800776e:	4770      	bx	lr

08007770 <_init>:
 8007770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007772:	bf00      	nop
 8007774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007776:	bc08      	pop	{r3}
 8007778:	469e      	mov	lr, r3
 800777a:	4770      	bx	lr

0800777c <_fini>:
 800777c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777e:	bf00      	nop
 8007780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007782:	bc08      	pop	{r3}
 8007784:	469e      	mov	lr, r3
 8007786:	4770      	bx	lr
