# Router 1X3 Design and Verification
Router 1X3 Design and Verification using Verilog, SystemVerilog and UVM. This project include all the RTL Design files and Verification Environment class
