Classic Timing Analyzer report for SSP
Sat Oct 29 10:43:17 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.243 ns                         ; col_in[2]                        ; translate:U2|a_select_out_t[0] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 19.669 ns                        ; matrix:U8|col_out_m[6]           ; col_m[6]                       ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.217 ns                        ; col_in[0]                        ; translate:U2|b_select_out_t[1] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 81.71 MHz ( period = 12.238 ns ) ; translate:U2|state[1]            ; translate:U2|show_out_t        ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[5]         ; clk_in     ; clk_in   ; 46           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                  ;                                ;            ;          ; 46           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+--------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 81.71 MHz ( period = 12.238 ns )                    ; translate:U2|state[1]                 ; translate:U2|show_out_t            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.319 ns                ;
; N/A                                     ; 81.86 MHz ( period = 12.216 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_ok_out_t            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.925 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[1]     ; clk_in     ; clk_in   ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.925 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[0]     ; clk_in     ; clk_in   ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.925 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[0]     ; clk_in     ; clk_in   ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 83.86 MHz ( period = 11.925 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[1]     ; clk_in     ; clk_in   ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 85.12 MHz ( period = 11.748 ns )                    ; translate:U2|state[1]                 ; translate:U2|ready_out_t           ; clk_in     ; clk_in   ; None                        ; None                      ; 5.829 ns                ;
; N/A                                     ; 85.14 MHz ( period = 11.746 ns )                    ; translate:U2|state[1]                 ; translate:U2|start_out_t           ; clk_in     ; clk_in   ; None                        ; None                      ; 5.827 ns                ;
; N/A                                     ; 89.13 MHz ( period = 11.219 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_ok_out_t            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[0]     ; clk_in     ; clk_in   ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 90.11 MHz ( period = 11.097 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.388 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.373 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.373 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.373 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.373 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.368 ns               ;
; N/A                                     ; 91.70 MHz ( period = 10.905 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.196 ns               ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.181 ns               ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.181 ns               ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.181 ns               ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.181 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.176 ns               ;
; N/A                                     ; 91.92 MHz ( period = 10.879 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.170 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 92.09 MHz ( period = 10.859 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 10.150 ns               ;
; N/A                                     ; 94.43 MHz ( period = 10.590 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.881 ns                ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.878 ns                ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 94.56 MHz ( period = 10.575 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 94.56 MHz ( period = 10.575 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 94.56 MHz ( period = 10.575 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 94.56 MHz ( period = 10.575 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.866 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.861 ns                ;
; N/A                                     ; 95.28 MHz ( period = 10.495 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.786 ns                ;
; N/A                                     ; 95.42 MHz ( period = 10.480 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 95.42 MHz ( period = 10.480 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 95.42 MHz ( period = 10.480 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 95.42 MHz ( period = 10.480 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.771 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.475 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 96.20 MHz ( period = 10.395 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.680 ns                ;
; N/A                                     ; 96.44 MHz ( period = 10.369 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.660 ns                ;
; N/A                                     ; 96.50 MHz ( period = 10.363 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 96.91 MHz ( period = 10.319 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.610 ns                ;
; N/A                                     ; 97.76 MHz ( period = 10.229 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.520 ns                ;
; N/A                                     ; 97.90 MHz ( period = 10.214 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 97.90 MHz ( period = 10.214 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 97.90 MHz ( period = 10.214 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 97.90 MHz ( period = 10.214 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 97.95 MHz ( period = 10.209 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.485 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.189 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 98.75 MHz ( period = 10.127 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.418 ns                ;
; N/A                                     ; 99.00 MHz ( period = 10.101 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 99.06 MHz ( period = 10.095 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[1]     ; clk_in     ; clk_in   ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; 99.07 MHz ( period = 10.094 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 99.21 MHz ( period = 10.080 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.371 ns                ;
; N/A                                     ; 99.22 MHz ( period = 10.079 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 99.22 MHz ( period = 10.079 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 99.22 MHz ( period = 10.079 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 99.22 MHz ( period = 10.079 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.370 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 100.15 MHz ( period = 9.985 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.276 ns                ;
; N/A                                     ; 100.21 MHz ( period = 9.979 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.270 ns                ;
; N/A                                     ; 101.27 MHz ( period = 9.875 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.166 ns                ;
; N/A                                     ; 101.28 MHz ( period = 9.874 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.165 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.151 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.151 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.151 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.151 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[0]     ; clk_in     ; clk_in   ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[1]     ; clk_in     ; clk_in   ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 101.92 MHz ( period = 9.812 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.103 ns                ;
; N/A                                     ; 102.89 MHz ( period = 9.719 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 102.91 MHz ( period = 9.717 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 103.17 MHz ( period = 9.693 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.984 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 103.77 MHz ( period = 9.637 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 104.34 MHz ( period = 9.584 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 104.41 MHz ( period = 9.578 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.869 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; translate:U2|state[0]                 ; translate:U2|show_out_t            ; clk_in     ; clk_in   ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 105.81 MHz ( period = 9.451 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.742 ns                ;
; N/A                                     ; 106.03 MHz ( period = 9.431 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 106.78 MHz ( period = 9.365 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.85 MHz ( period = 9.359 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.650 ns                ;
; N/A                                     ; 106.86 MHz ( period = 9.358 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.649 ns                ;
; N/A                                     ; 107.10 MHz ( period = 9.337 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|start_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|show_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|ready_out_p       ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_ok_out_p        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.33 MHz ( period = 9.317 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.608 ns                ;
; N/A                                     ; 107.34 MHz ( period = 9.316 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|counter_p[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.607 ns                ;
; N/A                                     ; 109.33 MHz ( period = 9.147 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.438 ns                ;
; N/A                                     ; 109.40 MHz ( period = 9.141 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|counter_p[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.432 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                              ;
+------------------------------------------+----------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                             ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[7] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[7] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[7] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[6] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[7] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[5] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[6] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[6] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[6] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.569 ns                 ;
+------------------------------------------+----------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                             ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; N/A   ; None         ; 4.243 ns   ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.028 ns   ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.925 ns   ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.736 ns   ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.706 ns   ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.587 ns   ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.509 ns   ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.505 ns   ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.501 ns   ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.496 ns   ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.484 ns   ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.448 ns   ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.423 ns   ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.423 ns   ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.423 ns   ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.330 ns   ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.324 ns   ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.323 ns   ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.316 ns   ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.308 ns   ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.308 ns   ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.289 ns   ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.284 ns   ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.270 ns   ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.246 ns   ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.244 ns   ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.192 ns   ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.162 ns   ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.061 ns   ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 2.814 ns   ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 2.814 ns   ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 2.624 ns   ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 2.509 ns   ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 2.422 ns   ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 2.106 ns   ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 2.104 ns   ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
+-------+--------------+------------+-----------+--------------------------------+----------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To         ; From Clock ;
+-------+--------------+------------+------------------------------------+------------+------------+
; N/A   ; None         ; 19.669 ns  ; matrix:U8|col_out_m[6]             ; col_m[6]   ; clk_in     ;
; N/A   ; None         ; 19.351 ns  ; matrix:U8|col_out_m[2]             ; col_m[2]   ; clk_in     ;
; N/A   ; None         ; 19.004 ns  ; matrix:U8|col_out_m[5]             ; col_m[5]   ; clk_in     ;
; N/A   ; None         ; 18.583 ns  ; matrix:U8|col_out_m[0]             ; col_m[0]   ; clk_in     ;
; N/A   ; None         ; 18.241 ns  ; matrix:U8|col_out_m[1]             ; col_m[1]   ; clk_in     ;
; N/A   ; None         ; 18.206 ns  ; matrix:U8|row_out_m[5]             ; row_m[5]   ; clk_in     ;
; N/A   ; None         ; 17.415 ns  ; matrix:U8|row_out_m[2]             ; row_m[2]   ; clk_in     ;
; N/A   ; None         ; 17.414 ns  ; matrix:U8|col_out_m[7]             ; col_m[7]   ; clk_in     ;
; N/A   ; None         ; 17.309 ns  ; matrix:U8|row_out_m[4]             ; row_m[4]   ; clk_in     ;
; N/A   ; None         ; 16.881 ns  ; matrix:U8|row_out_m[3]             ; row_m[3]   ; clk_in     ;
; N/A   ; None         ; 13.870 ns  ; translate:U2|row_out_t[3]          ; row_out[3] ; clk_in     ;
; N/A   ; None         ; 13.620 ns  ; translate:U2|row_out_t[2]          ; row_out[2] ; clk_in     ;
; N/A   ; None         ; 13.598 ns  ; translate:U2|row_out_t[1]          ; row_out[1] ; clk_in     ;
; N/A   ; None         ; 9.394 ns   ; get_select:U10|b_select_out_g[0]   ; mbs[0]     ; clk_in     ;
; N/A   ; None         ; 9.296 ns   ; prevent_shake:U3|ready_out_p       ; mre        ; clk_in     ;
; N/A   ; None         ; 9.285 ns   ; prevent_shake:U7|b_select_out_p[0] ; b_s[0]     ; clk_in     ;
; N/A   ; None         ; 9.281 ns   ; prevent_shake:U7|a_select_out_p[1] ; a_s[1]     ; clk_in     ;
; N/A   ; None         ; 9.227 ns   ; get_select:U10|b_select_out_g[1]   ; mbs[1]     ; clk_in     ;
; N/A   ; None         ; 9.185 ns   ; get_select:U10|a_select_out_g[0]   ; mas[0]     ; clk_in     ;
; N/A   ; None         ; 9.138 ns   ; get_select:U11|a_select_out_g[0]   ; a_s_f[0]   ; clk_in     ;
; N/A   ; None         ; 9.134 ns   ; get_select:U11|show_out_g          ; msh        ; clk_in     ;
; N/A   ; None         ; 9.134 ns   ; get_select:U11|show_out_g          ; sh_f       ; clk_in     ;
; N/A   ; None         ; 8.994 ns   ; prevent_shake:U7|b_select_out_p[1] ; b_s[1]     ; clk_in     ;
; N/A   ; None         ; 8.660 ns   ; prevent_shake:U3|start_out_p       ; mst        ; clk_in     ;
; N/A   ; None         ; 8.653 ns   ; get_select:U11|b_select_out_g[1]   ; b_s_f[1]   ; clk_in     ;
; N/A   ; None         ; 8.644 ns   ; get_select:U11|b_select_out_g[0]   ; b_s_f[0]   ; clk_in     ;
; N/A   ; None         ; 8.592 ns   ; get_select:U10|a_select_out_g[1]   ; mas[1]     ; clk_in     ;
; N/A   ; None         ; 8.583 ns   ; get_select:U11|a_select_out_g[1]   ; a_s_f[1]   ; clk_in     ;
; N/A   ; None         ; 7.285 ns   ; prevent_shake:U7|a_select_out_p[0] ; a_s[0]     ; clk_in     ;
+-------+--------------+------------+------------------------------------+------------+------------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                             ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; N/A           ; None        ; -1.217 ns ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -1.550 ns ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -1.552 ns ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -1.868 ns ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -1.955 ns ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.032 ns ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.034 ns ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.040 ns ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.070 ns ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.168 ns ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.194 ns ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.194 ns ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.194 ns ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.224 ns ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.245 ns ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.260 ns ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -2.260 ns ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.285 ns ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.426 ns ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.439 ns ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.447 ns ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.456 ns ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.456 ns ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.507 ns ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -2.584 ns ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.608 ns ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.641 ns ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.690 ns ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.692 ns ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -2.754 ns ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -2.754 ns ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.769 ns ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -2.782 ns ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.833 ns ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.951 ns ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.182 ns ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Oct 29 10:43:16 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "matrix:U8|col_out_m[0]" is a latch
    Warning: Node "matrix:U8|col_out_m[1]" is a latch
    Warning: Node "matrix:U8|col_out_m[2]" is a latch
    Warning: Node "matrix:U8|col_out_m[5]" is a latch
    Warning: Node "matrix:U8|col_out_m[6]" is a latch
    Warning: Node "matrix:U8|col_out_m[7]" is a latch
    Warning: Node "matrix:U8|row_out_m[2]" is a latch
    Warning: Node "matrix:U8|row_out_m[3]" is a latch
    Warning: Node "matrix:U8|row_out_m[4]" is a latch
    Warning: Node "matrix:U8|row_out_m[5]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "matrix:U8|col_out_m[7]~27" as buffer
    Info: Detected gated clock "matrix:U8|Mux3~0" as buffer
    Info: Detected ripple clock "get_select:U10|b_select_out_g[1]" as buffer
    Info: Detected ripple clock "get_select:U10|b_select_out_g[0]" as buffer
    Info: Detected ripple clock "get_select:U10|a_select_out_g[1]" as buffer
    Info: Detected ripple clock "get_select:U10|a_select_out_g[0]" as buffer
    Info: Detected ripple clock "get_select:U11|show_out_g" as buffer
    Info: Detected ripple clock "frequency_division:U1|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 81.71 MHz between source register "translate:U2|state[1]" and destination register "translate:U2|show_out_t" (period= 12.238 ns)
    Info: + Longest register to register delay is 6.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N4; Fanout = 6; REG Node = 'translate:U2|state[1]'
        Info: 2: + IC(3.137 ns) + CELL(0.200 ns) = 3.337 ns; Loc. = LC_X10_Y9_N4; Fanout = 3; COMB Node = 'translate:U2|Mux18~3'
        Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 4.071 ns; Loc. = LC_X10_Y9_N5; Fanout = 5; COMB Node = 'translate:U2|Mux25~1'
        Info: 4: + IC(1.657 ns) + CELL(0.591 ns) = 6.319 ns; Loc. = LC_X11_Y10_N7; Fanout = 2; REG Node = 'translate:U2|show_out_t'
        Info: Total cell delay = 0.991 ns ( 15.68 % )
        Info: Total interconnect delay = 5.328 ns ( 84.32 % )
    Info: - Smallest clock skew is -5.210 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y10_N7; Fanout = 2; REG Node = 'translate:U2|show_out_t'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.029 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 7; REG Node = 'frequency_division:U1|clk_out_f'
            Info: 3: + IC(3.916 ns) + CELL(0.918 ns) = 9.029 ns; Loc. = LC_X11_Y9_N4; Fanout = 6; REG Node = 'translate:U2|state[1]'
            Info: Total cell delay = 3.375 ns ( 37.38 % )
            Info: Total interconnect delay = 5.654 ns ( 62.62 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 46 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "get_select:U10|a_select_out_g[1]" and destination pin or register "matrix:U8|col_out_m[5]" for clock "clk_in" (Hold time is 7.526 ns)
    Info: + Largest clock skew is 10.558 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 14.377 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y5_N2; Fanout = 11; REG Node = 'get_select:U10|a_select_out_g[1]'
            Info: 3: + IC(0.939 ns) + CELL(0.200 ns) = 5.334 ns; Loc. = LC_X6_Y5_N0; Fanout = 4; COMB Node = 'matrix:U8|Mux3~0'
            Info: 4: + IC(1.904 ns) + CELL(0.740 ns) = 7.978 ns; Loc. = LC_X6_Y7_N6; Fanout = 10; COMB Node = 'matrix:U8|col_out_m[7]~27'
            Info: 5: + IC(5.659 ns) + CELL(0.740 ns) = 14.377 ns; Loc. = LC_X6_Y5_N7; Fanout = 1; REG Node = 'matrix:U8|col_out_m[5]'
            Info: Total cell delay = 4.137 ns ( 28.78 % )
            Info: Total interconnect delay = 10.240 ns ( 71.22 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y5_N2; Fanout = 11; REG Node = 'get_select:U10|a_select_out_g[1]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 2.656 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N2; Fanout = 11; REG Node = 'get_select:U10|a_select_out_g[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X6_Y5_N2; Fanout = 1; COMB Node = 'matrix:U8|Mux13~0'
        Info: 3: + IC(1.147 ns) + CELL(0.914 ns) = 2.656 ns; Loc. = LC_X6_Y5_N7; Fanout = 1; REG Node = 'matrix:U8|col_out_m[5]'
        Info: Total cell delay = 1.509 ns ( 56.81 % )
        Info: Total interconnect delay = 1.147 ns ( 43.19 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "translate:U2|a_select_out_t[0]" (data pin = "col_in[2]", clock pin = "clk_in") is 4.243 ns
    Info: + Longest pin to register delay is 7.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_119; Fanout = 10; PIN Node = 'col_in[2]'
        Info: 2: + IC(2.376 ns) + CELL(0.740 ns) = 4.248 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; COMB Node = 'translate:U2|Mux23~1'
        Info: 3: + IC(1.956 ns) + CELL(0.200 ns) = 6.404 ns; Loc. = LC_X10_Y9_N8; Fanout = 1; COMB Node = 'translate:U2|Mux23~2'
        Info: 4: + IC(0.734 ns) + CELL(0.591 ns) = 7.729 ns; Loc. = LC_X10_Y9_N0; Fanout = 4; REG Node = 'translate:U2|a_select_out_t[0]'
        Info: Total cell delay = 2.663 ns ( 34.45 % )
        Info: Total interconnect delay = 5.066 ns ( 65.55 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N0; Fanout = 4; REG Node = 'translate:U2|a_select_out_t[0]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk_in" to destination pin "col_m[6]" through register "matrix:U8|col_out_m[6]" is 19.669 ns
    Info: + Longest clock path from clock "clk_in" to source register is 14.514 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y5_N2; Fanout = 11; REG Node = 'get_select:U10|a_select_out_g[1]'
        Info: 3: + IC(0.939 ns) + CELL(0.200 ns) = 5.334 ns; Loc. = LC_X6_Y5_N0; Fanout = 4; COMB Node = 'matrix:U8|Mux3~0'
        Info: 4: + IC(1.904 ns) + CELL(0.740 ns) = 7.978 ns; Loc. = LC_X6_Y7_N6; Fanout = 10; COMB Node = 'matrix:U8|col_out_m[7]~27'
        Info: 5: + IC(5.796 ns) + CELL(0.740 ns) = 14.514 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; REG Node = 'matrix:U8|col_out_m[6]'
        Info: Total cell delay = 4.137 ns ( 28.50 % )
        Info: Total interconnect delay = 10.377 ns ( 71.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; REG Node = 'matrix:U8|col_out_m[6]'
        Info: 2: + IC(2.833 ns) + CELL(2.322 ns) = 5.155 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'col_m[6]'
        Info: Total cell delay = 2.322 ns ( 45.04 % )
        Info: Total interconnect delay = 2.833 ns ( 54.96 % )
Info: th for register "translate:U2|b_select_out_t[1]" (data pin = "col_in[0]", clock pin = "clk_in") is -1.217 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N2; Fanout = 4; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.257 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_117; Fanout = 11; PIN Node = 'col_in[0]'
        Info: 2: + IC(2.942 ns) + CELL(1.183 ns) = 5.257 ns; Loc. = LC_X10_Y9_N2; Fanout = 4; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.315 ns ( 44.04 % )
        Info: Total interconnect delay = 2.942 ns ( 55.96 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Sat Oct 29 10:43:17 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


