Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 06 13:32:07 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[0]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[10]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[11]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[12]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[13]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[14]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[15]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[16]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[17]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[18]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[19]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[1]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[20]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[2]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[3]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[4]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[5]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[6]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[7]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[8]/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: clkgen2/cnt_reg[9]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rx1/O_datard_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.692        0.000                      0                  109        0.117        0.000                      0                  109        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.692        0.000                      0                  109        0.117        0.000                      0                  109        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.800ns (16.976%)  route 3.913ns (83.024%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.753     9.800    clkgen2/clk_50M_BUFG
    SLICE_X36Y50         FDRE                                         r  clkgen2/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.777    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clkgen2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.800ns (16.935%)  route 3.924ns (83.065%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.764     9.811    clkgen2/clk_50M_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen2/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445    14.786    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkgen2/cnt_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    clkgen2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkgen2/cnt_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 clkgen2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.800ns (16.932%)  route 3.925ns (83.068%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clkgen2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clkgen2/cnt_reg[11]/Q
                         net (fo=2, routed)           1.097     6.640    clkgen2/cnt_reg[11]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.764 r  clkgen2/clk_50M_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.343     7.107    clkgen2/clk_50M_BUFG_inst_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.231 r  clkgen2/clk_50M_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     7.951    clk_50M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.047 r  clk_50M_BUFG_inst/O
                         net (fo=58, routed)          1.765     9.812    clkgen2/clk_50M_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkgen2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clkgen2/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen2/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clkgen2/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkgen2/cnt_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    clkgen2/cnt_reg[18]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  clkgen2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    clkgen2/cnt_reg[16]_i_1__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clkgen2/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    clkgen2/cnt_reg[20]_i_1__0_n_7
    SLICE_X36Y50         FDRE                                         r  clkgen2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     1.958    clkgen2/CLK_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clkgen2/cnt_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkgen2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkgen1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.475    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  clkgen1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clkgen1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.125     1.765    clkgen1/cnt_reg[14]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clkgen1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    clkgen1/cnt_reg[12]_i_1_n_5
    SLICE_X60Y95         FDRE                                         r  clkgen1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.989    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  clkgen1/cnt_reg[14]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.134     1.609    clkgen1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u1/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    u1/CLK_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  u1/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u1/sclk_reg/Q
                         net (fo=2, routed)           0.177     1.818    u1/J_MIC3_Pin4_OBUF
    SLICE_X64Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  u1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.863    u1/sclk_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  u1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     1.991    u1/CLK_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  u1/sclk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.120     1.596    u1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkgen1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.474    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  clkgen1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  clkgen1/cnt_reg[2]/Q
                         net (fo=4, routed)           0.127     1.765    clkgen1/cnt_reg[2]
    SLICE_X60Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clkgen1/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.875    clkgen1/cnt_reg[0]_i_2_n_5
    SLICE_X60Y92         FDRE                                         r  clkgen1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.860     1.988    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  clkgen1/cnt_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X60Y92         FDRE (Hold_fdre_C_D)         0.134     1.608    clkgen1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkgen1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen1/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.475    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  clkgen1/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clkgen1/cnt_reg[18]/Q
                         net (fo=4, routed)           0.127     1.766    clkgen1/cnt_reg[18]
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  clkgen1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    clkgen1/cnt_reg[16]_i_1_n_5
    SLICE_X60Y96         FDRE                                         r  clkgen1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.989    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  clkgen1/cnt_reg[18]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.134     1.609    clkgen1/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    u1/CLK_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u1/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u1/count2_reg[8]/Q
                         net (fo=5, routed)           0.117     1.735    u1/count2_reg[8]
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  u1/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    u1/count2_reg[8]_i_1_n_7
    SLICE_X65Y93         FDRE                                         r  u1/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     1.991    u1/CLK_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u1/count2_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.105     1.581    u1/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    u1/CLK_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u1/count2_reg[11]/Q
                         net (fo=5, routed)           0.130     1.747    u1/count2_reg[11]
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  u1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    u1/count2_reg[8]_i_1_n_4
    SLICE_X65Y93         FDRE                                         r  u1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     1.991    u1/CLK_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  u1/count2_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.105     1.581    u1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u1/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.187%)  route 0.125ns (32.813%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.475    u1/CLK_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  u1/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u1/count2_reg[4]/Q
                         net (fo=8, routed)           0.125     1.741    u1/count2_reg[4]
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  u1/count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    u1/count2_reg[4]_i_1_n_7
    SLICE_X65Y92         FDRE                                         r  u1/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     1.990    u1/CLK_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  u1/count2_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.105     1.580    u1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.475    u1/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  u1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u1/count2_reg[3]/Q
                         net (fo=11, routed)          0.133     1.749    u1/count2_reg[3]
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  u1/count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    u1/count2_reg[0]_i_1_n_4
    SLICE_X65Y91         FDRE                                         r  u1/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     1.990    u1/CLK_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  u1/count2_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    u1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clkgen1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.475    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  clkgen1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  clkgen1/cnt_reg[6]/Q
                         net (fo=4, routed)           0.137     1.776    clkgen1/cnt_reg[6]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  clkgen1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    clkgen1/cnt_reg[4]_i_1_n_5
    SLICE_X60Y93         FDRE                                         r  clkgen1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     1.989    clkgen1/CLK_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  clkgen1/cnt_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.134     1.609    clkgen1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y94   clkgen1/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y94   clkgen1/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   clkgen1/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   clkgen1/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   clkgen1/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   clkgen1/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   clkgen1/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   clkgen1/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   clkgen1/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkgen2/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen2/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clkgen2/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkgen2/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkgen2/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkgen2/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clkgen2/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clkgen2/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clkgen2/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clkgen2/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   clkgen1/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   clkgen1/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   clkgen1/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   clkgen1/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   clkgen1/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   clkgen1/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   clkgen1/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   clkgen1/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   clkgen1/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   clkgen1/cnt_reg[19]/C



