Classic Timing Analyzer report for top_level
Sun Jan 08 17:41:57 2012
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Setup: 'instruction[5]'
  7. Clock Setup: 'instruction[4]'
  8. Clock Hold: 'clock'
  9. Clock Hold: 'instruction[5]'
 10. Clock Hold: 'instruction[4]'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                            ;
+-------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+----------------+----------------+--------------+
; Type                          ; Slack                                    ; Required Time ; Actual Time                      ; From                                             ; To                                               ; From Clock     ; To Clock       ; Failed Paths ;
+-------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+----------------+----------------+--------------+
; Worst-case tsu                ; N/A                                      ; None          ; 19.083 ns                        ; instruction[8]                                   ; 4bit_register:inst5|inst1                        ; --             ; instruction[5] ; 0            ;
; Worst-case tco                ; N/A                                      ; None          ; 26.047 ns                        ; 4bit_register:inst7|inst3                        ; mul_a_in[0]                                      ; clock          ; --             ; 0            ;
; Worst-case tpd                ; N/A                                      ; None          ; 29.140 ns                        ; instruction[8]                                   ; a_contents[2]                                    ; --             ; --             ; 0            ;
; Worst-case th                 ; N/A                                      ; None          ; 9.513 ns                         ; reg_select_overide                               ; 4bit_register:inst7|inst                         ; --             ; clock          ; 0            ;
; Clock Setup: 'clock'          ; N/A                                      ; None          ; 96.80 MHz ( period = 10.331 ns ) ; instruction_decode:inst1|mul_decode:inst2|inst2  ; instruction_decode:inst1|mul_decode:inst2|inst26 ; clock          ; clock          ; 0            ;
; Clock Setup: 'instruction[5]' ; N/A                                      ; None          ; 149.79 MHz ( period = 6.676 ns ) ; 4bit_register:inst7|inst                         ; 4bit_register:inst5|inst                         ; instruction[5] ; instruction[5] ; 0            ;
; Clock Setup: 'instruction[4]' ; N/A                                      ; None          ; 149.84 MHz ( period = 6.674 ns ) ; 4bit_register:inst7|inst                         ; 4bit_register:inst5|inst                         ; instruction[4] ; instruction[4] ; 0            ;
; Clock Hold: 'clock'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; instruction_decode:inst1|mul_decode:inst2|inst26 ; instruction_decode:inst1|mul_decode:inst2|inst45 ; clock          ; clock          ; 53           ;
; Clock Hold: 'instruction[5]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 4bit_register:inst5|inst3                        ; 4bit_register:inst7|inst3                        ; instruction[5] ; instruction[5] ; 8            ;
; Clock Hold: 'instruction[4]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 4bit_register:inst5|inst3                        ; 4bit_register:inst7|inst3                        ; instruction[4] ; instruction[4] ; 8            ;
; Total number of failed paths  ;                                          ;               ;                                  ;                                                  ;                                                  ;                ;                ; 69           ;
+-------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+----------------+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C20F400C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; instruction[5]  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; instruction[4]  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                              ; To                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 96.80 MHz ( period = 10.331 ns )               ; instruction_decode:inst1|mul_decode:inst2|inst2   ; instruction_decode:inst1|mul_decode:inst2|inst26  ; clock      ; clock    ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; 98.96 MHz ( period = 10.105 ns )               ; instruction_decode:inst1|mul_decode:inst2|inst45  ; instruction_decode:inst1|mul_decode:inst2|inst26  ; clock      ; clock    ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; 116.73 MHz ( period = 8.567 ns )               ; 4bit_register:inst7|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; 116.80 MHz ( period = 8.562 ns )               ; 4bit_register:inst7|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 117.03 MHz ( period = 8.545 ns )               ; 4bit_register:inst7|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; 119.18 MHz ( period = 8.391 ns )               ; 4bit_register:inst7|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; 121.24 MHz ( period = 8.248 ns )               ; 4bit_register:inst7|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 122.44 MHz ( period = 8.167 ns )               ; 4bit_register:inst7|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; 122.59 MHz ( period = 8.157 ns )               ; 4bit_register:inst7|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.761 ns                ;
; N/A   ; 123.96 MHz ( period = 8.067 ns )               ; 4bit_register:inst7|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; 124.84 MHz ( period = 8.010 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock      ; clock    ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; 127.65 MHz ( period = 7.834 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock      ; clock    ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; 151.84 MHz ( period = 6.586 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock      ; clock    ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; 152.77 MHz ( period = 6.546 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 9.463 ns                ;
; N/A   ; 154.89 MHz ( period = 6.456 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 9.377 ns                ;
; N/A   ; 155.96 MHz ( period = 6.412 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock      ; clock    ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; 158.55 MHz ( period = 6.307 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 9.224 ns                ;
; N/A   ; 158.68 MHz ( period = 6.302 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 9.223 ns                ;
; N/A   ; 158.83 MHz ( period = 6.296 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 9.213 ns                ;
; N/A   ; 169.15 MHz ( period = 5.912 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 8.833 ns                ;
; N/A   ; 171.03 MHz ( period = 5.847 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 8.764 ns                ;
; N/A   ; 171.44 MHz ( period = 5.833 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 8.754 ns                ;
; N/A   ; 171.56 MHz ( period = 5.829 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 8.746 ns                ;
; N/A   ; 173.70 MHz ( period = 5.757 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 8.678 ns                ;
; N/A   ; 178.32 MHz ( period = 5.608 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 8.525 ns                ;
; N/A   ; 178.48 MHz ( period = 5.603 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 8.524 ns                ;
; N/A   ; 178.67 MHz ( period = 5.597 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 8.514 ns                ;
; N/A   ; 191.83 MHz ( period = 5.213 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 8.134 ns                ;
; N/A   ; 194.78 MHz ( period = 5.134 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 8.055 ns                ;
; N/A   ; 194.93 MHz ( period = 5.130 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 8.047 ns                ;
; N/A   ; 235.35 MHz ( period = 4.249 ns )               ; 4bit_register:inst7|inst                          ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 238.27 MHz ( period = 4.197 ns )               ; 4bit_register:inst4|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 239.35 MHz ( period = 4.178 ns )               ; 4bit_register:inst4|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; 242.54 MHz ( period = 4.123 ns )               ; 4bit_register:inst7|inst3                         ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; 4bit_register:inst7|inst2                         ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; 4bit_register:inst5|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; 243.90 MHz ( period = 4.100 ns )               ; 4bit_register:inst5|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; 244.26 MHz ( period = 4.094 ns )               ; 4bit_register:inst4|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; 244.56 MHz ( period = 4.089 ns )               ; 4bit_register:inst4|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; 4bit_register:inst4|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.948 ns                ;
; N/A   ; 246.67 MHz ( period = 4.054 ns )               ; 4bit_register:inst4|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns )               ; 4bit_register:inst5|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns )               ; 4bit_register:inst5|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; 251.00 MHz ( period = 3.984 ns )               ; 4bit_register:inst4|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; 253.10 MHz ( period = 3.951 ns )               ; 4bit_register:inst5|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 254.71 MHz ( period = 3.926 ns )               ; 4bit_register:inst5|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; 256.74 MHz ( period = 3.895 ns )               ; 4bit_register:inst5|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; 263.16 MHz ( period = 3.800 ns )               ; 4bit_register:inst4|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; 263.57 MHz ( period = 3.794 ns )               ; 4bit_register:inst7|inst1                         ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; 281.85 MHz ( period = 3.548 ns )               ; 4bit_register:inst5|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 1.426 ns                ;
; N/A   ; 286.70 MHz ( period = 3.488 ns )               ; instruction_decode:inst1|mul_decode:inst2|inst26  ; instruction_decode:inst1|mul_decode:inst2|inst26  ; clock      ; clock    ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock      ; clock    ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 4.857 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|mul_decode:inst2|inst2   ; instruction_decode:inst1|mul_decode:inst2|inst2   ; clock      ; clock    ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 4.840 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 4.804 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 4.754 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|mul_decode:inst2|inst45  ; instruction_decode:inst1|mul_decode:inst2|inst2   ; clock      ; clock    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|mul_decode:inst2|inst45  ; instruction_decode:inst1|mul_decode:inst2|inst45  ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 4.571 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 4.554 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 4.468 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 4.337 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 4.336 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 4.257 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 4.234 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                        ; None                      ; 9.374 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; instruction_decode:inst1|str_decode:inst62|inst2  ; clock      ; clock    ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock      ; clock    ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; instruction_decode:inst1|str_decode:inst62|inst45 ; clock      ; clock    ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                        ; None                      ; 9.180 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                        ; None                      ; 8.965 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 3.767 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 3.766 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 3.687 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; instruction_decode:inst1|str_decode:inst62|inst2  ; clock      ; clock    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                        ; None                      ; 8.675 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst26 ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock      ; clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                        ; None                      ; 8.516 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                        ; None                      ; 8.481 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                        ; None                      ; 8.266 ns                ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'instruction[5]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock     ; To Clock       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 149.79 MHz ( period = 6.676 ns )               ; 4bit_register:inst7|inst  ; 4bit_register:inst5|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; 149.88 MHz ( period = 6.672 ns )               ; 4bit_register:inst7|inst  ; 4bit_register:inst4|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 150.26 MHz ( period = 6.655 ns )               ; 4bit_register:inst7|inst3 ; 4bit_register:inst4|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; 153.85 MHz ( period = 6.500 ns )               ; 4bit_register:inst7|inst2 ; 4bit_register:inst5|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; 157.28 MHz ( period = 6.358 ns )               ; 4bit_register:inst7|inst2 ; 4bit_register:inst4|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 159.34 MHz ( period = 6.276 ns )               ; 4bit_register:inst7|inst3 ; 4bit_register:inst5|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns )               ; 4bit_register:inst7|inst1 ; 4bit_register:inst5|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.761 ns                ;
; N/A   ; 161.89 MHz ( period = 6.177 ns )               ; 4bit_register:inst7|inst1 ; 4bit_register:inst4|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst  ; 4bit_register:inst7|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst5|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst4|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst3 ; 4bit_register:inst7|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst2 ; 4bit_register:inst7|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst5|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst4|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst5|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst4|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst5|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.948 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst4|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst5|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst5|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst4|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst4|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst4|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst4|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst5|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst1 ; 4bit_register:inst7|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst5|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.426 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'instruction[4]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock     ; To Clock       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 149.84 MHz ( period = 6.674 ns )               ; 4bit_register:inst7|inst  ; 4bit_register:inst5|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; 149.86 MHz ( period = 6.673 ns )               ; 4bit_register:inst7|inst  ; 4bit_register:inst4|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; 150.24 MHz ( period = 6.656 ns )               ; 4bit_register:inst7|inst3 ; 4bit_register:inst4|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.153 ns                ;
; N/A   ; 153.89 MHz ( period = 6.498 ns )               ; 4bit_register:inst7|inst2 ; 4bit_register:inst5|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; 157.26 MHz ( period = 6.359 ns )               ; 4bit_register:inst7|inst2 ; 4bit_register:inst4|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 159.39 MHz ( period = 6.274 ns )               ; 4bit_register:inst7|inst3 ; 4bit_register:inst5|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.771 ns                ;
; N/A   ; 159.64 MHz ( period = 6.264 ns )               ; 4bit_register:inst7|inst1 ; 4bit_register:inst5|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.761 ns                ;
; N/A   ; 161.86 MHz ( period = 6.178 ns )               ; 4bit_register:inst7|inst1 ; 4bit_register:inst4|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst  ; 4bit_register:inst7|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst5|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst4|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.056 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst3 ; 4bit_register:inst7|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst2 ; 4bit_register:inst7|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst5|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst4|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst5|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst4|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst5|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.948 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst4|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst5|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst5|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst4|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst4|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst4|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst4|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst5|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst7|inst1 ; 4bit_register:inst7|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst5|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.426 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                           ;
+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                              ; To                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|mul_decode:inst2|inst26  ; instruction_decode:inst1|mul_decode:inst2|inst45  ; clock      ; clock    ; None                       ; None                       ; 0.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 3.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst26 ; instruction_decode:inst1|str_decode:inst62|inst45 ; clock      ; clock    ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3                         ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1                         ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1                         ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3                         ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2                         ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst                          ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst                          ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2                         ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 7.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                       ; None                       ; 7.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                       ; None                       ; 7.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                       ; None                       ; 7.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 7.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst2                         ; clock      ; clock    ; None                       ; None                       ; 7.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst                          ; clock      ; clock    ; None                       ; None                       ; 7.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst7|inst3                         ; clock      ; clock    ; None                       ; None                       ; 7.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 3.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 3.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|mul_decode:inst2|inst45  ; instruction_decode:inst1|mul_decode:inst2|inst45  ; clock      ; clock    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|mul_decode:inst2|inst45  ; instruction_decode:inst1|mul_decode:inst2|inst2   ; clock      ; clock    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock      ; clock    ; None                       ; None                       ; 1.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                       ; None                       ; 1.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|mul_decode:inst2|inst2   ; instruction_decode:inst1|mul_decode:inst2|inst2   ; clock      ; clock    ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 1.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; instruction_decode:inst1|str_decode:inst62|inst2  ; clock      ; clock    ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst7|inst1                         ; 4bit_register:inst7|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'instruction[5]'                                                                                                                                                                                            ;
+------------------------------------------+---------------------------+---------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                      ; To                        ; From Clock     ; To Clock       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------+---------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3 ; 4bit_register:inst7|inst3 ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1 ; 4bit_register:inst7|inst1 ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1 ; 4bit_register:inst7|inst1 ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3 ; 4bit_register:inst7|inst3 ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2 ; 4bit_register:inst7|inst2 ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst  ; 4bit_register:inst7|inst  ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst  ; 4bit_register:inst7|inst  ; instruction[5] ; instruction[5] ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2 ; 4bit_register:inst7|inst2 ; instruction[5] ; instruction[5] ; None                       ; None                       ; 2.071 ns                 ;
+------------------------------------------+---------------------------+---------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'instruction[4]'                                                                                                                                                                                            ;
+------------------------------------------+---------------------------+---------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                      ; To                        ; From Clock     ; To Clock       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------+---------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3 ; 4bit_register:inst7|inst3 ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1 ; 4bit_register:inst7|inst1 ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1 ; 4bit_register:inst7|inst1 ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3 ; 4bit_register:inst7|inst3 ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2 ; 4bit_register:inst7|inst2 ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst  ; 4bit_register:inst7|inst  ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst  ; 4bit_register:inst7|inst  ; instruction[4] ; instruction[4] ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2 ; 4bit_register:inst7|inst2 ; instruction[4] ; instruction[4] ; None                       ; None                       ; 2.071 ns                 ;
+------------------------------------------+---------------------------+---------------------------+----------------+----------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+---------------------------------------------------+----------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From           ; To                                                ; To Clock       ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+---------------------------------------------------+----------------+
; N/A                                     ; None                                                ; 19.083 ns  ; instruction[8] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 18.994 ns  ; instruction[8] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 18.844 ns  ; instruction[8] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 18.840 ns  ; instruction[8] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 18.830 ns  ; instruction[8] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 18.450 ns  ; instruction[8] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 18.368 ns  ; instruction[8] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 18.363 ns  ; instruction[8] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 17.972 ns  ; instruction[8] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 17.886 ns  ; instruction[8] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 17.733 ns  ; instruction[8] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 17.732 ns  ; instruction[8] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 17.719 ns  ; instruction[8] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 17.342 ns  ; instruction[8] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 17.260 ns  ; instruction[8] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 17.252 ns  ; instruction[8] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 15.761 ns  ; instruction[7] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 15.672 ns  ; instruction[7] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 15.522 ns  ; instruction[7] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 15.518 ns  ; instruction[7] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 15.508 ns  ; instruction[7] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 15.128 ns  ; instruction[7] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 15.046 ns  ; instruction[7] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 15.041 ns  ; instruction[7] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 15.009 ns  ; instruction[8] ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 14.850 ns  ; instruction[8] ; 4bit_register:inst5|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 14.808 ns  ; instruction[8] ; instruction_decode:inst1|mul_decode:inst2|inst26  ; clock          ;
; N/A                                     ; None                                                ; 14.760 ns  ; instruction[8] ; 4bit_register:inst4|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 14.720 ns  ; instruction[8] ; 4bit_register:inst7|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 14.650 ns  ; instruction[7] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 14.611 ns  ; instruction[8] ; 4bit_register:inst5|inst                          ; clock          ;
; N/A                                     ; None                                                ; 14.606 ns  ; instruction[8] ; 4bit_register:inst4|inst                          ; clock          ;
; N/A                                     ; None                                                ; 14.597 ns  ; instruction[8] ; 4bit_register:inst5|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 14.564 ns  ; instruction[7] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 14.558 ns  ; instruction[8] ; 4bit_register:inst7|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 14.526 ns  ; instruction[8] ; 4bit_register:inst7|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 14.411 ns  ; instruction[7] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 14.410 ns  ; instruction[7] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 14.397 ns  ; instruction[7] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 14.308 ns  ; instruction[8] ; 4bit_register:inst7|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 14.216 ns  ; instruction[8] ; 4bit_register:inst4|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 14.134 ns  ; instruction[8] ; 4bit_register:inst4|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 14.130 ns  ; instruction[8] ; 4bit_register:inst5|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 14.020 ns  ; instruction[7] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 13.938 ns  ; instruction[7] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 13.930 ns  ; instruction[7] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 13.664 ns  ; instruction[7] ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 13.611 ns  ; instruction[8] ; 4bit_register:inst7|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 13.449 ns  ; instruction[8] ; 4bit_register:inst7|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 13.417 ns  ; instruction[8] ; 4bit_register:inst7|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 13.199 ns  ; instruction[8] ; 4bit_register:inst7|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 13.141 ns  ; instruction[6] ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 12.359 ns  ; instruction[1] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 12.270 ns  ; instruction[1] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 12.120 ns  ; instruction[1] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 12.116 ns  ; instruction[1] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 12.109 ns  ; instruction[1] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.894 ns  ; instruction[6] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.805 ns  ; instruction[6] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.726 ns  ; instruction[1] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.693 ns  ; instruction[8] ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 11.687 ns  ; instruction[7] ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 11.655 ns  ; instruction[6] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 11.651 ns  ; instruction[6] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 11.647 ns  ; instruction[1] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.642 ns  ; instruction[1] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.641 ns  ; instruction[6] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.528 ns  ; instruction[7] ; 4bit_register:inst5|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 11.486 ns  ; instruction[7] ; instruction_decode:inst1|mul_decode:inst2|inst26  ; clock          ;
; N/A                                     ; None                                                ; 11.438 ns  ; instruction[7] ; 4bit_register:inst4|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 11.398 ns  ; instruction[7] ; 4bit_register:inst7|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.289 ns  ; instruction[7] ; 4bit_register:inst5|inst                          ; clock          ;
; N/A                                     ; None                                                ; 11.284 ns  ; instruction[7] ; 4bit_register:inst4|inst                          ; clock          ;
; N/A                                     ; None                                                ; 11.275 ns  ; instruction[7] ; 4bit_register:inst5|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 11.261 ns  ; instruction[6] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.248 ns  ; instruction[1] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 11.236 ns  ; instruction[7] ; 4bit_register:inst7|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.204 ns  ; instruction[7] ; 4bit_register:inst7|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 11.179 ns  ; instruction[6] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.174 ns  ; instruction[6] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 11.162 ns  ; instruction[1] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 11.009 ns  ; instruction[1] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 11.008 ns  ; instruction[1] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 10.998 ns  ; instruction[1] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.986 ns  ; instruction[7] ; 4bit_register:inst7|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.894 ns  ; instruction[7] ; 4bit_register:inst4|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 10.812 ns  ; instruction[7] ; 4bit_register:inst4|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 10.808 ns  ; instruction[7] ; 4bit_register:inst5|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 10.783 ns  ; instruction[6] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.697 ns  ; instruction[6] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.618 ns  ; instruction[1] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.544 ns  ; instruction[6] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 10.543 ns  ; instruction[6] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 10.539 ns  ; instruction[1] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.531 ns  ; instruction[1] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.530 ns  ; instruction[6] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.487 ns  ; instruction[8] ; 4bit_register:inst7|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 10.457 ns  ; decode         ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 10.325 ns  ; instruction[8] ; 4bit_register:inst7|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 10.293 ns  ; instruction[8] ; 4bit_register:inst7|inst                          ; clock          ;
; N/A                                     ; None                                                ; 10.289 ns  ; instruction[7] ; 4bit_register:inst7|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.153 ns  ; instruction[6] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.127 ns  ; instruction[7] ; 4bit_register:inst7|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.095 ns  ; instruction[7] ; 4bit_register:inst7|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 10.075 ns  ; instruction[8] ; 4bit_register:inst7|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 10.071 ns  ; instruction[6] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 10.063 ns  ; instruction[6] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.877 ns   ; instruction[7] ; 4bit_register:inst7|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.658 ns   ; instruction[3] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.653 ns   ; instruction[4] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.569 ns   ; instruction[3] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.564 ns   ; instruction[4] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.419 ns   ; instruction[3] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 9.415 ns   ; instruction[3] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 9.414 ns   ; instruction[4] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 9.410 ns   ; instruction[4] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 9.408 ns   ; instruction[3] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.397 ns   ; instruction[4] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.052 ns   ; instruction[5] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.025 ns   ; instruction[3] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.020 ns   ; instruction[4] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.963 ns   ; instruction[5] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.946 ns   ; instruction[3] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.941 ns   ; instruction[3] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.935 ns   ; instruction[4] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.930 ns   ; instruction[4] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.813 ns   ; instruction[5] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.809 ns   ; instruction[5] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.799 ns   ; instruction[5] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.636 ns   ; instruction[2] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.632 ns   ; instruction[2] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.613 ns   ; instruction[2] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.547 ns   ; instruction[3] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.542 ns   ; instruction[4] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.524 ns   ; instruction[2] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.461 ns   ; instruction[3] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.456 ns   ; instruction[4] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.419 ns   ; instruction[5] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.337 ns   ; instruction[5] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.332 ns   ; instruction[5] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.308 ns   ; instruction[3] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 8.307 ns   ; instruction[3] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 8.303 ns   ; instruction[4] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 8.302 ns   ; instruction[4] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 8.297 ns   ; instruction[3] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.286 ns   ; instruction[4] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.139 ns   ; instruction[6] ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 8.126 ns   ; instruction[1] ; 4bit_register:inst5|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 8.094 ns   ; instruction[2] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.036 ns   ; instruction[1] ; 4bit_register:inst4|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 7.996 ns   ; instruction[1] ; 4bit_register:inst7|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.941 ns   ; instruction[5] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.937 ns   ; instruction[6] ; instruction_decode:inst1|mul_decode:inst2|inst26  ; clock          ;
; N/A                                     ; None                                                ; 7.917 ns   ; instruction[3] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.912 ns   ; instruction[4] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.887 ns   ; instruction[1] ; 4bit_register:inst5|inst                          ; clock          ;
; N/A                                     ; None                                                ; 7.882 ns   ; instruction[1] ; 4bit_register:inst4|inst                          ; clock          ;
; N/A                                     ; None                                                ; 7.876 ns   ; instruction[1] ; 4bit_register:inst5|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 7.855 ns   ; instruction[5] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.838 ns   ; instruction[3] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.837 ns   ; instruction[1] ; 4bit_register:inst7|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.830 ns   ; instruction[3] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.827 ns   ; instruction[4] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.819 ns   ; instruction[4] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.802 ns   ; instruction[1] ; 4bit_register:inst7|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 7.717 ns   ; instruction[2] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.702 ns   ; instruction[5] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.701 ns   ; instruction[5] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.688 ns   ; instruction[5] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.661 ns   ; instruction[6] ; 4bit_register:inst5|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 7.632 ns   ; instruction[2] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.627 ns   ; instruction[2] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.587 ns   ; instruction[1] ; 4bit_register:inst7|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.571 ns   ; instruction[6] ; 4bit_register:inst4|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 7.531 ns   ; instruction[6] ; 4bit_register:inst7|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.525 ns   ; instruction[2] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.524 ns   ; instruction[2] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.502 ns   ; instruction[2] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.492 ns   ; instruction[1] ; 4bit_register:inst4|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 7.422 ns   ; instruction[6] ; 4bit_register:inst5|inst                          ; clock          ;
; N/A                                     ; None                                                ; 7.417 ns   ; instruction[6] ; 4bit_register:inst4|inst                          ; clock          ;
; N/A                                     ; None                                                ; 7.416 ns   ; instruction[2] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.413 ns   ; instruction[1] ; 4bit_register:inst4|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 7.409 ns   ; instruction[1] ; 4bit_register:inst5|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 7.408 ns   ; instruction[6] ; 4bit_register:inst5|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 7.369 ns   ; instruction[6] ; 4bit_register:inst7|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.337 ns   ; instruction[6] ; 4bit_register:inst7|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 7.311 ns   ; instruction[5] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.229 ns   ; instruction[5] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.221 ns   ; instruction[5] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.165 ns   ; instruction[7] ; 4bit_register:inst7|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 7.119 ns   ; instruction[6] ; 4bit_register:inst7|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.027 ns   ; instruction[6] ; 4bit_register:inst4|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 7.003 ns   ; instruction[7] ; 4bit_register:inst7|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 6.983 ns   ; instruction[2] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.971 ns   ; instruction[7] ; 4bit_register:inst7|inst                          ; clock          ;
; N/A                                     ; None                                                ; 6.945 ns   ; instruction[6] ; 4bit_register:inst4|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 6.941 ns   ; instruction[6] ; 4bit_register:inst5|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 6.887 ns   ; instruction[1] ; 4bit_register:inst7|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.753 ns   ; instruction[7] ; 4bit_register:inst7|inst3                         ; clock          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                ;                                                   ;                ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+---------------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+--------------------+----------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                              ; To                 ; From Clock     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+--------------------+----------------+
; N/A                                     ; None                                                ; 26.047 ns  ; 4bit_register:inst7|inst3                         ; mul_a_in[0]        ; clock          ;
; N/A                                     ; None                                                ; 24.468 ns  ; 4bit_register:inst7|inst                          ; mul_b_in[3]        ; clock          ;
; N/A                                     ; None                                                ; 24.193 ns  ; 4bit_register:inst7|inst                          ; mul_a_in[3]        ; clock          ;
; N/A                                     ; None                                                ; 24.166 ns  ; 4bit_register:inst7|inst3                         ; mul_b_in[0]        ; clock          ;
; N/A                                     ; None                                                ; 23.019 ns  ; 4bit_register:inst7|inst3                         ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 23.015 ns  ; 4bit_register:inst7|inst3                         ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 22.906 ns  ; 4bit_register:inst7|inst2                         ; mul_a_in[1]        ; clock          ;
; N/A                                     ; None                                                ; 22.876 ns  ; 4bit_register:inst7|inst                          ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 22.876 ns  ; 4bit_register:inst7|inst                          ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 22.682 ns  ; 4bit_register:inst7|inst2                         ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 22.682 ns  ; 4bit_register:inst7|inst2                         ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 22.471 ns  ; 4bit_register:inst7|inst2                         ; mul_b_in[1]        ; clock          ;
; N/A                                     ; None                                                ; 22.447 ns  ; 4bit_register:inst7|inst1                         ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 22.447 ns  ; 4bit_register:inst7|inst1                         ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 22.182 ns  ; 4bit_register:inst7|inst1                         ; mul_a_in[2]        ; clock          ;
; N/A                                     ; None                                                ; 21.929 ns  ; 4bit_register:inst7|inst1                         ; mul_b_in[2]        ; clock          ;
; N/A                                     ; None                                                ; 21.656 ns  ; 4bit_register:inst7|inst3                         ; alu_r1[0]          ; clock          ;
; N/A                                     ; None                                                ; 21.356 ns  ; 4bit_register:inst7|inst                          ; alu_r1[3]          ; clock          ;
; N/A                                     ; None                                                ; 21.164 ns  ; 4bit_register:inst7|inst1                         ; alu_r1[2]          ; clock          ;
; N/A                                     ; None                                                ; 21.032 ns  ; 4bit_register:inst7|inst3                         ; mul_a_in[0]        ; instruction[4] ;
; N/A                                     ; None                                                ; 20.890 ns  ; 4bit_register:inst7|inst2                         ; alu_r1[1]          ; clock          ;
; N/A                                     ; None                                                ; 20.836 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 20.836 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 20.635 ns  ; 4bit_register:inst4|inst3                         ; mul_a_in[0]        ; clock          ;
; N/A                                     ; None                                                ; 20.616 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 20.616 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 20.603 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 20.603 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 20.603 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 20.386 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 20.137 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 20.137 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 20.027 ns  ; 4bit_register:inst5|inst3                         ; mul_a_in[0]        ; clock          ;
; N/A                                     ; None                                                ; 19.923 ns  ; 4bit_register:inst7|inst3                         ; mul_a_in[0]        ; instruction[5] ;
; N/A                                     ; None                                                ; 19.917 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 19.917 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 19.904 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 19.904 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 19.904 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 19.687 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 19.453 ns  ; 4bit_register:inst7|inst                          ; mul_b_in[3]        ; instruction[4] ;
; N/A                                     ; None                                                ; 19.178 ns  ; 4bit_register:inst7|inst                          ; mul_a_in[3]        ; instruction[4] ;
; N/A                                     ; None                                                ; 19.151 ns  ; 4bit_register:inst7|inst3                         ; mul_b_in[0]        ; instruction[4] ;
; N/A                                     ; None                                                ; 19.005 ns  ; 4bit_register:inst4|inst                          ; mul_b_in[3]        ; clock          ;
; N/A                                     ; None                                                ; 18.958 ns  ; 4bit_register:inst4|inst2                         ; mul_a_in[1]        ; clock          ;
; N/A                                     ; None                                                ; 18.738 ns  ; 4bit_register:inst4|inst                          ; mul_a_in[3]        ; clock          ;
; N/A                                     ; None                                                ; 18.652 ns  ; 4bit_register:inst4|inst3                         ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 18.648 ns  ; 4bit_register:inst4|inst3                         ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 18.488 ns  ; 4bit_register:inst4|inst2                         ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 18.488 ns  ; 4bit_register:inst4|inst2                         ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 18.414 ns  ; 4bit_register:inst5|inst                          ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 18.414 ns  ; 4bit_register:inst5|inst                          ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 18.403 ns  ; 4bit_register:inst4|inst                          ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 18.403 ns  ; 4bit_register:inst4|inst                          ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 18.400 ns  ; 4bit_register:inst5|inst3                         ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 18.396 ns  ; 4bit_register:inst5|inst3                         ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 18.364 ns  ; 4bit_register:inst4|inst1                         ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 18.364 ns  ; 4bit_register:inst4|inst1                         ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 18.355 ns  ; 4bit_register:inst5|inst2                         ; mul_a_in[1]        ; clock          ;
; N/A                                     ; None                                                ; 18.344 ns  ; 4bit_register:inst7|inst                          ; mul_b_in[3]        ; instruction[5] ;
; N/A                                     ; None                                                ; 18.331 ns  ; 4bit_register:inst5|inst1                         ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 18.331 ns  ; 4bit_register:inst5|inst1                         ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 18.329 ns  ; 4bit_register:inst5|inst2                         ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 18.329 ns  ; 4bit_register:inst5|inst2                         ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 18.279 ns  ; 4bit_register:inst4|inst2                         ; mul_b_in[1]        ; clock          ;
; N/A                                     ; None                                                ; 18.259 ns  ; 4bit_register:inst5|inst                          ; mul_b_in[3]        ; clock          ;
; N/A                                     ; None                                                ; 18.108 ns  ; 4bit_register:inst4|inst3                         ; mul_b_in[0]        ; clock          ;
; N/A                                     ; None                                                ; 18.104 ns  ; 4bit_register:inst5|inst1                         ; mul_a_in[2]        ; clock          ;
; N/A                                     ; None                                                ; 18.088 ns  ; 4bit_register:inst4|inst1                         ; mul_a_in[2]        ; clock          ;
; N/A                                     ; None                                                ; 18.069 ns  ; 4bit_register:inst7|inst                          ; mul_a_in[3]        ; instruction[5] ;
; N/A                                     ; None                                                ; 18.042 ns  ; 4bit_register:inst7|inst3                         ; mul_b_in[0]        ; instruction[5] ;
; N/A                                     ; None                                                ; 18.004 ns  ; 4bit_register:inst7|inst3                         ; a_contents[0]      ; instruction[4] ;
; N/A                                     ; None                                                ; 18.000 ns  ; 4bit_register:inst7|inst3                         ; memory_contents[0] ; instruction[4] ;
; N/A                                     ; None                                                ; 17.973 ns  ; 4bit_register:inst5|inst                          ; mul_a_in[3]        ; clock          ;
; N/A                                     ; None                                                ; 17.891 ns  ; 4bit_register:inst7|inst2                         ; mul_a_in[1]        ; instruction[4] ;
; N/A                                     ; None                                                ; 17.876 ns  ; 4bit_register:inst5|inst3                         ; mul_b_in[0]        ; clock          ;
; N/A                                     ; None                                                ; 17.861 ns  ; 4bit_register:inst7|inst                          ; memory_contents[3] ; instruction[4] ;
; N/A                                     ; None                                                ; 17.861 ns  ; 4bit_register:inst7|inst                          ; a_contents[3]      ; instruction[4] ;
; N/A                                     ; None                                                ; 17.667 ns  ; 4bit_register:inst7|inst2                         ; memory_contents[1] ; instruction[4] ;
; N/A                                     ; None                                                ; 17.667 ns  ; 4bit_register:inst7|inst2                         ; a_contents[1]      ; instruction[4] ;
; N/A                                     ; None                                                ; 17.564 ns  ; 4bit_register:inst4|inst1                         ; mul_b_in[2]        ; clock          ;
; N/A                                     ; None                                                ; 17.536 ns  ; 4bit_register:inst5|inst1                         ; mul_b_in[2]        ; clock          ;
; N/A                                     ; None                                                ; 17.472 ns  ; 4bit_register:inst4|inst1                         ; alu_r0[2]          ; clock          ;
; N/A                                     ; None                                                ; 17.456 ns  ; 4bit_register:inst7|inst2                         ; mul_b_in[1]        ; instruction[4] ;
; N/A                                     ; None                                                ; 17.436 ns  ; instruction_decode:inst1|mul_decode:inst2|inst2   ; data[0]            ; clock          ;
; N/A                                     ; None                                                ; 17.432 ns  ; 4bit_register:inst7|inst1                         ; memory_contents[2] ; instruction[4] ;
; N/A                                     ; None                                                ; 17.432 ns  ; 4bit_register:inst7|inst1                         ; a_contents[2]      ; instruction[4] ;
; N/A                                     ; None                                                ; 17.419 ns  ; 4bit_register:inst4|inst3                         ; alu_r0[0]          ; clock          ;
; N/A                                     ; None                                                ; 17.292 ns  ; 4bit_register:inst5|inst1                         ; alu_a[2]           ; clock          ;
; N/A                                     ; None                                                ; 17.182 ns  ; instruction_decode:inst1|mul_decode:inst2|inst45  ; data[0]            ; clock          ;
; N/A                                     ; None                                                ; 17.167 ns  ; 4bit_register:inst7|inst1                         ; mul_a_in[2]        ; instruction[4] ;
; N/A                                     ; None                                                ; 17.164 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 17.164 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 17.127 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 17.127 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 17.108 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 17.108 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 17.108 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 17.106 ns  ; 4bit_register:inst5|inst2                         ; mul_b_in[1]        ; clock          ;
; N/A                                     ; None                                                ; 16.999 ns  ; 4bit_register:inst4|inst                          ; alu_r0[3]          ; clock          ;
; N/A                                     ; None                                                ; 16.914 ns  ; 4bit_register:inst7|inst1                         ; mul_b_in[2]        ; instruction[4] ;
; N/A                                     ; None                                                ; 16.895 ns  ; 4bit_register:inst7|inst3                         ; a_contents[0]      ; instruction[5] ;
; N/A                                     ; None                                                ; 16.891 ns  ; 4bit_register:inst7|inst3                         ; memory_contents[0] ; instruction[5] ;
; N/A                                     ; None                                                ; 16.877 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[3] ; clock          ;
; N/A                                     ; None                                                ; 16.877 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[3]      ; clock          ;
; N/A                                     ; None                                                ; 16.841 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[2] ; clock          ;
; N/A                                     ; None                                                ; 16.841 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[2]      ; clock          ;
; N/A                                     ; None                                                ; 16.803 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 16.782 ns  ; 4bit_register:inst7|inst2                         ; mul_a_in[1]        ; instruction[5] ;
; N/A                                     ; None                                                ; 16.752 ns  ; 4bit_register:inst7|inst                          ; memory_contents[3] ; instruction[5] ;
; N/A                                     ; None                                                ; 16.752 ns  ; 4bit_register:inst7|inst                          ; a_contents[3]      ; instruction[5] ;
; N/A                                     ; None                                                ; 16.641 ns  ; 4bit_register:inst7|inst3                         ; alu_r1[0]          ; instruction[4] ;
; N/A                                     ; None                                                ; 16.616 ns  ; 4bit_register:inst4|inst2                         ; alu_r0[1]          ; clock          ;
; N/A                                     ; None                                                ; 16.609 ns  ; 4bit_register:inst5|inst                          ; alu_a[3]           ; clock          ;
; N/A                                     ; None                                                ; 16.609 ns  ; 4bit_register:inst5|inst2                         ; alu_a[1]           ; clock          ;
; N/A                                     ; None                                                ; 16.558 ns  ; 4bit_register:inst7|inst2                         ; memory_contents[1] ; instruction[5] ;
; N/A                                     ; None                                                ; 16.558 ns  ; 4bit_register:inst7|inst2                         ; a_contents[1]      ; instruction[5] ;
; N/A                                     ; None                                                ; 16.538 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[1] ; clock          ;
; N/A                                     ; None                                                ; 16.538 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[0] ; clock          ;
; N/A                                     ; None                                                ; 16.538 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[1]      ; clock          ;
; N/A                                     ; None                                                ; 16.347 ns  ; 4bit_register:inst7|inst2                         ; mul_b_in[1]        ; instruction[5] ;
; N/A                                     ; None                                                ; 16.341 ns  ; 4bit_register:inst7|inst                          ; alu_r1[3]          ; instruction[4] ;
; N/A                                     ; None                                                ; 16.323 ns  ; 4bit_register:inst7|inst1                         ; memory_contents[2] ; instruction[5] ;
; N/A                                     ; None                                                ; 16.323 ns  ; 4bit_register:inst7|inst1                         ; a_contents[2]      ; instruction[5] ;
; N/A                                     ; None                                                ; 16.318 ns  ; 4bit_register:inst5|inst3                         ; alu_a[0]           ; clock          ;
; N/A                                     ; None                                                ; 16.233 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[0]      ; clock          ;
; N/A                                     ; None                                                ; 16.149 ns  ; 4bit_register:inst7|inst1                         ; alu_r1[2]          ; instruction[4] ;
; N/A                                     ; None                                                ; 16.058 ns  ; 4bit_register:inst7|inst1                         ; mul_a_in[2]        ; instruction[5] ;
; N/A                                     ; None                                                ; 15.875 ns  ; 4bit_register:inst7|inst2                         ; alu_r1[1]          ; instruction[4] ;
; N/A                                     ; None                                                ; 15.805 ns  ; 4bit_register:inst7|inst1                         ; mul_b_in[2]        ; instruction[5] ;
; N/A                                     ; None                                                ; 15.618 ns  ; 4bit_register:inst4|inst3                         ; mul_a_in[0]        ; instruction[4] ;
; N/A                                     ; None                                                ; 15.571 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem_enable    ; clock          ;
; N/A                                     ; None                                                ; 15.532 ns  ; 4bit_register:inst7|inst3                         ; alu_r1[0]          ; instruction[5] ;
; N/A                                     ; None                                                ; 15.232 ns  ; 4bit_register:inst7|inst                          ; alu_r1[3]          ; instruction[5] ;
; N/A                                     ; None                                                ; 15.040 ns  ; 4bit_register:inst7|inst1                         ; alu_r1[2]          ; instruction[5] ;
; N/A                                     ; None                                                ; 15.014 ns  ; 4bit_register:inst5|inst3                         ; mul_a_in[0]        ; instruction[4] ;
; N/A                                     ; None                                                ; 14.872 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem_enable    ; clock          ;
; N/A                                     ; None                                                ; 14.766 ns  ; 4bit_register:inst7|inst2                         ; alu_r1[1]          ; instruction[5] ;
; N/A                                     ; None                                                ; 14.510 ns  ; 4bit_register:inst4|inst3                         ; mul_a_in[0]        ; instruction[5] ;
; N/A                                     ; None                                                ; 14.498 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_select           ; clock          ;
; N/A                                     ; None                                                ; 14.223 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_enable           ; clock          ;
; N/A                                     ; None                                                ; 14.204 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_select           ; clock          ;
; N/A                                     ; None                                                ; 14.042 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_enable           ; clock          ;
; N/A                                     ; None                                                ; 13.988 ns  ; 4bit_register:inst4|inst                          ; mul_b_in[3]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.941 ns  ; 4bit_register:inst4|inst2                         ; mul_a_in[1]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.903 ns  ; 4bit_register:inst5|inst3                         ; mul_a_in[0]        ; instruction[5] ;
; N/A                                     ; None                                                ; 13.811 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; r0_enable          ; clock          ;
; N/A                                     ; None                                                ; 13.763 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; data_mem_load      ; clock          ;
; N/A                                     ; None                                                ; 13.721 ns  ; 4bit_register:inst4|inst                          ; mul_a_in[3]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.669 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; data_mem_load      ; clock          ;
; N/A                                     ; None                                                ; 13.635 ns  ; 4bit_register:inst4|inst3                         ; a_contents[0]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.631 ns  ; 4bit_register:inst4|inst3                         ; memory_contents[0] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.630 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; r0_enable          ; clock          ;
; N/A                                     ; None                                                ; 13.471 ns  ; 4bit_register:inst4|inst2                         ; memory_contents[1] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.471 ns  ; 4bit_register:inst4|inst2                         ; a_contents[1]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.468 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; r1_enable          ; clock          ;
; N/A                                     ; None                                                ; 13.401 ns  ; 4bit_register:inst5|inst                          ; memory_contents[3] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.401 ns  ; 4bit_register:inst5|inst                          ; a_contents[3]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.387 ns  ; 4bit_register:inst5|inst3                         ; a_contents[0]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.386 ns  ; 4bit_register:inst4|inst                          ; memory_contents[3] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.386 ns  ; 4bit_register:inst4|inst                          ; a_contents[3]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.383 ns  ; 4bit_register:inst5|inst3                         ; memory_contents[0] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.347 ns  ; 4bit_register:inst4|inst1                         ; memory_contents[2] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.347 ns  ; 4bit_register:inst4|inst1                         ; a_contents[2]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.342 ns  ; 4bit_register:inst5|inst2                         ; mul_a_in[1]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.318 ns  ; 4bit_register:inst5|inst1                         ; memory_contents[2] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.318 ns  ; 4bit_register:inst5|inst1                         ; a_contents[2]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.316 ns  ; 4bit_register:inst5|inst2                         ; memory_contents[1] ; instruction[4] ;
; N/A                                     ; None                                                ; 13.316 ns  ; 4bit_register:inst5|inst2                         ; a_contents[1]      ; instruction[4] ;
; N/A                                     ; None                                                ; 13.287 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; r1_enable          ; clock          ;
; N/A                                     ; None                                                ; 13.262 ns  ; 4bit_register:inst4|inst2                         ; mul_b_in[1]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.246 ns  ; 4bit_register:inst5|inst                          ; mul_b_in[3]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.091 ns  ; 4bit_register:inst4|inst3                         ; mul_b_in[0]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.091 ns  ; 4bit_register:inst5|inst1                         ; mul_a_in[2]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.071 ns  ; 4bit_register:inst4|inst1                         ; mul_a_in[2]        ; instruction[4] ;
; N/A                                     ; None                                                ; 13.070 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; r1_select          ; clock          ;
; N/A                                     ; None                                                ; 12.960 ns  ; 4bit_register:inst5|inst                          ; mul_a_in[3]        ; instruction[4] ;
; N/A                                     ; None                                                ; 12.880 ns  ; 4bit_register:inst4|inst                          ; mul_b_in[3]        ; instruction[5] ;
; N/A                                     ; None                                                ; 12.863 ns  ; 4bit_register:inst5|inst3                         ; mul_b_in[0]        ; instruction[4] ;
; N/A                                     ; None                                                ; 12.833 ns  ; 4bit_register:inst4|inst2                         ; mul_a_in[1]        ; instruction[5] ;
; N/A                                     ; None                                                ; 12.783 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; r1_select          ; clock          ;
; N/A                                     ; None                                                ; 12.613 ns  ; 4bit_register:inst4|inst                          ; mul_a_in[3]        ; instruction[5] ;
; N/A                                     ; None                                                ; 12.547 ns  ; 4bit_register:inst4|inst1                         ; mul_b_in[2]        ; instruction[4] ;
; N/A                                     ; None                                                ; 12.527 ns  ; 4bit_register:inst4|inst3                         ; a_contents[0]      ; instruction[5] ;
; N/A                                     ; None                                                ; 12.523 ns  ; 4bit_register:inst5|inst1                         ; mul_b_in[2]        ; instruction[4] ;
; N/A                                     ; None                                                ; 12.523 ns  ; 4bit_register:inst4|inst3                         ; memory_contents[0] ; instruction[5] ;
; N/A                                     ; None                                                ; 12.455 ns  ; 4bit_register:inst4|inst1                         ; alu_r0[2]          ; instruction[4] ;
; N/A                                     ; None                                                ; 12.402 ns  ; 4bit_register:inst4|inst3                         ; alu_r0[0]          ; instruction[4] ;
; N/A                                     ; None                                                ; 12.363 ns  ; 4bit_register:inst4|inst2                         ; memory_contents[1] ; instruction[5] ;
; N/A                                     ; None                                                ; 12.363 ns  ; 4bit_register:inst4|inst2                         ; a_contents[1]      ; instruction[5] ;
; N/A                                     ; None                                                ; 12.290 ns  ; 4bit_register:inst5|inst                          ; memory_contents[3] ; instruction[5] ;
; N/A                                     ; None                                                ; 12.290 ns  ; 4bit_register:inst5|inst                          ; a_contents[3]      ; instruction[5] ;
; N/A                                     ; None                                                ; 12.279 ns  ; 4bit_register:inst5|inst1                         ; alu_a[2]           ; instruction[4] ;
; N/A                                     ; None                                                ; 12.278 ns  ; 4bit_register:inst4|inst                          ; memory_contents[3] ; instruction[5] ;
; N/A                                     ; None                                                ; 12.278 ns  ; 4bit_register:inst4|inst                          ; a_contents[3]      ; instruction[5] ;
; N/A                                     ; None                                                ; 12.276 ns  ; 4bit_register:inst5|inst3                         ; a_contents[0]      ; instruction[5] ;
; N/A                                     ; None                                                ; 12.272 ns  ; 4bit_register:inst5|inst3                         ; memory_contents[0] ; instruction[5] ;
; N/A                                     ; None                                                ; 12.239 ns  ; 4bit_register:inst4|inst1                         ; memory_contents[2] ; instruction[5] ;
; N/A                                     ; None                                                ; 12.239 ns  ; 4bit_register:inst4|inst1                         ; a_contents[2]      ; instruction[5] ;
; N/A                                     ; None                                                ; 12.231 ns  ; 4bit_register:inst5|inst2                         ; mul_a_in[1]        ; instruction[5] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                   ;                    ;                ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+--------------------+----------------+


+---------------------------------------------------------------------------------------+
; tpd                                                                                   ;
+-------+-------------------+-----------------+--------------------+--------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From               ; To                 ;
+-------+-------------------+-----------------+--------------------+--------------------+
; N/A   ; None              ; 29.140 ns       ; instruction[8]     ; memory_contents[2] ;
; N/A   ; None              ; 29.140 ns       ; instruction[8]     ; a_contents[2]      ;
; N/A   ; None              ; 28.920 ns       ; instruction[8]     ; memory_contents[3] ;
; N/A   ; None              ; 28.920 ns       ; instruction[8]     ; a_contents[3]      ;
; N/A   ; None              ; 28.904 ns       ; instruction[8]     ; memory_contents[1] ;
; N/A   ; None              ; 28.904 ns       ; instruction[8]     ; memory_contents[0] ;
; N/A   ; None              ; 28.904 ns       ; instruction[8]     ; a_contents[1]      ;
; N/A   ; None              ; 28.690 ns       ; instruction[8]     ; a_contents[0]      ;
; N/A   ; None              ; 27.559 ns       ; instruction[8]     ; mul_b_in[3]        ;
; N/A   ; None              ; 26.975 ns       ; instruction[8]     ; mul_b_in[2]        ;
; N/A   ; None              ; 26.666 ns       ; instruction[8]     ; mul_b_in[0]        ;
; N/A   ; None              ; 26.304 ns       ; instruction[8]     ; mul_b_in[1]        ;
; N/A   ; None              ; 25.818 ns       ; instruction[7]     ; memory_contents[2] ;
; N/A   ; None              ; 25.818 ns       ; instruction[7]     ; a_contents[2]      ;
; N/A   ; None              ; 25.598 ns       ; instruction[7]     ; memory_contents[3] ;
; N/A   ; None              ; 25.598 ns       ; instruction[7]     ; a_contents[3]      ;
; N/A   ; None              ; 25.582 ns       ; instruction[7]     ; memory_contents[1] ;
; N/A   ; None              ; 25.582 ns       ; instruction[7]     ; memory_contents[0] ;
; N/A   ; None              ; 25.582 ns       ; instruction[7]     ; a_contents[1]      ;
; N/A   ; None              ; 25.368 ns       ; instruction[7]     ; a_contents[0]      ;
; N/A   ; None              ; 24.624 ns       ; instruction[8]     ; address[1]         ;
; N/A   ; None              ; 24.237 ns       ; instruction[7]     ; mul_b_in[3]        ;
; N/A   ; None              ; 23.653 ns       ; instruction[7]     ; mul_b_in[2]        ;
; N/A   ; None              ; 23.344 ns       ; instruction[7]     ; mul_b_in[0]        ;
; N/A   ; None              ; 22.982 ns       ; instruction[7]     ; mul_b_in[1]        ;
; N/A   ; None              ; 22.416 ns       ; instruction[1]     ; memory_contents[2] ;
; N/A   ; None              ; 22.416 ns       ; instruction[1]     ; a_contents[2]      ;
; N/A   ; None              ; 22.196 ns       ; instruction[1]     ; memory_contents[3] ;
; N/A   ; None              ; 22.196 ns       ; instruction[1]     ; a_contents[3]      ;
; N/A   ; None              ; 22.183 ns       ; instruction[1]     ; memory_contents[1] ;
; N/A   ; None              ; 22.183 ns       ; instruction[1]     ; memory_contents[0] ;
; N/A   ; None              ; 22.183 ns       ; instruction[1]     ; a_contents[1]      ;
; N/A   ; None              ; 21.966 ns       ; instruction[1]     ; a_contents[0]      ;
; N/A   ; None              ; 21.951 ns       ; instruction[6]     ; memory_contents[2] ;
; N/A   ; None              ; 21.951 ns       ; instruction[6]     ; a_contents[2]      ;
; N/A   ; None              ; 21.731 ns       ; instruction[6]     ; memory_contents[3] ;
; N/A   ; None              ; 21.731 ns       ; instruction[6]     ; a_contents[3]      ;
; N/A   ; None              ; 21.715 ns       ; instruction[6]     ; memory_contents[1] ;
; N/A   ; None              ; 21.715 ns       ; instruction[6]     ; memory_contents[0] ;
; N/A   ; None              ; 21.715 ns       ; instruction[6]     ; a_contents[1]      ;
; N/A   ; None              ; 21.523 ns       ; instruction[1]     ; mul_b_in[3]        ;
; N/A   ; None              ; 21.501 ns       ; instruction[6]     ; a_contents[0]      ;
; N/A   ; None              ; 21.478 ns       ; instruction[8]     ; address[0]         ;
; N/A   ; None              ; 21.445 ns       ; instruction[8]     ; address[2]         ;
; N/A   ; None              ; 21.313 ns       ; instruction[6]     ; mul_b_in[3]        ;
; N/A   ; None              ; 21.302 ns       ; instruction[7]     ; address[1]         ;
; N/A   ; None              ; 20.939 ns       ; instruction[1]     ; mul_b_in[2]        ;
; N/A   ; None              ; 20.630 ns       ; instruction[1]     ; mul_b_in[0]        ;
; N/A   ; None              ; 20.268 ns       ; instruction[1]     ; mul_b_in[1]        ;
; N/A   ; None              ; 20.231 ns       ; instruction[6]     ; mul_b_in[0]        ;
; N/A   ; None              ; 20.122 ns       ; instruction[6]     ; mul_b_in[1]        ;
; N/A   ; None              ; 19.981 ns       ; instruction[6]     ; mul_b_in[2]        ;
; N/A   ; None              ; 19.715 ns       ; instruction[3]     ; memory_contents[2] ;
; N/A   ; None              ; 19.715 ns       ; instruction[3]     ; a_contents[2]      ;
; N/A   ; None              ; 19.710 ns       ; instruction[4]     ; memory_contents[2] ;
; N/A   ; None              ; 19.710 ns       ; instruction[4]     ; a_contents[2]      ;
; N/A   ; None              ; 19.591 ns       ; instruction[8]     ; mul_a_in[0]        ;
; N/A   ; None              ; 19.495 ns       ; instruction[3]     ; memory_contents[3] ;
; N/A   ; None              ; 19.495 ns       ; instruction[3]     ; a_contents[3]      ;
; N/A   ; None              ; 19.490 ns       ; instruction[4]     ; memory_contents[3] ;
; N/A   ; None              ; 19.490 ns       ; instruction[4]     ; a_contents[3]      ;
; N/A   ; None              ; 19.482 ns       ; instruction[3]     ; memory_contents[1] ;
; N/A   ; None              ; 19.482 ns       ; instruction[3]     ; memory_contents[0] ;
; N/A   ; None              ; 19.482 ns       ; instruction[3]     ; a_contents[1]      ;
; N/A   ; None              ; 19.471 ns       ; instruction[4]     ; memory_contents[1] ;
; N/A   ; None              ; 19.471 ns       ; instruction[4]     ; memory_contents[0] ;
; N/A   ; None              ; 19.471 ns       ; instruction[4]     ; a_contents[1]      ;
; N/A   ; None              ; 19.265 ns       ; instruction[3]     ; a_contents[0]      ;
; N/A   ; None              ; 19.260 ns       ; instruction[4]     ; a_contents[0]      ;
; N/A   ; None              ; 19.109 ns       ; instruction[5]     ; memory_contents[2] ;
; N/A   ; None              ; 19.109 ns       ; instruction[5]     ; a_contents[2]      ;
; N/A   ; None              ; 18.979 ns       ; instruction[3]     ; mul_a_in[0]        ;
; N/A   ; None              ; 18.954 ns       ; instruction[2]     ; mul_a_in[0]        ;
; N/A   ; None              ; 18.889 ns       ; instruction[5]     ; memory_contents[3] ;
; N/A   ; None              ; 18.889 ns       ; instruction[5]     ; a_contents[3]      ;
; N/A   ; None              ; 18.873 ns       ; instruction[5]     ; memory_contents[1] ;
; N/A   ; None              ; 18.873 ns       ; instruction[5]     ; memory_contents[0] ;
; N/A   ; None              ; 18.873 ns       ; instruction[5]     ; a_contents[1]      ;
; N/A   ; None              ; 18.712 ns       ; instruction[2]     ; memory_contents[3] ;
; N/A   ; None              ; 18.712 ns       ; instruction[2]     ; a_contents[3]      ;
; N/A   ; None              ; 18.670 ns       ; instruction[2]     ; memory_contents[2] ;
; N/A   ; None              ; 18.670 ns       ; instruction[2]     ; a_contents[2]      ;
; N/A   ; None              ; 18.659 ns       ; instruction[5]     ; a_contents[0]      ;
; N/A   ; None              ; 18.168 ns       ; instruction[2]     ; memory_contents[1] ;
; N/A   ; None              ; 18.168 ns       ; instruction[2]     ; memory_contents[0] ;
; N/A   ; None              ; 18.168 ns       ; instruction[2]     ; a_contents[1]      ;
; N/A   ; None              ; 18.156 ns       ; instruction[7]     ; address[0]         ;
; N/A   ; None              ; 18.123 ns       ; instruction[7]     ; address[2]         ;
; N/A   ; None              ; 17.975 ns       ; instruction[0]     ; mul_b_in[3]        ;
; N/A   ; None              ; 17.957 ns       ; instruction[2]     ; a_contents[0]      ;
; N/A   ; None              ; 17.940 ns       ; instruction[8]     ; mul_a_in[1]        ;
; N/A   ; None              ; 17.631 ns       ; instruction[6]     ; address[1]         ;
; N/A   ; None              ; 17.542 ns       ; instruction[3]     ; mul_a_in[1]        ;
; N/A   ; None              ; 17.516 ns       ; instruction[2]     ; mul_a_in[1]        ;
; N/A   ; None              ; 17.203 ns       ; instruction[2]     ; mul_a_in[2]        ;
; N/A   ; None              ; 17.113 ns       ; instruction[7]     ; mul_b_select[0]    ;
; N/A   ; None              ; 16.968 ns       ; instruction[3]     ; mul_a_in[2]        ;
; N/A   ; None              ; 16.893 ns       ; instruction[0]     ; mul_b_in[0]        ;
; N/A   ; None              ; 16.784 ns       ; instruction[0]     ; mul_b_in[1]        ;
; N/A   ; None              ; 16.743 ns       ; instruction[8]     ; mul_a_in[2]        ;
; N/A   ; None              ; 16.645 ns       ; instruction[0]     ; mul_b_in[2]        ;
; N/A   ; None              ; 16.550 ns       ; instruction[8]     ; mul_a_in[3]        ;
; N/A   ; None              ; 16.517 ns       ; instruction[2]     ; mul_a_in[3]        ;
; N/A   ; None              ; 16.513 ns       ; instruction[3]     ; mul_a_in[3]        ;
; N/A   ; None              ; 16.398 ns       ; instruction[6]     ; mul_b_select[0]    ;
; N/A   ; None              ; 16.269 ns       ; instruction[7]     ; mul_a_in[0]        ;
; N/A   ; None              ; 16.045 ns       ; instruction[2]     ; a_select           ;
; N/A   ; None              ; 15.866 ns       ; instruction[6]     ; mul_a_in[0]        ;
; N/A   ; None              ; 15.586 ns       ; instruction[4]     ; address[1]         ;
; N/A   ; None              ; 15.507 ns       ; instruction[8]     ; mul_b_select[0]    ;
; N/A   ; None              ; 15.079 ns       ; instruction[2]     ; mul_a_select[0]    ;
; N/A   ; None              ; 14.917 ns       ; instruction[1]     ; address[0]         ;
; N/A   ; None              ; 14.618 ns       ; instruction[7]     ; mul_a_in[1]        ;
; N/A   ; None              ; 14.618 ns       ; instruction[2]     ; r1_select          ;
; N/A   ; None              ; 14.429 ns       ; instruction[6]     ; mul_a_in[1]        ;
; N/A   ; None              ; 14.398 ns       ; instruction[3]     ; mul_a_select[1]    ;
; N/A   ; None              ; 14.290 ns       ; instruction[6]     ; address[0]         ;
; N/A   ; None              ; 14.283 ns       ; instruction[2]     ; address[1]         ;
; N/A   ; None              ; 14.273 ns       ; instruction[8]     ; mul_a_select[0]    ;
; N/A   ; None              ; 14.256 ns       ; instruction[6]     ; address[2]         ;
; N/A   ; None              ; 14.161 ns       ; instruction[8]     ; mul_b_select[1]    ;
; N/A   ; None              ; 13.989 ns       ; instruction[8]     ; mul_a_select[1]    ;
; N/A   ; None              ; 13.855 ns       ; instruction[6]     ; mul_a_in[2]        ;
; N/A   ; None              ; 13.421 ns       ; instruction[7]     ; mul_a_in[2]        ;
; N/A   ; None              ; 13.400 ns       ; instruction[6]     ; mul_a_in[3]        ;
; N/A   ; None              ; 13.228 ns       ; instruction[7]     ; mul_a_in[3]        ;
; N/A   ; None              ; 13.060 ns       ; instruction[0]     ; mul_b_select[0]    ;
; N/A   ; None              ; 12.216 ns       ; instruction[3]     ; address[0]         ;
; N/A   ; None              ; 11.752 ns       ; instruction[3]     ; address[2]         ;
; N/A   ; None              ; 11.700 ns       ; reg_select_overide ; memory_contents[1] ;
; N/A   ; None              ; 11.700 ns       ; reg_select_overide ; memory_contents[0] ;
; N/A   ; None              ; 11.700 ns       ; reg_select_overide ; a_contents[1]      ;
; N/A   ; None              ; 11.569 ns       ; instruction[6]     ; mul_a_select[0]    ;
; N/A   ; None              ; 11.498 ns       ; instruction[6]     ; mul_b_select[1]    ;
; N/A   ; None              ; 11.451 ns       ; instruction[1]     ; a_select           ;
; N/A   ; None              ; 11.414 ns       ; instruction[5]     ; address[2]         ;
; N/A   ; None              ; 11.395 ns       ; reg_select_overide ; a_contents[0]      ;
; N/A   ; None              ; 11.295 ns       ; reg_select_overide ; memory_contents[3] ;
; N/A   ; None              ; 11.295 ns       ; reg_select_overide ; a_contents[3]      ;
; N/A   ; None              ; 11.285 ns       ; instruction[6]     ; mul_a_select[1]    ;
; N/A   ; None              ; 11.253 ns       ; reg_select_overide ; memory_contents[2] ;
; N/A   ; None              ; 11.253 ns       ; reg_select_overide ; a_contents[2]      ;
; N/A   ; None              ; 10.868 ns       ; instruction[7]     ; mul_a_select[0]    ;
; N/A   ; None              ; 10.837 ns       ; instruction[7]     ; mul_b_select[1]    ;
; N/A   ; None              ; 10.581 ns       ; instruction[7]     ; mul_a_select[1]    ;
; N/A   ; None              ; 10.349 ns       ; instruction[1]     ; mul_b_select[1]    ;
; N/A   ; None              ; 10.028 ns       ; instruction[1]     ; r1_select          ;
; N/A   ; None              ; 9.210 ns        ; instruction[4]     ; a_enable           ;
; N/A   ; None              ; 8.794 ns        ; instruction[4]     ; r0_enable          ;
; N/A   ; None              ; 8.453 ns        ; instruction[4]     ; r1_enable          ;
; N/A   ; None              ; 8.099 ns        ; instruction[5]     ; a_enable           ;
; N/A   ; None              ; 7.686 ns        ; instruction[5]     ; r0_enable          ;
; N/A   ; None              ; 7.344 ns        ; instruction[5]     ; r1_enable          ;
+-------+-------------------+-----------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+---------------------------+----------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From               ; To                        ; To Clock       ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+---------------------------+----------------+
; N/A                                     ; None                                                ; 9.513 ns  ; reg_select_overide ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; 9.438 ns  ; reg_select_overide ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; 9.366 ns  ; reg_select_overide ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; 9.226 ns  ; reg_select_overide ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.222 ns  ; instruction[1]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.211 ns  ; instruction[1]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.154 ns  ; instruction[1]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.064 ns  ; instruction[1]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.386 ns  ; instruction[5]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.343 ns  ; instruction[5]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.308 ns  ; instruction[5]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.307 ns  ; instruction[5]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.277 ns  ; instruction[4]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.234 ns  ; instruction[4]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.199 ns  ; instruction[4]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; 6.198 ns  ; instruction[4]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; 5.398 ns  ; reg_select_overide ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 5.395 ns  ; reg_select_overide ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 5.394 ns  ; reg_select_overide ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 5.200 ns  ; reg_select_overide ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 5.195 ns  ; reg_select_overide ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 5.093 ns  ; reg_select_overide ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 5.003 ns  ; reg_select_overide ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 4.952 ns  ; reg_select_overide ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 4.498 ns  ; reg_select_overide ; 4bit_register:inst7|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 4.423 ns  ; reg_select_overide ; 4bit_register:inst7|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 4.351 ns  ; reg_select_overide ; 4bit_register:inst7|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 4.211 ns  ; reg_select_overide ; 4bit_register:inst7|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 4.110 ns  ; instruction[1]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 4.096 ns  ; instruction[1]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 4.093 ns  ; instruction[1]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 3.965 ns  ; instruction[2]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; 3.948 ns  ; instruction[1]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 3.898 ns  ; instruction[1]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 3.893 ns  ; instruction[1]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 3.890 ns  ; instruction[2]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; 3.818 ns  ; instruction[2]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.791 ns  ; instruction[1]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.701 ns  ; instruction[1]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.678 ns  ; instruction[2]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; 3.441 ns  ; instruction[5]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 3.389 ns  ; reg_select_overide ; 4bit_register:inst7|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 3.386 ns  ; instruction[5]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 3.353 ns  ; instruction[5]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 3.314 ns  ; reg_select_overide ; 4bit_register:inst7|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; 3.242 ns  ; reg_select_overide ; 4bit_register:inst7|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 3.207 ns  ; instruction[1]     ; 4bit_register:inst7|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 3.196 ns  ; instruction[1]     ; 4bit_register:inst7|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 3.169 ns  ; instruction[5]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 3.139 ns  ; instruction[1]     ; 4bit_register:inst7|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 3.102 ns  ; reg_select_overide ; 4bit_register:inst7|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 3.049 ns  ; instruction[1]     ; 4bit_register:inst7|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 3.023 ns  ; instruction[5]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.015 ns  ; instruction[5]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.015 ns  ; instruction[5]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 2.981 ns  ; instruction[5]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 2.371 ns  ; instruction[5]     ; 4bit_register:inst7|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 2.330 ns  ; instruction[4]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 2.328 ns  ; instruction[5]     ; 4bit_register:inst7|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 2.293 ns  ; instruction[5]     ; 4bit_register:inst7|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 2.292 ns  ; instruction[5]     ; 4bit_register:inst7|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 2.278 ns  ; instruction[4]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 2.242 ns  ; instruction[4]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 2.098 ns  ; instruction[1]     ; 4bit_register:inst7|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 2.087 ns  ; instruction[1]     ; 4bit_register:inst7|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 2.061 ns  ; instruction[4]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 2.030 ns  ; instruction[1]     ; 4bit_register:inst7|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; 1.940 ns  ; instruction[1]     ; 4bit_register:inst7|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 1.915 ns  ; instruction[4]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 1.904 ns  ; instruction[4]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 1.904 ns  ; instruction[4]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 1.873 ns  ; instruction[4]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 1.836 ns  ; instruction[3]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; 1.734 ns  ; instruction[3]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; 1.728 ns  ; instruction[3]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; 1.627 ns  ; instruction[3]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; 1.262 ns  ; instruction[4]     ; 4bit_register:inst7|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.262 ns  ; instruction[5]     ; 4bit_register:inst7|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 1.219 ns  ; instruction[4]     ; 4bit_register:inst7|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.219 ns  ; instruction[5]     ; 4bit_register:inst7|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 1.184 ns  ; instruction[4]     ; 4bit_register:inst7|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 1.184 ns  ; instruction[5]     ; 4bit_register:inst7|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 1.183 ns  ; instruction[4]     ; 4bit_register:inst7|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.183 ns  ; instruction[5]     ; 4bit_register:inst7|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.381 ns  ; reg_select_overide ; 4bit_register:inst5|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.381 ns  ; reg_select_overide ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.378 ns  ; reg_select_overide ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.183 ns  ; reg_select_overide ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 0.182 ns  ; reg_select_overide ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 0.153 ns  ; instruction[4]     ; 4bit_register:inst7|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.110 ns  ; instruction[4]     ; 4bit_register:inst7|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.076 ns  ; reg_select_overide ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.075 ns  ; instruction[4]     ; 4bit_register:inst7|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 0.074 ns  ; instruction[4]     ; 4bit_register:inst7|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.010 ns ; reg_select_overide ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.061 ns ; reg_select_overide ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.150 ns ; instruction[2]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; -0.153 ns ; instruction[2]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; -0.154 ns ; instruction[2]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; -0.348 ns ; instruction[2]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; -0.353 ns ; instruction[2]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; -0.455 ns ; instruction[2]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; -0.472 ns ; instruction[6]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; -0.545 ns ; instruction[2]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; -0.574 ns ; instruction[6]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; -0.580 ns ; instruction[6]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; -0.596 ns ; instruction[2]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; -0.678 ns ; instruction[6]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; -0.727 ns ; reg_select_overide ; 4bit_register:inst4|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.730 ns ; reg_select_overide ; 4bit_register:inst5|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.730 ns ; reg_select_overide ; 4bit_register:inst4|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.903 ns ; instruction[1]     ; 4bit_register:inst5|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.921 ns ; instruction[1]     ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.924 ns ; instruction[1]     ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.925 ns ; reg_select_overide ; 4bit_register:inst4|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -0.929 ns ; reg_select_overide ; 4bit_register:inst5|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -1.032 ns ; reg_select_overide ; 4bit_register:inst4|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -1.050 ns ; instruction[2]     ; 4bit_register:inst7|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -1.065 ns ; instruction[1]     ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.119 ns ; instruction[1]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -1.120 ns ; instruction[1]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -1.121 ns ; reg_select_overide ; 4bit_register:inst5|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -1.125 ns ; instruction[2]     ; 4bit_register:inst7|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.172 ns ; reg_select_overide ; 4bit_register:inst5|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -1.197 ns ; instruction[2]     ; 4bit_register:inst7|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.226 ns ; instruction[1]     ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.312 ns ; instruction[1]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.337 ns ; instruction[2]     ; 4bit_register:inst7|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.572 ns ; instruction[5]     ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.631 ns ; instruction[5]     ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.660 ns ; instruction[5]     ; 4bit_register:inst5|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.848 ns ; instruction[5]     ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.931 ns ; instruction[3]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; -1.934 ns ; instruction[3]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; -1.994 ns ; instruction[5]     ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.998 ns ; instruction[5]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -1.998 ns ; instruction[5]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -2.014 ns ; instruction[1]     ; 4bit_register:inst5|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.029 ns ; instruction[1]     ; 4bit_register:inst4|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.032 ns ; instruction[1]     ; 4bit_register:inst4|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.036 ns ; instruction[5]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -2.159 ns ; instruction[2]     ; 4bit_register:inst7|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -2.176 ns ; instruction[1]     ; 4bit_register:inst5|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.208 ns ; instruction[3]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; -2.227 ns ; instruction[1]     ; 4bit_register:inst4|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -2.231 ns ; instruction[1]     ; 4bit_register:inst5|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -2.234 ns ; instruction[2]     ; 4bit_register:inst7|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.306 ns ; instruction[2]     ; 4bit_register:inst7|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.334 ns ; instruction[1]     ; 4bit_register:inst4|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.423 ns ; instruction[1]     ; 4bit_register:inst5|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.446 ns ; instruction[2]     ; 4bit_register:inst7|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.536 ns ; instruction[3]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; -2.647 ns ; instruction[3]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; -2.683 ns ; instruction[4]     ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -2.683 ns ; instruction[5]     ; 4bit_register:inst5|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.739 ns ; instruction[4]     ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -2.739 ns ; instruction[5]     ; 4bit_register:inst4|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.769 ns ; instruction[3]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; -2.770 ns ; instruction[3]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; -2.771 ns ; instruction[4]     ; 4bit_register:inst5|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -2.771 ns ; instruction[5]     ; 4bit_register:inst5|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -2.774 ns ; instruction[3]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; -2.956 ns ; instruction[4]     ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -2.956 ns ; instruction[5]     ; 4bit_register:inst4|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -3.102 ns ; instruction[4]     ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -3.102 ns ; instruction[5]     ; 4bit_register:inst4|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -3.109 ns ; instruction[4]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -3.109 ns ; instruction[4]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -3.109 ns ; instruction[5]     ; 4bit_register:inst5|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -3.109 ns ; instruction[5]     ; 4bit_register:inst5|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -3.144 ns ; instruction[4]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -3.144 ns ; instruction[5]     ; 4bit_register:inst4|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -3.179 ns ; instruction[3]     ; 4bit_register:inst7|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -3.281 ns ; instruction[3]     ; 4bit_register:inst7|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -3.287 ns ; instruction[3]     ; 4bit_register:inst7|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -3.388 ns ; instruction[3]     ; 4bit_register:inst7|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -3.794 ns ; instruction[4]     ; 4bit_register:inst5|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -3.847 ns ; instruction[4]     ; 4bit_register:inst4|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -3.882 ns ; instruction[4]     ; 4bit_register:inst5|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.064 ns ; instruction[4]     ; 4bit_register:inst4|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.143 ns ; instruction[7]     ; 4bit_register:inst7|inst3 ; clock          ;
; N/A                                     ; None                                                ; -4.210 ns ; instruction[4]     ; 4bit_register:inst4|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.220 ns ; instruction[4]     ; 4bit_register:inst5|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.220 ns ; instruction[4]     ; 4bit_register:inst5|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -4.239 ns ; instruction[6]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; -4.242 ns ; instruction[6]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; -4.245 ns ; instruction[7]     ; 4bit_register:inst7|inst  ; clock          ;
; N/A                                     ; None                                                ; -4.251 ns ; instruction[7]     ; 4bit_register:inst7|inst1 ; clock          ;
; N/A                                     ; None                                                ; -4.252 ns ; instruction[4]     ; 4bit_register:inst4|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -4.288 ns ; instruction[3]     ; 4bit_register:inst7|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.349 ns ; instruction[7]     ; 4bit_register:inst7|inst2 ; clock          ;
; N/A                                     ; None                                                ; -4.390 ns ; instruction[3]     ; 4bit_register:inst7|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -4.396 ns ; instruction[3]     ; 4bit_register:inst7|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.497 ns ; instruction[3]     ; 4bit_register:inst7|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -4.516 ns ; instruction[6]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; -4.844 ns ; instruction[6]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; -4.952 ns ; instruction[6]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; -5.077 ns ; instruction[6]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; -5.078 ns ; instruction[6]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; -5.082 ns ; instruction[6]     ; 4bit_register:inst5|inst  ; clock          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                    ;                           ;                ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+---------------------------+----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Sun Jan 08 17:41:51 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "instruction[5]" is an undefined clock
    Info: Assuming node "instruction[4]" is an undefined clock
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "instruction_decode:inst1|mul_decode:inst2|inst47" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|mul_decode:inst2|inst26" as buffer
    Info: Detected gated clock "instruction_decode:inst1|inst18" as buffer
    Info: Detected gated clock "instruction_decode:inst1|inst14" as buffer
    Info: Detected gated clock "instruction_decode:inst1|inst20" as buffer
    Info: Detected gated clock "instruction_decode:inst1|str_decode:inst62|inst47" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|str_decode:inst62|inst26" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|ldr_decode:inst68|inst1" as buffer
    Info: Detected gated clock "instruction_decode:inst1|ldr_decode:inst68|inst25" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|ldr_decode:inst68|inst24" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|ldr_decode:inst68|inst" as buffer
Info: Clock "clock" has Internal fmax of 96.8 MHz between source register "instruction_decode:inst1|mul_decode:inst2|inst2" and destination register "instruction_decode:inst1|mul_decode:inst2|inst26" (period= 10.331 ns)
    Info: + Longest register to register delay is 1.038 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y16_N0; Fanout = 3; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst2'
        Info: 2: + IC(0.501 ns) + CELL(0.537 ns) = 1.038 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst26'
        Info: Total cell delay = 0.537 ns ( 51.73 % )
        Info: Total interconnect delay = 0.501 ns ( 48.27 % )
    Info: - Smallest clock skew is -9.062 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.806 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst26'
            Info: Total cell delay = 1.928 ns ( 68.71 % )
            Info: Total interconnect delay = 0.878 ns ( 31.29 % )
        Info: - Longest clock path from clock "clock" to source register is 11.868 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst26'
            Info: 3: + IC(0.503 ns) + CELL(0.258 ns) = 3.765 ns; Loc. = LC_X9_Y16_N8; Fanout = 2; COMB Node = 'instruction_decode:inst1|mul_decode:inst2|inst47'
            Info: 4: + IC(7.474 ns) + CELL(0.629 ns) = 11.868 ns; Loc. = LC_X9_Y16_N0; Fanout = 3; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst2'
            Info: Total cell delay = 3.013 ns ( 25.39 % )
            Info: Total interconnect delay = 8.855 ns ( 74.61 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "instruction[5]" has Internal fmax of 149.79 MHz between source register "4bit_register:inst7|inst" and destination register "4bit_register:inst5|inst" (period= 6.676 ns)
    Info: + Longest register to register delay is 2.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7|inst'
        Info: 2: + IC(0.719 ns) + CELL(0.258 ns) = 0.977 ns; Loc. = LC_X59_Y32_N8; Fanout = 1; COMB Node = 'data_mem2:inst18|inst32~61'
        Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 1.239 ns; Loc. = LC_X59_Y32_N9; Fanout = 5; COMB Node = 'data_mem2:inst18|inst32~62'
        Info: 4: + IC(0.659 ns) + CELL(0.273 ns) = 2.171 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5|inst'
        Info: Total cell delay = 0.632 ns ( 29.11 % )
        Info: Total interconnect delay = 1.539 ns ( 70.89 % )
    Info: - Smallest clock skew is -4.274 ns
        Info: + Shortest clock path from clock "instruction[5]" to destination register is 6.981 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction[5]'
            Info: 2: + IC(1.774 ns) + CELL(0.101 ns) = 3.174 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
            Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 6.981 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5|inst'
            Info: Total cell delay = 2.029 ns ( 29.06 % )
            Info: Total interconnect delay = 4.952 ns ( 70.94 % )
        Info: - Longest clock path from clock "instruction[5]" to source register is 11.255 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction[5]'
            Info: 2: + IC(1.775 ns) + CELL(0.101 ns) = 3.175 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst18'
            Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 11.255 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7|inst'
            Info: Total cell delay = 2.029 ns ( 18.03 % )
            Info: Total interconnect delay = 9.226 ns ( 81.97 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "instruction[4]" has Internal fmax of 149.84 MHz between source register "4bit_register:inst7|inst" and destination register "4bit_register:inst5|inst" (period= 6.674 ns)
    Info: + Longest register to register delay is 2.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7|inst'
        Info: 2: + IC(0.719 ns) + CELL(0.258 ns) = 0.977 ns; Loc. = LC_X59_Y32_N8; Fanout = 1; COMB Node = 'data_mem2:inst18|inst32~61'
        Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 1.239 ns; Loc. = LC_X59_Y32_N9; Fanout = 5; COMB Node = 'data_mem2:inst18|inst32~62'
        Info: 4: + IC(0.659 ns) + CELL(0.273 ns) = 2.171 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5|inst'
        Info: Total cell delay = 0.632 ns ( 29.11 % )
        Info: Total interconnect delay = 1.539 ns ( 70.89 % )
    Info: - Smallest clock skew is -4.272 ns
        Info: + Shortest clock path from clock "instruction[4]" to destination register is 8.092 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction[4]'
            Info: 2: + IC(2.722 ns) + CELL(0.258 ns) = 4.285 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
            Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 8.092 ns; Loc. = LC_X60_Y32_N4; Fanout = 4; REG Node = '4bit_register:inst5|inst'
            Info: Total cell delay = 2.192 ns ( 27.09 % )
            Info: Total interconnect delay = 5.900 ns ( 72.91 % )
        Info: - Longest clock path from clock "instruction[4]" to source register is 12.364 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction[4]'
            Info: 2: + IC(2.721 ns) + CELL(0.258 ns) = 4.284 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst18'
            Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 12.364 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7|inst'
            Info: Total cell delay = 2.192 ns ( 17.73 % )
            Info: Total interconnect delay = 10.172 ns ( 82.27 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "instruction_decode:inst1|mul_decode:inst2|inst26" and destination pin or register "instruction_decode:inst1|mul_decode:inst2|inst45" for clock "clock" (Hold time is 7.952 ns)
    Info: + Largest clock skew is 9.062 ns
        Info: + Longest clock path from clock "clock" to destination register is 11.868 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst26'
            Info: 3: + IC(0.503 ns) + CELL(0.258 ns) = 3.765 ns; Loc. = LC_X9_Y16_N8; Fanout = 2; COMB Node = 'instruction_decode:inst1|mul_decode:inst2|inst47'
            Info: 4: + IC(7.474 ns) + CELL(0.629 ns) = 11.868 ns; Loc. = LC_X9_Y16_N3; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst45'
            Info: Total cell delay = 3.013 ns ( 25.39 % )
            Info: Total interconnect delay = 8.855 ns ( 74.61 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.806 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst26'
            Info: Total cell delay = 1.928 ns ( 68.71 % )
            Info: Total interconnect delay = 0.878 ns ( 31.29 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 0.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y16_N2; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst26'
        Info: 2: + IC(0.502 ns) + CELL(0.423 ns) = 0.925 ns; Loc. = LC_X9_Y16_N3; Fanout = 4; REG Node = 'instruction_decode:inst1|mul_decode:inst2|inst45'
        Info: Total cell delay = 0.423 ns ( 45.73 % )
        Info: Total interconnect delay = 0.502 ns ( 54.27 % )
    Info: + Micro hold delay of destination is 0.013 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "instruction[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "4bit_register:inst5|inst3" and destination pin or register "4bit_register:inst7|inst3" for clock "instruction[5]" (Hold time is 2.433 ns)
    Info: + Largest clock skew is 4.274 ns
        Info: + Longest clock path from clock "instruction[5]" to destination register is 11.255 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction[5]'
            Info: 2: + IC(1.775 ns) + CELL(0.101 ns) = 3.175 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst18'
            Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 11.255 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7|inst3'
            Info: Total cell delay = 2.029 ns ( 18.03 % )
            Info: Total interconnect delay = 9.226 ns ( 81.97 % )
        Info: - Shortest clock path from clock "instruction[5]" to source register is 6.981 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction[5]'
            Info: 2: + IC(1.774 ns) + CELL(0.101 ns) = 3.174 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
            Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 6.981 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5|inst3'
            Info: Total cell delay = 2.029 ns ( 29.06 % )
            Info: Total interconnect delay = 4.952 ns ( 70.94 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 1.656 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5|inst3'
        Info: 2: + IC(0.491 ns) + CELL(0.258 ns) = 0.749 ns; Loc. = LC_X57_Y32_N6; Fanout = 5; COMB Node = 'data_mem2:inst18|inst30~175'
        Info: 3: + IC(0.634 ns) + CELL(0.273 ns) = 1.656 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7|inst3'
        Info: Total cell delay = 0.531 ns ( 32.07 % )
        Info: Total interconnect delay = 1.125 ns ( 67.93 % )
    Info: + Micro hold delay of destination is 0.013 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "instruction[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "4bit_register:inst5|inst3" and destination pin or register "4bit_register:inst7|inst3" for clock "instruction[4]" (Hold time is 2.431 ns)
    Info: + Largest clock skew is 4.272 ns
        Info: + Longest clock path from clock "instruction[4]" to destination register is 12.364 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction[4]'
            Info: 2: + IC(2.721 ns) + CELL(0.258 ns) = 4.284 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst18'
            Info: 3: + IC(7.451 ns) + CELL(0.629 ns) = 12.364 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7|inst3'
            Info: Total cell delay = 2.192 ns ( 17.73 % )
            Info: Total interconnect delay = 10.172 ns ( 82.27 % )
        Info: - Shortest clock path from clock "instruction[4]" to source register is 8.092 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B5; Fanout = 4; CLK Node = 'instruction[4]'
            Info: 2: + IC(2.722 ns) + CELL(0.258 ns) = 4.285 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
            Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 8.092 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5|inst3'
            Info: Total cell delay = 2.192 ns ( 27.09 % )
            Info: Total interconnect delay = 5.900 ns ( 72.91 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 1.656 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y32_N2; Fanout = 4; REG Node = '4bit_register:inst5|inst3'
        Info: 2: + IC(0.491 ns) + CELL(0.258 ns) = 0.749 ns; Loc. = LC_X57_Y32_N6; Fanout = 5; COMB Node = 'data_mem2:inst18|inst30~175'
        Info: 3: + IC(0.634 ns) + CELL(0.273 ns) = 1.656 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7|inst3'
        Info: Total cell delay = 0.531 ns ( 32.07 % )
        Info: Total interconnect delay = 1.125 ns ( 67.93 % )
    Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "4bit_register:inst5|inst1" (data pin = "instruction[8]", clock pin = "instruction[5]") is 19.083 ns
    Info: + Longest pin to register delay is 26.031 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G5; Fanout = 6; PIN Node = 'instruction[8]'
        Info: 2: + IC(9.039 ns) + CELL(0.258 ns) = 10.596 ns; Loc. = LC_X55_Y32_N2; Fanout = 7; COMB Node = 'instruction_decode:inst1|inst4~9'
        Info: 3: + IC(5.927 ns) + CELL(0.390 ns) = 16.913 ns; Loc. = LC_X8_Y16_N9; Fanout = 3; COMB Node = 'instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155'
        Info: 4: + IC(6.145 ns) + CELL(0.522 ns) = 23.580 ns; Loc. = LC_X57_Y32_N3; Fanout = 4; COMB Node = 'data_mem2:inst18|inst15'
        Info: 5: + IC(1.009 ns) + CELL(0.522 ns) = 25.111 ns; Loc. = LC_X59_Y32_N7; Fanout = 5; COMB Node = 'data_mem2:inst18|inst31~62'
        Info: 6: + IC(0.647 ns) + CELL(0.273 ns) = 26.031 ns; Loc. = LC_X60_Y32_N7; Fanout = 4; REG Node = '4bit_register:inst5|inst1'
        Info: Total cell delay = 3.264 ns ( 12.54 % )
        Info: Total interconnect delay = 22.767 ns ( 87.46 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "instruction[5]" to destination register is 6.981 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 4; CLK Node = 'instruction[5]'
        Info: 2: + IC(1.774 ns) + CELL(0.101 ns) = 3.174 ns; Loc. = LC_X8_Y16_N2; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
        Info: 3: + IC(3.178 ns) + CELL(0.629 ns) = 6.981 ns; Loc. = LC_X60_Y32_N7; Fanout = 4; REG Node = '4bit_register:inst5|inst1'
        Info: Total cell delay = 2.029 ns ( 29.06 % )
        Info: Total interconnect delay = 4.952 ns ( 70.94 % )
Info: tco from clock "clock" to destination pin "mul_a_in[0]" through register "4bit_register:inst7|inst3" is 26.047 ns
    Info: + Longest clock path from clock "clock" to source register is 17.379 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'
        Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N5; Fanout = 4; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: 3: + IC(0.506 ns) + CELL(0.390 ns) = 3.900 ns; Loc. = LC_X9_Y16_N4; Fanout = 2; COMB Node = 'instruction_decode:inst1|ldr_decode:inst68|inst25'
        Info: 4: + IC(3.537 ns) + CELL(0.827 ns) = 8.264 ns; Loc. = LC_X8_Y16_N7; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
        Info: 5: + IC(0.513 ns) + CELL(0.522 ns) = 9.299 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst18'
        Info: 6: + IC(7.451 ns) + CELL(0.629 ns) = 17.379 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7|inst3'
        Info: Total cell delay = 4.494 ns ( 25.86 % )
        Info: Total interconnect delay = 12.885 ns ( 74.14 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 8.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X58_Y32_N1; Fanout = 4; REG Node = '4bit_register:inst7|inst3'
        Info: 2: + IC(2.060 ns) + CELL(0.390 ns) = 2.450 ns; Loc. = LC_X56_Y32_N1; Fanout = 1; COMB Node = 'mul_mux:inst8|inst8[3]~144'
        Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 2.712 ns; Loc. = LC_X56_Y32_N2; Fanout = 1; COMB Node = 'mul_mux:inst8|inst8[3]'
        Info: 4: + IC(3.893 ns) + CELL(1.865 ns) = 8.470 ns; Loc. = PIN_U14; Fanout = 0; PIN Node = 'mul_a_in[0]'
        Info: Total cell delay = 2.356 ns ( 27.82 % )
        Info: Total interconnect delay = 6.114 ns ( 72.18 % )
Info: Longest tpd from source pin "instruction[8]" to destination pin "memory_contents[2]" is 29.140 ns
    Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G5; Fanout = 6; PIN Node = 'instruction[8]'
    Info: 2: + IC(9.039 ns) + CELL(0.258 ns) = 10.596 ns; Loc. = LC_X55_Y32_N2; Fanout = 7; COMB Node = 'instruction_decode:inst1|inst4~9'
    Info: 3: + IC(5.927 ns) + CELL(0.390 ns) = 16.913 ns; Loc. = LC_X8_Y16_N9; Fanout = 3; COMB Node = 'instruction_decode:inst1|busmux:inst58|lpm_mux:$00000|mux_5fc:auto_generated|result_node[0]~155'
    Info: 4: + IC(6.145 ns) + CELL(0.522 ns) = 23.580 ns; Loc. = LC_X57_Y32_N3; Fanout = 4; COMB Node = 'data_mem2:inst18|inst15'
    Info: 5: + IC(1.009 ns) + CELL(0.522 ns) = 25.111 ns; Loc. = LC_X59_Y32_N7; Fanout = 5; COMB Node = 'data_mem2:inst18|inst31~62'
    Info: 6: + IC(2.150 ns) + CELL(1.879 ns) = 29.140 ns; Loc. = PIN_D19; Fanout = 0; PIN Node = 'memory_contents[2]'
    Info: Total cell delay = 4.870 ns ( 16.71 % )
    Info: Total interconnect delay = 24.270 ns ( 83.29 % )
Info: th for register "4bit_register:inst7|inst" (data pin = "reg_select_overide", clock pin = "clock") is 9.513 ns
    Info: + Longest clock path from clock "clock" to destination register is 17.379 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 6; CLK Node = 'clock'
        Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X9_Y16_N5; Fanout = 4; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: 3: + IC(0.506 ns) + CELL(0.390 ns) = 3.900 ns; Loc. = LC_X9_Y16_N4; Fanout = 2; COMB Node = 'instruction_decode:inst1|ldr_decode:inst68|inst25'
        Info: 4: + IC(3.537 ns) + CELL(0.827 ns) = 8.264 ns; Loc. = LC_X8_Y16_N7; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
        Info: 5: + IC(0.513 ns) + CELL(0.522 ns) = 9.299 ns; Loc. = LC_X8_Y16_N1; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst18'
        Info: 6: + IC(7.451 ns) + CELL(0.629 ns) = 17.379 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7|inst'
        Info: Total cell delay = 4.494 ns ( 25.86 % )
        Info: Total interconnect delay = 12.885 ns ( 74.14 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 7.879 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B15; Fanout = 1; PIN Node = 'reg_select_overide'
        Info: 2: + IC(4.425 ns) + CELL(0.101 ns) = 5.831 ns; Loc. = LC_X58_Y32_N3; Fanout = 5; COMB Node = 'reg_select_overide~90'
        Info: 3: + IC(0.638 ns) + CELL(0.522 ns) = 6.991 ns; Loc. = LC_X59_Y32_N9; Fanout = 5; COMB Node = 'data_mem2:inst18|inst32~62'
        Info: 4: + IC(0.615 ns) + CELL(0.273 ns) = 7.879 ns; Loc. = LC_X58_Y32_N8; Fanout = 4; REG Node = '4bit_register:inst7|inst'
        Info: Total cell delay = 2.201 ns ( 27.94 % )
        Info: Total interconnect delay = 5.678 ns ( 72.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 122 megabytes
    Info: Processing ended: Sun Jan 08 17:41:57 2012
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02


