module serial_to_parallel(
    input clk,
    input rst,
    input serial_in,
    output reg [7:0] parallel_out
);
    reg [2:0] bit_count;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            bit_count <= 0;
            parallel_out <= 0;
        end else begin
            parallel_out <= {parallel_out[6:0], serial_in};
            bit_count <= bit_count + 1;
        end
    end
endmodule
