design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/passant/efabless/caravel_user_project/openlane/user_proj_example,user_proj_example,23_03_03_14_26,flow completed,0h29m51s0ms,0h4m11s0ms,152.86796536796538,4.928,68.79058441558442,0.05,5795.84,339,0,0,0,0,0,0,0,29,0,-1,-1,131223,6952,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,103851415.0,0.0,1.15,0.46,0.29,0.03,-1,217,866,31,680,0,0,0,221,18,0,7,31,35,9,7,65,108,35,7,1278,69228,0,70506,4846670.8416,-1,-1,-1,-1,-1,-1,-1,-1,-1,8.66,25.0,40.0,25,3,1,45,153.18,153.6,0.3,0.4,sky130_fd_sc_hd,10,AREA 0
