#ifndef CONFIG_MOTOR_BENCH_H
#define CONFIG_MOTOR_BENCH_H

/* Master oscillator freq.       */
#define FOSC (12000000) 
/* PLL multiplier                */
#define PLL_MUL (5)         
/* CPU clock freq.               */
#define CCLK (FOSC * PLL_MUL) 
/* Peripheral bus speed mask 0x00->4, 0x01-> 1, 0x02 -> 2   */
#define PBSD_BITS 0x00    
#define PBSD_VAL 4
/* Peripheral bus clock freq.    */
#define PCLK (CCLK / PBSD_VAL) 

#define LED_1_BANK 1
#define LED_1_PIN 24

/* ADC */
#define ADC_0 AdcBank0(4)
//#define ADC_0 AdcBank0(0)
#ifdef USE_ADC_0
#ifndef USE_AD0
#define USE_AD0
#endif
#define USE_AD0_4
//#define USE_AD0_0
#endif

#define ADC_1 AdcBank0(1)
#ifdef USE_ADC_1
#ifndef USE_AD0
#define USE_AD0
#endif
#define USE_AD0_1
#endif




#endif /* CONFIG_MOTOR_BENCH_H */
