# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd" \

# Do not sort compile order
nosort
