$date
	Tue Jun 03 14:56:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module button_tb $end
$var wire 1 ! led $end
$var reg 1 " button $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " button $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! led $end
$var reg 1 % status $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5000
1#
#10000
0#
#12000
1"
#15000
1#
#20000
0#
#22000
0"
#25000
1#
#30000
0#
#32000
1"
#35000
1#
#40000
0#
#42000
0!
1$
#45000
1#
#50000
0#
#52000
0$
#55000
1#
#60000
0#
#62000
0"
#65000
1#
#70000
0#
#72000
1"
#75000
1#
#80000
0#
