`timescale 1ns/1ps
module tb_ttl_74h116;
    logic clk, j1, j2, k1, k2, q, q_n;
    ttl_74h116 dut(.clk(clk), .j1(j1), .j2(j2), .k1(k1), .k2(k2), .q(q), .q_n(q_n));
    task automatic tick; clk=0; #1; clk=1; #1; clk=0; #1; endtask
    int errors;
    initial begin
        errors = 0;
        clk = 0; j1=0; j2=0; k1=1; k2=1; tick; if (q !== 0) errors++;
        j1=1; j2=1; k1=0; k2=0; tick; if (q !== 1) errors++;
        j1=1; j2=1; k1=1; k2=1; tick; if (q !== 0) errors++;
        if (errors != 0) $fatal(1, "tb_ttl_74h116: %0d errors", errors);
        $display("PASS: tb_ttl_74h116");
        $finish;
    end
endmodule
