#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Dec 11 14:56:06 2018
# Process ID: 9767
# Log file: /home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/tutorial/planAhead_run_1/planAhead.log
# Journal file: /home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/tutorial/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/barrachina/Documents/MIMAC/CYUSB3KIT-003_with_SP605_xilinx/fpga_source_code/tutorial/pa.fromNetlist.tcl
startgroup
set_property package_pin D17 [get_ports {COUNT_OUT[0]}]
endgroup
set_property package_pin "" [get_ports [list  {COUNT_OUT[2]}]]
startgroup
set_property package_pin AB4 [get_ports {COUNT_OUT[1]}]
endgroup
set_property package_pin "" [get_ports [list  {COUNT_OUT[3]}]]
startgroup
set_property package_pin D21 [get_ports {COUNT_OUT[2]}]
endgroup
startgroup
set_property package_pin W15 [get_ports {COUNT_OUT[3]}]
endgroup
startgroup
set_property package_pin AB13 [get_ports CLOCK]
endgroup
startgroup
set_property package_pin C18 [get_ports DIRECTION]
endgroup
save_constraints
