/// Auto-generated bit field definitions for FMC
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::fmc {

using namespace alloy::hal::bitfields;

// ============================================================================
// FMC Bit Field Definitions
// ============================================================================

/// BCR1 - SRAM/NOR-Flash chip-select control register 1
namespace bcr1 {
    /// MBKEN
    /// Position: 0, Width: 1
    using MBKEN = BitField<0, 1>;
    constexpr uint32_t MBKEN_Pos = 0;
    constexpr uint32_t MBKEN_Msk = MBKEN::mask;

    /// MUXEN
    /// Position: 1, Width: 1
    using MUXEN = BitField<1, 1>;
    constexpr uint32_t MUXEN_Pos = 1;
    constexpr uint32_t MUXEN_Msk = MUXEN::mask;

    /// MTYP
    /// Position: 2, Width: 2
    using MTYP = BitField<2, 2>;
    constexpr uint32_t MTYP_Pos = 2;
    constexpr uint32_t MTYP_Msk = MTYP::mask;

    /// MWID
    /// Position: 4, Width: 2
    using MWID = BitField<4, 2>;
    constexpr uint32_t MWID_Pos = 4;
    constexpr uint32_t MWID_Msk = MWID::mask;

    /// FACCEN
    /// Position: 6, Width: 1
    using FACCEN = BitField<6, 1>;
    constexpr uint32_t FACCEN_Pos = 6;
    constexpr uint32_t FACCEN_Msk = FACCEN::mask;

    /// BURSTEN
    /// Position: 8, Width: 1
    using BURSTEN = BitField<8, 1>;
    constexpr uint32_t BURSTEN_Pos = 8;
    constexpr uint32_t BURSTEN_Msk = BURSTEN::mask;

    /// WAITPOL
    /// Position: 9, Width: 1
    using WAITPOL = BitField<9, 1>;
    constexpr uint32_t WAITPOL_Pos = 9;
    constexpr uint32_t WAITPOL_Msk = WAITPOL::mask;

    /// WAITCFG
    /// Position: 11, Width: 1
    using WAITCFG = BitField<11, 1>;
    constexpr uint32_t WAITCFG_Pos = 11;
    constexpr uint32_t WAITCFG_Msk = WAITCFG::mask;

    /// WREN
    /// Position: 12, Width: 1
    using WREN = BitField<12, 1>;
    constexpr uint32_t WREN_Pos = 12;
    constexpr uint32_t WREN_Msk = WREN::mask;

    /// WAITEN
    /// Position: 13, Width: 1
    using WAITEN = BitField<13, 1>;
    constexpr uint32_t WAITEN_Pos = 13;
    constexpr uint32_t WAITEN_Msk = WAITEN::mask;

    /// EXTMOD
    /// Position: 14, Width: 1
    using EXTMOD = BitField<14, 1>;
    constexpr uint32_t EXTMOD_Pos = 14;
    constexpr uint32_t EXTMOD_Msk = EXTMOD::mask;

    /// ASYNCWAIT
    /// Position: 15, Width: 1
    using ASYNCWAIT = BitField<15, 1>;
    constexpr uint32_t ASYNCWAIT_Pos = 15;
    constexpr uint32_t ASYNCWAIT_Msk = ASYNCWAIT::mask;

    /// CRAM page size
    /// Position: 16, Width: 3
    using CPSIZE = BitField<16, 3>;
    constexpr uint32_t CPSIZE_Pos = 16;
    constexpr uint32_t CPSIZE_Msk = CPSIZE::mask;

    /// CBURSTRW
    /// Position: 19, Width: 1
    using CBURSTRW = BitField<19, 1>;
    constexpr uint32_t CBURSTRW_Pos = 19;
    constexpr uint32_t CBURSTRW_Msk = CBURSTRW::mask;

    /// CCLKEN
    /// Position: 20, Width: 1
    using CCLKEN = BitField<20, 1>;
    constexpr uint32_t CCLKEN_Pos = 20;
    constexpr uint32_t CCLKEN_Msk = CCLKEN::mask;

    /// Write FIFO Disable
    /// Position: 21, Width: 1
    using WFDIS = BitField<21, 1>;
    constexpr uint32_t WFDIS_Pos = 21;
    constexpr uint32_t WFDIS_Msk = WFDIS::mask;

}  // namespace bcr1

/// BTR1 - SRAM/NOR-Flash chip-select timing register 1
namespace btr1 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// BUSTURN
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// CLKDIV
    /// Position: 20, Width: 4
    using CLKDIV = BitField<20, 4>;
    constexpr uint32_t CLKDIV_Pos = 20;
    constexpr uint32_t CLKDIV_Msk = CLKDIV::mask;

    /// DATLAT
    /// Position: 24, Width: 4
    using DATLAT = BitField<24, 4>;
    constexpr uint32_t DATLAT_Pos = 24;
    constexpr uint32_t DATLAT_Msk = DATLAT::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace btr1

/// BCR2 - SRAM/NOR-Flash chip-select control register 2
namespace bcr2 {
    /// MBKEN
    /// Position: 0, Width: 1
    using MBKEN = BitField<0, 1>;
    constexpr uint32_t MBKEN_Pos = 0;
    constexpr uint32_t MBKEN_Msk = MBKEN::mask;

    /// MUXEN
    /// Position: 1, Width: 1
    using MUXEN = BitField<1, 1>;
    constexpr uint32_t MUXEN_Pos = 1;
    constexpr uint32_t MUXEN_Msk = MUXEN::mask;

    /// MTYP
    /// Position: 2, Width: 2
    using MTYP = BitField<2, 2>;
    constexpr uint32_t MTYP_Pos = 2;
    constexpr uint32_t MTYP_Msk = MTYP::mask;

    /// MWID
    /// Position: 4, Width: 2
    using MWID = BitField<4, 2>;
    constexpr uint32_t MWID_Pos = 4;
    constexpr uint32_t MWID_Msk = MWID::mask;

    /// FACCEN
    /// Position: 6, Width: 1
    using FACCEN = BitField<6, 1>;
    constexpr uint32_t FACCEN_Pos = 6;
    constexpr uint32_t FACCEN_Msk = FACCEN::mask;

    /// BURSTEN
    /// Position: 8, Width: 1
    using BURSTEN = BitField<8, 1>;
    constexpr uint32_t BURSTEN_Pos = 8;
    constexpr uint32_t BURSTEN_Msk = BURSTEN::mask;

    /// WAITPOL
    /// Position: 9, Width: 1
    using WAITPOL = BitField<9, 1>;
    constexpr uint32_t WAITPOL_Pos = 9;
    constexpr uint32_t WAITPOL_Msk = WAITPOL::mask;

    /// WAITCFG
    /// Position: 11, Width: 1
    using WAITCFG = BitField<11, 1>;
    constexpr uint32_t WAITCFG_Pos = 11;
    constexpr uint32_t WAITCFG_Msk = WAITCFG::mask;

    /// WREN
    /// Position: 12, Width: 1
    using WREN = BitField<12, 1>;
    constexpr uint32_t WREN_Pos = 12;
    constexpr uint32_t WREN_Msk = WREN::mask;

    /// WAITEN
    /// Position: 13, Width: 1
    using WAITEN = BitField<13, 1>;
    constexpr uint32_t WAITEN_Pos = 13;
    constexpr uint32_t WAITEN_Msk = WAITEN::mask;

    /// EXTMOD
    /// Position: 14, Width: 1
    using EXTMOD = BitField<14, 1>;
    constexpr uint32_t EXTMOD_Pos = 14;
    constexpr uint32_t EXTMOD_Msk = EXTMOD::mask;

    /// ASYNCWAIT
    /// Position: 15, Width: 1
    using ASYNCWAIT = BitField<15, 1>;
    constexpr uint32_t ASYNCWAIT_Pos = 15;
    constexpr uint32_t ASYNCWAIT_Msk = ASYNCWAIT::mask;

    /// CRAM page size
    /// Position: 16, Width: 3
    using CPSIZE = BitField<16, 3>;
    constexpr uint32_t CPSIZE_Pos = 16;
    constexpr uint32_t CPSIZE_Msk = CPSIZE::mask;

    /// CBURSTRW
    /// Position: 19, Width: 1
    using CBURSTRW = BitField<19, 1>;
    constexpr uint32_t CBURSTRW_Pos = 19;
    constexpr uint32_t CBURSTRW_Msk = CBURSTRW::mask;

}  // namespace bcr2

/// BTR2 - SRAM/NOR-Flash chip-select timing register 2
namespace btr2 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// BUSTURN
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// CLKDIV
    /// Position: 20, Width: 4
    using CLKDIV = BitField<20, 4>;
    constexpr uint32_t CLKDIV_Pos = 20;
    constexpr uint32_t CLKDIV_Msk = CLKDIV::mask;

    /// DATLAT
    /// Position: 24, Width: 4
    using DATLAT = BitField<24, 4>;
    constexpr uint32_t DATLAT_Pos = 24;
    constexpr uint32_t DATLAT_Msk = DATLAT::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace btr2

/// BCR3 - SRAM/NOR-Flash chip-select control register 3
namespace bcr3 {
    /// MBKEN
    /// Position: 0, Width: 1
    using MBKEN = BitField<0, 1>;
    constexpr uint32_t MBKEN_Pos = 0;
    constexpr uint32_t MBKEN_Msk = MBKEN::mask;

    /// MUXEN
    /// Position: 1, Width: 1
    using MUXEN = BitField<1, 1>;
    constexpr uint32_t MUXEN_Pos = 1;
    constexpr uint32_t MUXEN_Msk = MUXEN::mask;

    /// MTYP
    /// Position: 2, Width: 2
    using MTYP = BitField<2, 2>;
    constexpr uint32_t MTYP_Pos = 2;
    constexpr uint32_t MTYP_Msk = MTYP::mask;

    /// MWID
    /// Position: 4, Width: 2
    using MWID = BitField<4, 2>;
    constexpr uint32_t MWID_Pos = 4;
    constexpr uint32_t MWID_Msk = MWID::mask;

    /// FACCEN
    /// Position: 6, Width: 1
    using FACCEN = BitField<6, 1>;
    constexpr uint32_t FACCEN_Pos = 6;
    constexpr uint32_t FACCEN_Msk = FACCEN::mask;

    /// BURSTEN
    /// Position: 8, Width: 1
    using BURSTEN = BitField<8, 1>;
    constexpr uint32_t BURSTEN_Pos = 8;
    constexpr uint32_t BURSTEN_Msk = BURSTEN::mask;

    /// WAITPOL
    /// Position: 9, Width: 1
    using WAITPOL = BitField<9, 1>;
    constexpr uint32_t WAITPOL_Pos = 9;
    constexpr uint32_t WAITPOL_Msk = WAITPOL::mask;

    /// WAITCFG
    /// Position: 11, Width: 1
    using WAITCFG = BitField<11, 1>;
    constexpr uint32_t WAITCFG_Pos = 11;
    constexpr uint32_t WAITCFG_Msk = WAITCFG::mask;

    /// WREN
    /// Position: 12, Width: 1
    using WREN = BitField<12, 1>;
    constexpr uint32_t WREN_Pos = 12;
    constexpr uint32_t WREN_Msk = WREN::mask;

    /// WAITEN
    /// Position: 13, Width: 1
    using WAITEN = BitField<13, 1>;
    constexpr uint32_t WAITEN_Pos = 13;
    constexpr uint32_t WAITEN_Msk = WAITEN::mask;

    /// EXTMOD
    /// Position: 14, Width: 1
    using EXTMOD = BitField<14, 1>;
    constexpr uint32_t EXTMOD_Pos = 14;
    constexpr uint32_t EXTMOD_Msk = EXTMOD::mask;

    /// ASYNCWAIT
    /// Position: 15, Width: 1
    using ASYNCWAIT = BitField<15, 1>;
    constexpr uint32_t ASYNCWAIT_Pos = 15;
    constexpr uint32_t ASYNCWAIT_Msk = ASYNCWAIT::mask;

    /// CRAM page size.
    /// Position: 16, Width: 3
    using CPSIZE = BitField<16, 3>;
    constexpr uint32_t CPSIZE_Pos = 16;
    constexpr uint32_t CPSIZE_Msk = CPSIZE::mask;

    /// CBURSTRW
    /// Position: 19, Width: 1
    using CBURSTRW = BitField<19, 1>;
    constexpr uint32_t CBURSTRW_Pos = 19;
    constexpr uint32_t CBURSTRW_Msk = CBURSTRW::mask;

}  // namespace bcr3

/// BTR3 - SRAM/NOR-Flash chip-select timing register 3
namespace btr3 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// BUSTURN
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// CLKDIV
    /// Position: 20, Width: 4
    using CLKDIV = BitField<20, 4>;
    constexpr uint32_t CLKDIV_Pos = 20;
    constexpr uint32_t CLKDIV_Msk = CLKDIV::mask;

    /// DATLAT
    /// Position: 24, Width: 4
    using DATLAT = BitField<24, 4>;
    constexpr uint32_t DATLAT_Pos = 24;
    constexpr uint32_t DATLAT_Msk = DATLAT::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace btr3

/// BCR4 - SRAM/NOR-Flash chip-select control register 4
namespace bcr4 {
    /// MBKEN
    /// Position: 0, Width: 1
    using MBKEN = BitField<0, 1>;
    constexpr uint32_t MBKEN_Pos = 0;
    constexpr uint32_t MBKEN_Msk = MBKEN::mask;

    /// MUXEN
    /// Position: 1, Width: 1
    using MUXEN = BitField<1, 1>;
    constexpr uint32_t MUXEN_Pos = 1;
    constexpr uint32_t MUXEN_Msk = MUXEN::mask;

    /// MTYP
    /// Position: 2, Width: 2
    using MTYP = BitField<2, 2>;
    constexpr uint32_t MTYP_Pos = 2;
    constexpr uint32_t MTYP_Msk = MTYP::mask;

    /// MWID
    /// Position: 4, Width: 2
    using MWID = BitField<4, 2>;
    constexpr uint32_t MWID_Pos = 4;
    constexpr uint32_t MWID_Msk = MWID::mask;

    /// FACCEN
    /// Position: 6, Width: 1
    using FACCEN = BitField<6, 1>;
    constexpr uint32_t FACCEN_Pos = 6;
    constexpr uint32_t FACCEN_Msk = FACCEN::mask;

    /// BURSTEN
    /// Position: 8, Width: 1
    using BURSTEN = BitField<8, 1>;
    constexpr uint32_t BURSTEN_Pos = 8;
    constexpr uint32_t BURSTEN_Msk = BURSTEN::mask;

    /// WAITPOL
    /// Position: 9, Width: 1
    using WAITPOL = BitField<9, 1>;
    constexpr uint32_t WAITPOL_Pos = 9;
    constexpr uint32_t WAITPOL_Msk = WAITPOL::mask;

    /// WAITCFG
    /// Position: 11, Width: 1
    using WAITCFG = BitField<11, 1>;
    constexpr uint32_t WAITCFG_Pos = 11;
    constexpr uint32_t WAITCFG_Msk = WAITCFG::mask;

    /// WREN
    /// Position: 12, Width: 1
    using WREN = BitField<12, 1>;
    constexpr uint32_t WREN_Pos = 12;
    constexpr uint32_t WREN_Msk = WREN::mask;

    /// WAITEN
    /// Position: 13, Width: 1
    using WAITEN = BitField<13, 1>;
    constexpr uint32_t WAITEN_Pos = 13;
    constexpr uint32_t WAITEN_Msk = WAITEN::mask;

    /// EXTMOD
    /// Position: 14, Width: 1
    using EXTMOD = BitField<14, 1>;
    constexpr uint32_t EXTMOD_Pos = 14;
    constexpr uint32_t EXTMOD_Msk = EXTMOD::mask;

    /// ASYNCWAIT
    /// Position: 15, Width: 1
    using ASYNCWAIT = BitField<15, 1>;
    constexpr uint32_t ASYNCWAIT_Pos = 15;
    constexpr uint32_t ASYNCWAIT_Msk = ASYNCWAIT::mask;

    /// CRAM page size.
    /// Position: 16, Width: 3
    using CPSIZE = BitField<16, 3>;
    constexpr uint32_t CPSIZE_Pos = 16;
    constexpr uint32_t CPSIZE_Msk = CPSIZE::mask;

    /// CBURSTRW
    /// Position: 19, Width: 1
    using CBURSTRW = BitField<19, 1>;
    constexpr uint32_t CBURSTRW_Pos = 19;
    constexpr uint32_t CBURSTRW_Msk = CBURSTRW::mask;

}  // namespace bcr4

/// BTR4 - SRAM/NOR-Flash chip-select timing register 4
namespace btr4 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// BUSTURN
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// CLKDIV
    /// Position: 20, Width: 4
    using CLKDIV = BitField<20, 4>;
    constexpr uint32_t CLKDIV_Pos = 20;
    constexpr uint32_t CLKDIV_Msk = CLKDIV::mask;

    /// DATLAT
    /// Position: 24, Width: 4
    using DATLAT = BitField<24, 4>;
    constexpr uint32_t DATLAT_Pos = 24;
    constexpr uint32_t DATLAT_Msk = DATLAT::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace btr4

/// PCR - PC Card/NAND Flash control register
namespace pcr {
    /// PWAITEN
    /// Position: 1, Width: 1
    using PWAITEN = BitField<1, 1>;
    constexpr uint32_t PWAITEN_Pos = 1;
    constexpr uint32_t PWAITEN_Msk = PWAITEN::mask;

    /// PBKEN
    /// Position: 2, Width: 1
    using PBKEN = BitField<2, 1>;
    constexpr uint32_t PBKEN_Pos = 2;
    constexpr uint32_t PBKEN_Msk = PBKEN::mask;

    /// PTYP
    /// Position: 3, Width: 1
    using PTYP = BitField<3, 1>;
    constexpr uint32_t PTYP_Pos = 3;
    constexpr uint32_t PTYP_Msk = PTYP::mask;

    /// PWID
    /// Position: 4, Width: 2
    using PWID = BitField<4, 2>;
    constexpr uint32_t PWID_Pos = 4;
    constexpr uint32_t PWID_Msk = PWID::mask;

    /// ECCEN
    /// Position: 6, Width: 1
    using ECCEN = BitField<6, 1>;
    constexpr uint32_t ECCEN_Pos = 6;
    constexpr uint32_t ECCEN_Msk = ECCEN::mask;

    /// TCLR
    /// Position: 9, Width: 4
    using TCLR = BitField<9, 4>;
    constexpr uint32_t TCLR_Pos = 9;
    constexpr uint32_t TCLR_Msk = TCLR::mask;

    /// TAR
    /// Position: 13, Width: 4
    using TAR = BitField<13, 4>;
    constexpr uint32_t TAR_Pos = 13;
    constexpr uint32_t TAR_Msk = TAR::mask;

    /// ECCPS
    /// Position: 17, Width: 3
    using ECCPS = BitField<17, 3>;
    constexpr uint32_t ECCPS_Pos = 17;
    constexpr uint32_t ECCPS_Msk = ECCPS::mask;

}  // namespace pcr

/// SR - FIFO status and interrupt register
namespace sr {
    /// IRS
    /// Position: 0, Width: 1
    /// Access: read-write
    using IRS = BitField<0, 1>;
    constexpr uint32_t IRS_Pos = 0;
    constexpr uint32_t IRS_Msk = IRS::mask;

    /// ILS
    /// Position: 1, Width: 1
    /// Access: read-write
    using ILS = BitField<1, 1>;
    constexpr uint32_t ILS_Pos = 1;
    constexpr uint32_t ILS_Msk = ILS::mask;

    /// IFS
    /// Position: 2, Width: 1
    /// Access: read-write
    using IFS = BitField<2, 1>;
    constexpr uint32_t IFS_Pos = 2;
    constexpr uint32_t IFS_Msk = IFS::mask;

    /// IREN
    /// Position: 3, Width: 1
    /// Access: read-write
    using IREN = BitField<3, 1>;
    constexpr uint32_t IREN_Pos = 3;
    constexpr uint32_t IREN_Msk = IREN::mask;

    /// ILEN
    /// Position: 4, Width: 1
    /// Access: read-write
    using ILEN = BitField<4, 1>;
    constexpr uint32_t ILEN_Pos = 4;
    constexpr uint32_t ILEN_Msk = ILEN::mask;

    /// IFEN
    /// Position: 5, Width: 1
    /// Access: read-write
    using IFEN = BitField<5, 1>;
    constexpr uint32_t IFEN_Pos = 5;
    constexpr uint32_t IFEN_Msk = IFEN::mask;

    /// FEMPT
    /// Position: 6, Width: 1
    /// Access: read-only
    using FEMPT = BitField<6, 1>;
    constexpr uint32_t FEMPT_Pos = 6;
    constexpr uint32_t FEMPT_Msk = FEMPT::mask;

}  // namespace sr

/// PMEM - Common memory space timing register
namespace pmem {
    /// MEMSETx
    /// Position: 0, Width: 8
    using MEMSETx = BitField<0, 8>;
    constexpr uint32_t MEMSETx_Pos = 0;
    constexpr uint32_t MEMSETx_Msk = MEMSETx::mask;

    /// MEMWAITx
    /// Position: 8, Width: 8
    using MEMWAITx = BitField<8, 8>;
    constexpr uint32_t MEMWAITx_Pos = 8;
    constexpr uint32_t MEMWAITx_Msk = MEMWAITx::mask;

    /// MEMHOLDx
    /// Position: 16, Width: 8
    using MEMHOLDx = BitField<16, 8>;
    constexpr uint32_t MEMHOLDx_Pos = 16;
    constexpr uint32_t MEMHOLDx_Msk = MEMHOLDx::mask;

    /// MEMHIZx
    /// Position: 24, Width: 8
    using MEMHIZx = BitField<24, 8>;
    constexpr uint32_t MEMHIZx_Pos = 24;
    constexpr uint32_t MEMHIZx_Msk = MEMHIZx::mask;

}  // namespace pmem

/// PATT - Attribute memory space timing register
namespace patt {
    /// ATTSETx
    /// Position: 0, Width: 8
    using ATTSETx = BitField<0, 8>;
    constexpr uint32_t ATTSETx_Pos = 0;
    constexpr uint32_t ATTSETx_Msk = ATTSETx::mask;

    /// ATTWAITx
    /// Position: 8, Width: 8
    using ATTWAITx = BitField<8, 8>;
    constexpr uint32_t ATTWAITx_Pos = 8;
    constexpr uint32_t ATTWAITx_Msk = ATTWAITx::mask;

    /// ATTHOLDx
    /// Position: 16, Width: 8
    using ATTHOLDx = BitField<16, 8>;
    constexpr uint32_t ATTHOLDx_Pos = 16;
    constexpr uint32_t ATTHOLDx_Msk = ATTHOLDx::mask;

    /// ATTHIZx
    /// Position: 24, Width: 8
    using ATTHIZx = BitField<24, 8>;
    constexpr uint32_t ATTHIZx_Pos = 24;
    constexpr uint32_t ATTHIZx_Msk = ATTHIZx::mask;

}  // namespace patt

/// ECCR - ECC result register
namespace eccr {
    /// ECCx
    /// Position: 0, Width: 32
    using ECCx = BitField<0, 32>;
    constexpr uint32_t ECCx_Pos = 0;
    constexpr uint32_t ECCx_Msk = ECCx::mask;

}  // namespace eccr

/// BWTR1 - SRAM/NOR-Flash write timing registers 1
namespace bwtr1 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// Bus turnaround phase duration
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace bwtr1

/// BWTR2 - SRAM/NOR-Flash write timing registers 2
namespace bwtr2 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// Bus turnaround phase duration
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace bwtr2

/// BWTR3 - SRAM/NOR-Flash write timing registers 3
namespace bwtr3 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// Bus turnaround phase duration
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace bwtr3

/// BWTR4 - SRAM/NOR-Flash write timing registers 4
namespace bwtr4 {
    /// ADDSET
    /// Position: 0, Width: 4
    using ADDSET = BitField<0, 4>;
    constexpr uint32_t ADDSET_Pos = 0;
    constexpr uint32_t ADDSET_Msk = ADDSET::mask;

    /// ADDHLD
    /// Position: 4, Width: 4
    using ADDHLD = BitField<4, 4>;
    constexpr uint32_t ADDHLD_Pos = 4;
    constexpr uint32_t ADDHLD_Msk = ADDHLD::mask;

    /// DATAST
    /// Position: 8, Width: 8
    using DATAST = BitField<8, 8>;
    constexpr uint32_t DATAST_Pos = 8;
    constexpr uint32_t DATAST_Msk = DATAST::mask;

    /// Bus turnaround phase duration
    /// Position: 16, Width: 4
    using BUSTURN = BitField<16, 4>;
    constexpr uint32_t BUSTURN_Pos = 16;
    constexpr uint32_t BUSTURN_Msk = BUSTURN::mask;

    /// ACCMOD
    /// Position: 28, Width: 2
    using ACCMOD = BitField<28, 2>;
    constexpr uint32_t ACCMOD_Pos = 28;
    constexpr uint32_t ACCMOD_Msk = ACCMOD::mask;

}  // namespace bwtr4

/// SDCR1 - SDRAM Control Register 1
namespace sdcr1 {
    /// Number of column address bits
    /// Position: 0, Width: 2
    using NC = BitField<0, 2>;
    constexpr uint32_t NC_Pos = 0;
    constexpr uint32_t NC_Msk = NC::mask;

    /// Number of row address bits
    /// Position: 2, Width: 2
    using NR = BitField<2, 2>;
    constexpr uint32_t NR_Pos = 2;
    constexpr uint32_t NR_Msk = NR::mask;

    /// Memory data bus width
    /// Position: 4, Width: 2
    using MWID = BitField<4, 2>;
    constexpr uint32_t MWID_Pos = 4;
    constexpr uint32_t MWID_Msk = MWID::mask;

    /// Number of internal banks
    /// Position: 6, Width: 1
    using NB = BitField<6, 1>;
    constexpr uint32_t NB_Pos = 6;
    constexpr uint32_t NB_Msk = NB::mask;

    /// CAS latency
    /// Position: 7, Width: 2
    using CAS = BitField<7, 2>;
    constexpr uint32_t CAS_Pos = 7;
    constexpr uint32_t CAS_Msk = CAS::mask;

    /// Write protection
    /// Position: 9, Width: 1
    using WP = BitField<9, 1>;
    constexpr uint32_t WP_Pos = 9;
    constexpr uint32_t WP_Msk = WP::mask;

    /// SDRAM clock configuration
    /// Position: 10, Width: 2
    using SDCLK = BitField<10, 2>;
    constexpr uint32_t SDCLK_Pos = 10;
    constexpr uint32_t SDCLK_Msk = SDCLK::mask;

    /// Burst read
    /// Position: 12, Width: 1
    using RBURST = BitField<12, 1>;
    constexpr uint32_t RBURST_Pos = 12;
    constexpr uint32_t RBURST_Msk = RBURST::mask;

    /// Read pipe
    /// Position: 13, Width: 2
    using RPIPE = BitField<13, 2>;
    constexpr uint32_t RPIPE_Pos = 13;
    constexpr uint32_t RPIPE_Msk = RPIPE::mask;

}  // namespace sdcr1

/// SDCR2 - SDRAM Control Register 2
namespace sdcr2 {
    /// Number of column address bits
    /// Position: 0, Width: 2
    using NC = BitField<0, 2>;
    constexpr uint32_t NC_Pos = 0;
    constexpr uint32_t NC_Msk = NC::mask;

    /// Number of row address bits
    /// Position: 2, Width: 2
    using NR = BitField<2, 2>;
    constexpr uint32_t NR_Pos = 2;
    constexpr uint32_t NR_Msk = NR::mask;

    /// Memory data bus width
    /// Position: 4, Width: 2
    using MWID = BitField<4, 2>;
    constexpr uint32_t MWID_Pos = 4;
    constexpr uint32_t MWID_Msk = MWID::mask;

    /// Number of internal banks
    /// Position: 6, Width: 1
    using NB = BitField<6, 1>;
    constexpr uint32_t NB_Pos = 6;
    constexpr uint32_t NB_Msk = NB::mask;

    /// CAS latency
    /// Position: 7, Width: 2
    using CAS = BitField<7, 2>;
    constexpr uint32_t CAS_Pos = 7;
    constexpr uint32_t CAS_Msk = CAS::mask;

    /// Write protection
    /// Position: 9, Width: 1
    using WP = BitField<9, 1>;
    constexpr uint32_t WP_Pos = 9;
    constexpr uint32_t WP_Msk = WP::mask;

    /// SDRAM clock configuration
    /// Position: 10, Width: 2
    using SDCLK = BitField<10, 2>;
    constexpr uint32_t SDCLK_Pos = 10;
    constexpr uint32_t SDCLK_Msk = SDCLK::mask;

    /// Burst read
    /// Position: 12, Width: 1
    using RBURST = BitField<12, 1>;
    constexpr uint32_t RBURST_Pos = 12;
    constexpr uint32_t RBURST_Msk = RBURST::mask;

}  // namespace sdcr2

/// SDTR1 - SDRAM Timing register 1
namespace sdtr1 {
    /// Load Mode Register to Active
    /// Position: 0, Width: 4
    using TMRD = BitField<0, 4>;
    constexpr uint32_t TMRD_Pos = 0;
    constexpr uint32_t TMRD_Msk = TMRD::mask;

    /// Exit self-refresh delay
    /// Position: 4, Width: 4
    using TXSR = BitField<4, 4>;
    constexpr uint32_t TXSR_Pos = 4;
    constexpr uint32_t TXSR_Msk = TXSR::mask;

    /// Self refresh time
    /// Position: 8, Width: 4
    using TRAS = BitField<8, 4>;
    constexpr uint32_t TRAS_Pos = 8;
    constexpr uint32_t TRAS_Msk = TRAS::mask;

    /// Row cycle delay
    /// Position: 12, Width: 4
    using TRC = BitField<12, 4>;
    constexpr uint32_t TRC_Pos = 12;
    constexpr uint32_t TRC_Msk = TRC::mask;

    /// Recovery delay
    /// Position: 16, Width: 4
    using TWR = BitField<16, 4>;
    constexpr uint32_t TWR_Pos = 16;
    constexpr uint32_t TWR_Msk = TWR::mask;

    /// Row precharge delay
    /// Position: 20, Width: 4
    using TRP = BitField<20, 4>;
    constexpr uint32_t TRP_Pos = 20;
    constexpr uint32_t TRP_Msk = TRP::mask;

    /// Row to column delay
    /// Position: 24, Width: 4
    using TRCD = BitField<24, 4>;
    constexpr uint32_t TRCD_Pos = 24;
    constexpr uint32_t TRCD_Msk = TRCD::mask;

}  // namespace sdtr1

/// SDTR2 - SDRAM Timing register 2
namespace sdtr2 {
    /// Load Mode Register to Active
    /// Position: 0, Width: 4
    using TMRD = BitField<0, 4>;
    constexpr uint32_t TMRD_Pos = 0;
    constexpr uint32_t TMRD_Msk = TMRD::mask;

    /// Exit self-refresh delay
    /// Position: 4, Width: 4
    using TXSR = BitField<4, 4>;
    constexpr uint32_t TXSR_Pos = 4;
    constexpr uint32_t TXSR_Msk = TXSR::mask;

    /// Self refresh time
    /// Position: 8, Width: 4
    using TRAS = BitField<8, 4>;
    constexpr uint32_t TRAS_Pos = 8;
    constexpr uint32_t TRAS_Msk = TRAS::mask;

    /// Row cycle delay
    /// Position: 12, Width: 4
    using TRC = BitField<12, 4>;
    constexpr uint32_t TRC_Pos = 12;
    constexpr uint32_t TRC_Msk = TRC::mask;

    /// Recovery delay
    /// Position: 16, Width: 4
    using TWR = BitField<16, 4>;
    constexpr uint32_t TWR_Pos = 16;
    constexpr uint32_t TWR_Msk = TWR::mask;

    /// Row precharge delay
    /// Position: 20, Width: 4
    using TRP = BitField<20, 4>;
    constexpr uint32_t TRP_Pos = 20;
    constexpr uint32_t TRP_Msk = TRP::mask;

    /// Row to column delay
    /// Position: 24, Width: 4
    using TRCD = BitField<24, 4>;
    constexpr uint32_t TRCD_Pos = 24;
    constexpr uint32_t TRCD_Msk = TRCD::mask;

}  // namespace sdtr2

/// SDCMR - SDRAM Command Mode register
namespace sdcmr {
    /// Command mode
    /// Position: 0, Width: 3
    /// Access: write-only
    using MODE = BitField<0, 3>;
    constexpr uint32_t MODE_Pos = 0;
    constexpr uint32_t MODE_Msk = MODE::mask;

    /// Command target bank 2
    /// Position: 3, Width: 1
    /// Access: write-only
    using CTB2 = BitField<3, 1>;
    constexpr uint32_t CTB2_Pos = 3;
    constexpr uint32_t CTB2_Msk = CTB2::mask;

    /// Command target bank 1
    /// Position: 4, Width: 1
    /// Access: write-only
    using CTB1 = BitField<4, 1>;
    constexpr uint32_t CTB1_Pos = 4;
    constexpr uint32_t CTB1_Msk = CTB1::mask;

    /// Number of Auto-refresh
    /// Position: 5, Width: 4
    /// Access: read-write
    using NRFS = BitField<5, 4>;
    constexpr uint32_t NRFS_Pos = 5;
    constexpr uint32_t NRFS_Msk = NRFS::mask;

    /// Mode Register definition
    /// Position: 9, Width: 13
    /// Access: read-write
    using MRD = BitField<9, 13>;
    constexpr uint32_t MRD_Pos = 9;
    constexpr uint32_t MRD_Msk = MRD::mask;

}  // namespace sdcmr

/// SDRTR - SDRAM Refresh Timer register
namespace sdrtr {
    /// Clear Refresh error flag
    /// Position: 0, Width: 1
    /// Access: write-only
    using CRE = BitField<0, 1>;
    constexpr uint32_t CRE_Pos = 0;
    constexpr uint32_t CRE_Msk = CRE::mask;

    /// Refresh Timer Count
    /// Position: 1, Width: 13
    /// Access: read-write
    using COUNT = BitField<1, 13>;
    constexpr uint32_t COUNT_Pos = 1;
    constexpr uint32_t COUNT_Msk = COUNT::mask;

    /// RES Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: read-write
    using REIE = BitField<14, 1>;
    constexpr uint32_t REIE_Pos = 14;
    constexpr uint32_t REIE_Msk = REIE::mask;

}  // namespace sdrtr

/// SDSR - SDRAM Status register
namespace sdsr {
    /// Status Mode for Bank 1
    /// Position: 1, Width: 2
    using MODES1 = BitField<1, 2>;
    constexpr uint32_t MODES1_Pos = 1;
    constexpr uint32_t MODES1_Msk = MODES1::mask;

    /// Status Mode for Bank 2
    /// Position: 3, Width: 2
    using MODES2 = BitField<3, 2>;
    constexpr uint32_t MODES2_Pos = 3;
    constexpr uint32_t MODES2_Msk = MODES2::mask;

    /// Busy status
    /// Position: 5, Width: 1
    using BUSY = BitField<5, 1>;
    constexpr uint32_t BUSY_Pos = 5;
    constexpr uint32_t BUSY_Msk = BUSY::mask;

}  // namespace sdsr

}  // namespace alloy::hal::st::stm32f7::fmc
