

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Fri May 15 09:40:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mqdss_48.prj
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.360 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.310 us | 0.310 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_gf3_U0  |dataflow_in_loop_gf3  |        0|        0|   0 ns   |   0 ns   |    1|    1| dataflow |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gf31_npack_label3  |       30|       30|         2|          -|          -|    30|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      42|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       2|      26|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      18|    -|
|Register         |        -|      -|      11|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      13|      86|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |dataflow_in_loop_gf3_U0  |dataflow_in_loop_gf3  |        0|      0|  2|  26|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  2|  26|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  15|           5|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  15|           5|           1|
    |bound_minus_1               |     -    |      0|  0|  12|           3|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  42|          13|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    5|         10|
    |loop_dataflow_output_count  |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   10|         20|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_dataflow_in_loop_gf3_U0_ap_start  |  1|   0|    1|          0|
    |loop_dataflow_input_count                     |  5|   0|    5|          0|
    |loop_dataflow_output_count                    |  5|   0|    5|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 11|   0|   11|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|out_r_address0  | out |    6|  ap_memory |          out_r         |     array    |
|out_r_ce0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_d0        | out |    8|  ap_memory |          out_r         |     array    |
|out_r_q0        |  in |    8|  ap_memory |          out_r         |     array    |
|out_r_we0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_address1  | out |    6|  ap_memory |          out_r         |     array    |
|out_r_ce1       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_d1        | out |    8|  ap_memory |          out_r         |     array    |
|out_r_q1        |  in |    8|  ap_memory |          out_r         |     array    |
|out_r_we1       | out |    1|  ap_memory |          out_r         |     array    |
|ap_clk          |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
+----------------+-----+-----+------------+------------------------+--------------+

