#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-594-g7cd078e7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f2bbba6c30 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x55f2bbc80130_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  1 drivers
S_0x55f2bbc4c720 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x55f2bbba6c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
v0x55f2bbc3d000_0 .var *"_s0", 0 0; Local signal
v0x55f2bbc46bb0_0 .var "out", 0 0;
S_0x55f2bbc67d00 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x55f2bbba6c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0x55f2bbc554f0 .param/str "IM_DATA" 0 3 34, "im_data1.txt";
P_0x55f2bbc55530 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7fc2967d9a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f2bbc96f30 .functor XNOR 1, L_0x55f2bbc965e0, L_0x7fc2967d9a38, C4<0>, C4<0>;
L_0x7fc2967d9018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc7adc0_0 .net/2u *"_s0", 31 0, L_0x7fc2967d9018;  1 drivers
v0x55f2bbc7aec0_0 .net/2u *"_s144", 0 0, L_0x7fc2967d9a38;  1 drivers
v0x55f2bbc7afa0_0 .net *"_s146", 0 0, L_0x55f2bbc96f30;  1 drivers
v0x55f2bbc7b040_0 .net *"_s17", 3 0, L_0x55f2bbc90bf0;  1 drivers
v0x55f2bbc7b120_0 .net *"_s19", 25 0, L_0x55f2bbc90ce0;  1 drivers
L_0x7fc2967d90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc7b250_0 .net/2u *"_s20", 1 0, L_0x7fc2967d90a8;  1 drivers
v0x55f2bbc7b330_0 .net *"_s25", 0 0, L_0x55f2bbc91060;  1 drivers
v0x55f2bbc7b410_0 .net *"_s26", 15 0, L_0x55f2bbc91100;  1 drivers
v0x55f2bbc7b4f0_0 .net *"_s29", 15 0, L_0x55f2bbc91320;  1 drivers
v0x55f2bbc7b5d0_0 .net *"_s47", 29 0, L_0x55f2bbc919d0;  1 drivers
L_0x7fc2967d9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc7b6b0_0 .net/2u *"_s48", 1 0, L_0x7fc2967d9180;  1 drivers
v0x55f2bbc7b790_0 .net "aluctl", 3 0, v0x55f2bbc6a470_0;  1 drivers
v0x55f2bbc7b850_0 .net "aluop", 1 0, v0x55f2bbc6c9e0_0;  1 drivers
v0x55f2bbc7b910_0 .net "aluop_s3", 1 0, L_0x55f2bbc92990;  1 drivers
v0x55f2bbc7b9b0_0 .net "alurslt", 31 0, v0x55f2bbc69cb0_0;  1 drivers
v0x55f2bbc7ba80_0 .net "alurslt_s4", 31 0, L_0x55f2bbc95990;  1 drivers
v0x55f2bbc7bb50_0 .net "alurslt_s5", 31 0, v0x55f2bbc6fd20_0;  1 drivers
v0x55f2bbc7bd30_0 .net "alusrc", 0 0, v0x55f2bbc6cae0_0;  1 drivers
v0x55f2bbc7be00_0 .net "alusrc_data2", 31 0, L_0x55f2bbc93940;  1 drivers
v0x55f2bbc7bed0_0 .net "alusrc_s3", 0 0, L_0x55f2bbc92bd0;  1 drivers
v0x55f2bbc7bf70_0 .net "baddr_s2", 31 0, L_0x55f2bbc91fc0;  1 drivers
v0x55f2bbc7c040_0 .net "baddr_s3", 31 0, v0x55f2bbc6ad60_0;  1 drivers
v0x55f2bbc7c130_0 .net "baddr_s4", 31 0, v0x55f2bbc6b5c0_0;  1 drivers
v0x55f2bbc7c1f0_0 .net "branch_eq_s2", 0 0, v0x55f2bbc6cba0_0;  1 drivers
v0x55f2bbc7c2c0_0 .net "branch_eq_s3", 0 0, L_0x55f2bbc92ec0;  1 drivers
v0x55f2bbc7c360_0 .net "branch_eq_s4", 0 0, L_0x55f2bbc95f10;  1 drivers
v0x55f2bbc7c400_0 .net "branch_ne_s2", 0 0, v0x55f2bbc6cc40_0;  1 drivers
v0x55f2bbc7c4d0_0 .net "branch_ne_s3", 0 0, L_0x55f2bbc92f60;  1 drivers
v0x55f2bbc7c570_0 .net "branch_ne_s4", 0 0, L_0x55f2bbc96130;  1 drivers
v0x55f2bbc7c630_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc7c6d0_0 .var "clock_counter", 5 0;
v0x55f2bbc7c7b0_0 .net "data1", 31 0, v0x55f2bbc78700_0;  1 drivers
v0x55f2bbc7c8a0_0 .net "data1_s3", 31 0, L_0x55f2bbc916c0;  1 drivers
v0x55f2bbc7cb70_0 .net "data2", 31 0, v0x55f2bbc78800_0;  1 drivers
v0x55f2bbc7cc60_0 .net "data2_s3", 31 0, L_0x55f2bbc917f0;  1 drivers
v0x55f2bbc7cd20_0 .net "data2_s4", 31 0, v0x55f2bbc70530_0;  1 drivers
v0x55f2bbc7ce30_0 .var "flush_s1", 0 0;
v0x55f2bbc7cf20_0 .var "flush_s2", 0 0;
v0x55f2bbc7cfc0_0 .var "flush_s3", 0 0;
v0x55f2bbc7d060_0 .var "forward_a", 1 0;
v0x55f2bbc7d140_0 .var "forward_b", 1 0;
v0x55f2bbc7d220_0 .net "funct", 5 0, L_0x55f2bbc93c20;  1 drivers
v0x55f2bbc7d2e0_0 .var "fw_data1_s3", 31 0;
v0x55f2bbc7d380_0 .var "fw_data2_s3", 31 0;
v0x55f2bbc7d450_0 .net "imm", 15 0, L_0x55f2bbc90a70;  1 drivers
v0x55f2bbc7d510_0 .net "inst", 31 0, L_0x55f2bbbb6200;  1 drivers
v0x55f2bbc7d620_0 .net "inst_s2", 31 0, v0x55f2bbc79c40_0;  1 drivers
v0x55f2bbc7d6e0_0 .net "jaddr_s2", 31 0, L_0x55f2bbc90e90;  1 drivers
v0x55f2bbc7d7b0_0 .net "jaddr_s3", 31 0, v0x55f2bbc70d50_0;  1 drivers
v0x55f2bbc7d8a0_0 .net "jaddr_s4", 31 0, v0x55f2bbc71570_0;  1 drivers
v0x55f2bbc7d960_0 .net "jump_s2", 0 0, v0x55f2bbc6cd00_0;  1 drivers
v0x55f2bbc7da50_0 .net "jump_s3", 0 0, v0x55f2bbc71d20_0;  1 drivers
v0x55f2bbc7db40_0 .net "jump_s4", 0 0, v0x55f2bbc72520_0;  1 drivers
v0x55f2bbc7dbe0_0 .net "memread", 0 0, v0x55f2bbc6ce10_0;  1 drivers
v0x55f2bbc7dc80_0 .net "memread_s3", 0 0, L_0x55f2bbc92590;  1 drivers
v0x55f2bbc7dd20_0 .net "memread_s4", 0 0, L_0x55f2bbc93590;  1 drivers
v0x55f2bbc7ddf0_0 .net "memtoreg", 0 0, v0x55f2bbc6ced0_0;  1 drivers
v0x55f2bbc7dec0_0 .net "memtoreg_s3", 0 0, L_0x55f2bbc92800;  1 drivers
v0x55f2bbc7df60_0 .net "memtoreg_s4", 0 0, L_0x55f2bbc93050;  1 drivers
v0x55f2bbc7e000_0 .net "memtoreg_s5", 0 0, L_0x55f2bbc965e0;  1 drivers
v0x55f2bbc7e0a0_0 .net "memwrite", 0 0, v0x55f2bbc6cf90_0;  1 drivers
v0x55f2bbc7e170_0 .net "memwrite_s3", 0 0, L_0x55f2bbc92760;  1 drivers
v0x55f2bbc7e210_0 .net "memwrite_s4", 0 0, L_0x55f2bbc937c0;  1 drivers
v0x55f2bbc7e2e0_0 .net "opcode", 5 0, L_0x55f2bbc906d0;  1 drivers
v0x55f2bbc7e3b0_0 .var "pc", 31 0;
v0x55f2bbc7e890_0 .net "pc4", 31 0, L_0x55f2bbc901e0;  1 drivers
v0x55f2bbc7e960_0 .net "pc4_s2", 31 0, v0x55f2bbc7a400_0;  1 drivers
v0x55f2bbc7ea50_0 .net "pc4_s3", 31 0, v0x55f2bbc72e40_0;  1 drivers
v0x55f2bbc7eaf0_0 .var "pcsrc", 0 0;
v0x55f2bbc7eb90_0 .net "rd", 4 0, L_0x55f2bbc909d0;  1 drivers
v0x55f2bbc7ec70_0 .net "rd_s3", 4 0, L_0x55f2bbc91b40;  1 drivers
v0x55f2bbc7ed50_0 .net "rdata", 31 0, L_0x55f2bbc96a80;  1 drivers
v0x55f2bbc7ee60_0 .net "rdata_s5", 31 0, v0x55f2bbc73680_0;  1 drivers
v0x55f2bbc7ef20_0 .net "regdst", 0 0, v0x55f2bbc6d1c0_0;  1 drivers
v0x55f2bbc7eff0_0 .net "regdst_s3", 0 0, L_0x55f2bbc924f0;  1 drivers
v0x55f2bbc7f090_0 .net "regwrite", 0 0, v0x55f2bbc6d280_0;  1 drivers
v0x55f2bbc7f160_0 .net "regwrite_s3", 0 0, L_0x55f2bbc92a30;  1 drivers
v0x55f2bbc7f200_0 .net "regwrite_s4", 0 0, L_0x55f2bbc933c0;  1 drivers
v0x55f2bbc7f2a0_0 .net "regwrite_s5", 0 0, L_0x55f2bbc964f0;  1 drivers
v0x55f2bbc7f370_0 .net "rs", 4 0, L_0x55f2bbc90810;  1 drivers
v0x55f2bbc7f460_0 .net "rs_s3", 4 0, v0x55f2bbc7ac30_0;  1 drivers
v0x55f2bbc7f520_0 .net "rt", 4 0, L_0x55f2bbc908b0;  1 drivers
v0x55f2bbc7f5f0_0 .net "rt_s3", 4 0, L_0x55f2bbc91a70;  1 drivers
v0x55f2bbc7f6b0_0 .net "seimm", 31 0, L_0x55f2bbc913c0;  1 drivers
v0x55f2bbc7f7a0_0 .net "seimm_s3", 31 0, v0x55f2bbc75e50_0;  1 drivers
v0x55f2bbc7f870_0 .net "seimm_sl2", 31 0, L_0x55f2bbc91d90;  1 drivers
v0x55f2bbc7f930_0 .net "shamt", 4 0, L_0x55f2bbc90b50;  1 drivers
v0x55f2bbc7fa10_0 .var "stall_s1_s2", 0 0;
v0x55f2bbc7fbc0_0 .net "wrdata_s5", 31 0, L_0x55f2bbc97020;  1 drivers
v0x55f2bbc7fcb0_0 .net "wrreg", 4 0, L_0x55f2bbc95a80;  1 drivers
v0x55f2bbc7fd80_0 .net "wrreg_s4", 4 0, v0x55f2bbc76eb0_0;  1 drivers
v0x55f2bbc7fe70_0 .net "wrreg_s5", 4 0, v0x55f2bbc776f0_0;  1 drivers
v0x55f2bbc7ff80_0 .net "zero_s3", 0 0, L_0x55f2bbc93d10;  1 drivers
v0x55f2bbc80070_0 .net "zero_s4", 0 0, v0x55f2bbc77f10_0;  1 drivers
E_0x55f2bbbc4ec0 .event edge, v0x55f2bbc7dc80_0, v0x55f2bbc79140_0, v0x55f2bbc7f5f0_0, v0x55f2bbc79060_0;
E_0x55f2bbbc5c20/0 .event edge, v0x55f2bbc7f200_0, v0x55f2bbc76eb0_0, v0x55f2bbc7ac30_0, v0x55f2bbc79220_0;
E_0x55f2bbbc5c20/1 .event edge, v0x55f2bbc776f0_0, v0x55f2bbc7f5f0_0;
E_0x55f2bbbc5c20 .event/or E_0x55f2bbbc5c20/0, E_0x55f2bbbc5c20/1;
E_0x55f2bbbc5360 .event edge, v0x55f2bbc77f10_0, v0x55f2bbc7c360_0, v0x55f2bbc7c570_0;
E_0x55f2bbbc50c0 .event edge, v0x55f2bbc7d140_0, v0x55f2bbc6fc60_0, v0x55f2bbc792e0_0, v0x55f2bbc7cc60_0;
E_0x55f2bbb9cc40 .event edge, v0x55f2bbc7d060_0, v0x55f2bbc6fc60_0, v0x55f2bbc792e0_0, v0x55f2bbc7c8a0_0;
E_0x55f2bbc55610 .event edge, v0x55f2bbc7eaf0_0, v0x55f2bbc72520_0;
L_0x55f2bbc901e0 .arith/sum 32, v0x55f2bbc7e3b0_0, L_0x7fc2967d9018;
L_0x55f2bbc906d0 .part v0x55f2bbc79c40_0, 26, 6;
L_0x55f2bbc90810 .part v0x55f2bbc79c40_0, 21, 5;
L_0x55f2bbc908b0 .part v0x55f2bbc79c40_0, 16, 5;
L_0x55f2bbc909d0 .part v0x55f2bbc79c40_0, 11, 5;
L_0x55f2bbc90a70 .part v0x55f2bbc79c40_0, 0, 16;
L_0x55f2bbc90b50 .part v0x55f2bbc79c40_0, 6, 5;
L_0x55f2bbc90bf0 .part v0x55f2bbc7e3b0_0, 28, 4;
L_0x55f2bbc90ce0 .part v0x55f2bbc79c40_0, 0, 26;
L_0x55f2bbc90e90 .concat [ 2 26 4 0], L_0x7fc2967d90a8, L_0x55f2bbc90ce0, L_0x55f2bbc90bf0;
L_0x55f2bbc91060 .part v0x55f2bbc79c40_0, 15, 1;
LS_0x55f2bbc91100_0_0 .concat [ 1 1 1 1], L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060;
LS_0x55f2bbc91100_0_4 .concat [ 1 1 1 1], L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060;
LS_0x55f2bbc91100_0_8 .concat [ 1 1 1 1], L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060;
LS_0x55f2bbc91100_0_12 .concat [ 1 1 1 1], L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060, L_0x55f2bbc91060;
L_0x55f2bbc91100 .concat [ 4 4 4 4], LS_0x55f2bbc91100_0_0, LS_0x55f2bbc91100_0_4, LS_0x55f2bbc91100_0_8, LS_0x55f2bbc91100_0_12;
L_0x55f2bbc91320 .part v0x55f2bbc79c40_0, 0, 16;
L_0x55f2bbc913c0 .concat [ 16 16 0 0], L_0x55f2bbc91320, L_0x55f2bbc91100;
L_0x55f2bbc91620 .concat [ 32 32 0 0], v0x55f2bbc78800_0, v0x55f2bbc78700_0;
L_0x55f2bbc916c0 .part v0x55f2bbc74ea0_0, 32, 32;
L_0x55f2bbc917f0 .part v0x55f2bbc74ea0_0, 0, 32;
L_0x55f2bbc918e0 .concat [ 5 5 0 0], L_0x55f2bbc909d0, L_0x55f2bbc908b0;
L_0x55f2bbc91a70 .part v0x55f2bbc75660_0, 5, 5;
L_0x55f2bbc91b40 .part v0x55f2bbc75660_0, 0, 5;
L_0x55f2bbc919d0 .part L_0x55f2bbc913c0, 0, 30;
L_0x55f2bbc91d90 .concat [ 2 30 0 0], L_0x7fc2967d9180, L_0x55f2bbc919d0;
L_0x55f2bbc91fc0 .arith/sum 32, v0x55f2bbc7a400_0, L_0x55f2bbc91d90;
LS_0x55f2bbc92100_0_0 .concat [ 1 1 2 1], v0x55f2bbc6cae0_0, v0x55f2bbc6d280_0, v0x55f2bbc6c9e0_0, v0x55f2bbc6ced0_0;
LS_0x55f2bbc92100_0_4 .concat [ 1 1 1 0], v0x55f2bbc6cf90_0, v0x55f2bbc6ce10_0, v0x55f2bbc6d1c0_0;
L_0x55f2bbc92100 .concat [ 5 3 0 0], LS_0x55f2bbc92100_0_0, LS_0x55f2bbc92100_0_4;
L_0x55f2bbc924f0 .part v0x55f2bbc746b0_0, 7, 1;
L_0x55f2bbc92590 .part v0x55f2bbc746b0_0, 6, 1;
L_0x55f2bbc92760 .part v0x55f2bbc746b0_0, 5, 1;
L_0x55f2bbc92800 .part v0x55f2bbc746b0_0, 4, 1;
L_0x55f2bbc92990 .part v0x55f2bbc746b0_0, 2, 2;
L_0x55f2bbc92a30 .part v0x55f2bbc746b0_0, 1, 1;
L_0x55f2bbc92bd0 .part v0x55f2bbc746b0_0, 0, 1;
L_0x55f2bbc92c70 .concat [ 1 1 0 0], v0x55f2bbc6cc40_0, v0x55f2bbc6cba0_0;
L_0x55f2bbc92ec0 .part v0x55f2bbc6bde0_0, 1, 1;
L_0x55f2bbc92f60 .part v0x55f2bbc6bde0_0, 0, 1;
L_0x55f2bbc931d0 .concat [ 1 1 1 1], L_0x55f2bbc92760, L_0x55f2bbc92590, L_0x55f2bbc92800, L_0x55f2bbc92a30;
L_0x55f2bbc933c0 .part v0x55f2bbc766a0_0, 3, 1;
L_0x55f2bbc93050 .part v0x55f2bbc766a0_0, 2, 1;
L_0x55f2bbc93590 .part v0x55f2bbc766a0_0, 1, 1;
L_0x55f2bbc937c0 .part v0x55f2bbc766a0_0, 0, 1;
L_0x55f2bbc93940 .functor MUXZ 32, v0x55f2bbc7d380_0, v0x55f2bbc75e50_0, L_0x55f2bbc92bd0, C4<>;
L_0x55f2bbc93c20 .part v0x55f2bbc75e50_0, 0, 6;
L_0x55f2bbc954b0 .concat [ 32 0 0 0], v0x55f2bbc69cb0_0;
L_0x55f2bbc95990 .part v0x55f2bbc6f4f0_0, 0, 32;
L_0x55f2bbc95a80 .functor MUXZ 5, L_0x55f2bbc91a70, L_0x55f2bbc91b40, L_0x55f2bbc924f0, C4<>;
L_0x55f2bbc95dd0 .concat [ 1 1 0 0], L_0x55f2bbc92f60, L_0x55f2bbc92ec0;
L_0x55f2bbc95f10 .part v0x55f2bbc6c600_0, 1, 1;
L_0x55f2bbc96130 .part v0x55f2bbc6c600_0, 0, 1;
L_0x55f2bbc96220 .concat [ 1 1 0 0], L_0x55f2bbc93050, L_0x55f2bbc933c0;
L_0x55f2bbc964f0 .part v0x55f2bbc73e90_0, 1, 1;
L_0x55f2bbc965e0 .part v0x55f2bbc73e90_0, 0, 1;
L_0x55f2bbc96b70 .part L_0x55f2bbc95990, 2, 7;
L_0x55f2bbc97020 .functor MUXZ 32, v0x55f2bbc6fd20_0, v0x55f2bbc73680_0, L_0x55f2bbc96f30, C4<>;
S_0x55f2bbc68160 .scope module, "alu1" "alu" 3 275, 4 6 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
L_0x55f2bbbb3060 .functor XNOR 1, L_0x55f2bbc94070, L_0x55f2bbc941a0, C4<0>, C4<0>;
L_0x55f2bbbcf3a0 .functor XOR 1, L_0x55f2bbc94240, L_0x55f2bbc94370, C4<0>, C4<0>;
L_0x55f2bbbcf490 .functor AND 1, L_0x55f2bbbb3060, L_0x55f2bbbcf3a0, C4<1>, C4<1>;
L_0x55f2bbbd1730 .functor XNOR 1, L_0x55f2bbc94820, L_0x55f2bbc94920, C4<0>, C4<0>;
L_0x55f2bbbd1640 .functor XOR 1, L_0x55f2bbc94a10, L_0x55f2bbc94b70, C4<0>, C4<0>;
L_0x55f2bbc94cb0 .functor AND 1, L_0x55f2bbbd1730, L_0x55f2bbbd1640, C4<1>, C4<1>;
L_0x55f2bbc94b00 .functor NOT 1, L_0x55f2bbc95410, C4<0>, C4<0>, C4<0>;
L_0x7fc2967d9378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc3bc90_0 .net/2u *"_s0", 31 0, L_0x7fc2967d9378;  1 drivers
v0x55f2bbc452c0_0 .net *"_s11", 0 0, L_0x55f2bbc941a0;  1 drivers
v0x55f2bbc3ed20_0 .net *"_s12", 0 0, L_0x55f2bbbb3060;  1 drivers
v0x55f2bbc299d0_0 .net *"_s15", 0 0, L_0x55f2bbc94240;  1 drivers
v0x55f2bbc40170_0 .net *"_s17", 0 0, L_0x55f2bbc94370;  1 drivers
v0x55f2bbc68550_0 .net *"_s18", 0 0, L_0x55f2bbbcf3a0;  1 drivers
v0x55f2bbc68610_0 .net *"_s20", 0 0, L_0x55f2bbbcf490;  1 drivers
L_0x7fc2967d93c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc686d0_0 .net/2s *"_s22", 1 0, L_0x7fc2967d93c0;  1 drivers
L_0x7fc2967d9408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc687b0_0 .net/2s *"_s24", 1 0, L_0x7fc2967d9408;  1 drivers
v0x55f2bbc68890_0 .net *"_s26", 1 0, L_0x55f2bbc94550;  1 drivers
v0x55f2bbc68970_0 .net *"_s31", 0 0, L_0x55f2bbc94820;  1 drivers
v0x55f2bbc68a50_0 .net *"_s33", 0 0, L_0x55f2bbc94920;  1 drivers
v0x55f2bbc68b30_0 .net *"_s34", 0 0, L_0x55f2bbbd1730;  1 drivers
v0x55f2bbc68bf0_0 .net *"_s37", 0 0, L_0x55f2bbc94a10;  1 drivers
v0x55f2bbc68cd0_0 .net *"_s39", 0 0, L_0x55f2bbc94b70;  1 drivers
v0x55f2bbc68db0_0 .net *"_s40", 0 0, L_0x55f2bbbd1640;  1 drivers
v0x55f2bbc68e70_0 .net *"_s42", 0 0, L_0x55f2bbc94cb0;  1 drivers
L_0x7fc2967d9450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc68f30_0 .net/2s *"_s44", 1 0, L_0x7fc2967d9450;  1 drivers
L_0x7fc2967d9498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc69010_0 .net/2s *"_s46", 1 0, L_0x7fc2967d9498;  1 drivers
v0x55f2bbc690f0_0 .net *"_s48", 1 0, L_0x55f2bbc94e00;  1 drivers
L_0x7fc2967d94e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc691d0_0 .net/2u *"_s52", 3 0, L_0x7fc2967d94e0;  1 drivers
v0x55f2bbc692b0_0 .net *"_s54", 0 0, L_0x55f2bbc95100;  1 drivers
v0x55f2bbc69370_0 .net *"_s59", 0 0, L_0x55f2bbc95410;  1 drivers
v0x55f2bbc69450_0 .net *"_s60", 0 0, L_0x55f2bbc94b00;  1 drivers
v0x55f2bbc69530_0 .net *"_s63", 0 0, L_0x55f2bbc955a0;  1 drivers
v0x55f2bbc69610_0 .net *"_s9", 0 0, L_0x55f2bbc94070;  1 drivers
v0x55f2bbc696f0_0 .net "a", 31 0, v0x55f2bbc7d2e0_0;  1 drivers
v0x55f2bbc697d0_0 .net "add_ab", 31 0, L_0x55f2bbc93f40;  1 drivers
v0x55f2bbc698b0_0 .net "b", 31 0, L_0x55f2bbc93940;  alias, 1 drivers
v0x55f2bbc69990_0 .net "ctl", 3 0, v0x55f2bbc6a470_0;  alias, 1 drivers
v0x55f2bbc69a70_0 .net "oflow", 0 0, L_0x55f2bbc95280;  1 drivers
v0x55f2bbc69b30_0 .net "oflow_add", 0 0, L_0x55f2bbc94730;  1 drivers
v0x55f2bbc69bf0_0 .net "oflow_sub", 0 0, L_0x55f2bbc95010;  1 drivers
v0x55f2bbc69cb0_0 .var "out", 31 0;
v0x55f2bbc69d90_0 .net "slt", 0 0, L_0x55f2bbc95640;  1 drivers
v0x55f2bbc69e50_0 .net "sub_ab", 31 0, L_0x55f2bbc93e50;  1 drivers
v0x55f2bbc69f30_0 .net "zero", 0 0, L_0x55f2bbc93d10;  alias, 1 drivers
E_0x55f2bbc68340/0 .event edge, v0x55f2bbc69990_0, v0x55f2bbc697d0_0, v0x55f2bbc696f0_0, v0x55f2bbc698b0_0;
E_0x55f2bbc68340/1 .event edge, v0x55f2bbc69d90_0, v0x55f2bbc69e50_0;
E_0x55f2bbc68340 .event/or E_0x55f2bbc68340/0, E_0x55f2bbc68340/1;
L_0x55f2bbc93d10 .cmp/eq 32, L_0x7fc2967d9378, v0x55f2bbc69cb0_0;
L_0x55f2bbc93e50 .arith/sub 32, v0x55f2bbc7d2e0_0, L_0x55f2bbc93940;
L_0x55f2bbc93f40 .arith/sum 32, v0x55f2bbc7d2e0_0, L_0x55f2bbc93940;
L_0x55f2bbc94070 .part v0x55f2bbc7d2e0_0, 31, 1;
L_0x55f2bbc941a0 .part L_0x55f2bbc93940, 31, 1;
L_0x55f2bbc94240 .part L_0x55f2bbc93f40, 31, 1;
L_0x55f2bbc94370 .part v0x55f2bbc7d2e0_0, 31, 1;
L_0x55f2bbc94550 .functor MUXZ 2, L_0x7fc2967d9408, L_0x7fc2967d93c0, L_0x55f2bbbcf490, C4<>;
L_0x55f2bbc94730 .part L_0x55f2bbc94550, 0, 1;
L_0x55f2bbc94820 .part v0x55f2bbc7d2e0_0, 31, 1;
L_0x55f2bbc94920 .part L_0x55f2bbc93940, 31, 1;
L_0x55f2bbc94a10 .part L_0x55f2bbc93e50, 31, 1;
L_0x55f2bbc94b70 .part v0x55f2bbc7d2e0_0, 31, 1;
L_0x55f2bbc94e00 .functor MUXZ 2, L_0x7fc2967d9498, L_0x7fc2967d9450, L_0x55f2bbc94cb0, C4<>;
L_0x55f2bbc95010 .part L_0x55f2bbc94e00, 0, 1;
L_0x55f2bbc95100 .cmp/eq 4, v0x55f2bbc6a470_0, L_0x7fc2967d94e0;
L_0x55f2bbc95280 .functor MUXZ 1, L_0x55f2bbc95010, L_0x55f2bbc94730, L_0x55f2bbc95100, C4<>;
L_0x55f2bbc95410 .part v0x55f2bbc7d2e0_0, 31, 1;
L_0x55f2bbc955a0 .part v0x55f2bbc7d2e0_0, 31, 1;
L_0x55f2bbc95640 .functor MUXZ 1, L_0x55f2bbc955a0, L_0x55f2bbc94b00, L_0x55f2bbc95010, C4<>;
S_0x55f2bbc6a090 .scope module, "alu_ctl1" "alu_control" 3 264, 5 4 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "aluctl";
v0x55f2bbc6a370_0 .var "_funct", 3 0;
v0x55f2bbc6a470_0 .var "aluctl", 3 0;
v0x55f2bbc6a530_0 .net "aluop", 1 0, L_0x55f2bbc92990;  alias, 1 drivers
v0x55f2bbc6a5d0_0 .net "funct", 5 0, L_0x55f2bbc93c20;  alias, 1 drivers
E_0x55f2bbc6a290 .event edge, v0x55f2bbc6a530_0, v0x55f2bbc6a370_0;
E_0x55f2bbc6a310 .event edge, v0x55f2bbc6a5d0_0;
S_0x55f2bbc6a730 .scope module, "baddr_s2_s3" "regr" 3 230, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc6a910 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc6aa40_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  1 drivers
v0x55f2bbc6ab00_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6abf0_0 .net "hold", 0 0, L_0x7fc2967d9258;  1 drivers
v0x55f2bbc6acc0_0 .net "in", 31 0, L_0x55f2bbc91fc0;  alias, 1 drivers
v0x55f2bbc6ad60_0 .var "out", 31 0;
E_0x55f2bbc6a9e0 .event posedge, v0x55f2bbc46bb0_0;
S_0x55f2bbc6af30 .scope module, "baddr_s3_s4" "regr" 3 313, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc6b110 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc6b260_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  1 drivers
v0x55f2bbc6b340_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d96d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6b450_0 .net "hold", 0 0, L_0x7fc2967d96d8;  1 drivers
v0x55f2bbc6b4f0_0 .net "in", 31 0, v0x55f2bbc6ad60_0;  alias, 1 drivers
v0x55f2bbc6b5c0_0 .var "out", 31 0;
S_0x55f2bbc6b770 .scope module, "branch_s2_s3" "regr" 3 225, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x55f2bbc6b9a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x55f2bbc6bac0_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc6bbb0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6bc50_0 .net "hold", 0 0, L_0x7fc2967d9210;  1 drivers
v0x55f2bbc6bd20_0 .net "in", 1 0, L_0x55f2bbc92c70;  1 drivers
v0x55f2bbc6bde0_0 .var "out", 1 0;
S_0x55f2bbc6bfb0 .scope module, "branch_s3_s4" "regr" 3 308, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x55f2bbc6c190 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x55f2bbc6c2e0_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  alias, 1 drivers
v0x55f2bbc6c3d0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6c470_0 .net "hold", 0 0, L_0x7fc2967d9690;  1 drivers
v0x55f2bbc6c540_0 .net "in", 1 0, L_0x55f2bbc95dd0;  1 drivers
v0x55f2bbc6c600_0 .var "out", 1 0;
S_0x55f2bbc6c780 .scope module, "ctl1" "control" 3 194, 7 4 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "branch_eq";
    .port_info 2 /OUTPUT 1 "branch_ne";
    .port_info 3 /OUTPUT 2 "aluop";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "memtoreg";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /OUTPUT 1 "jump";
v0x55f2bbc6c9e0_0 .var "aluop", 1 0;
v0x55f2bbc6cae0_0 .var "alusrc", 0 0;
v0x55f2bbc6cba0_0 .var "branch_eq", 0 0;
v0x55f2bbc6cc40_0 .var "branch_ne", 0 0;
v0x55f2bbc6cd00_0 .var "jump", 0 0;
v0x55f2bbc6ce10_0 .var "memread", 0 0;
v0x55f2bbc6ced0_0 .var "memtoreg", 0 0;
v0x55f2bbc6cf90_0 .var "memwrite", 0 0;
v0x55f2bbc6d050_0 .net "opcode", 5 0, L_0x55f2bbc906d0;  alias, 1 drivers
v0x55f2bbc6d1c0_0 .var "regdst", 0 0;
v0x55f2bbc6d280_0 .var "regwrite", 0 0;
E_0x55f2bbc6c960 .event edge, v0x55f2bbc6d050_0;
S_0x55f2bbc6d500 .scope module, "dm1" "dm" 3 336, 8 32 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
P_0x55f2bbc6d690 .param/l "NMEM" 0 8 38, +C4<00000000000000000000000000010100>;
P_0x55f2bbc6d6d0 .param/str "RM_DATA" 0 8 40, "dm_data.txt";
v0x55f2bbc6d950_0 .net *"_s0", 31 0, L_0x55f2bbc96870;  1 drivers
v0x55f2bbc6da50_0 .net *"_s2", 8 0, L_0x55f2bbc96910;  1 drivers
L_0x7fc2967d9840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6db30_0 .net *"_s5", 1 0, L_0x7fc2967d9840;  1 drivers
v0x55f2bbc6dc20_0 .net "addr", 6 0, L_0x55f2bbc96b70;  1 drivers
v0x55f2bbc6dd00_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc6ddf0 .array "mem", 127 0, 31 0;
v0x55f2bbc6deb0_0 .net "rd", 0 0, L_0x55f2bbc93590;  alias, 1 drivers
v0x55f2bbc6df70_0 .net "rdata", 31 0, L_0x55f2bbc96a80;  alias, 1 drivers
v0x55f2bbc6e050_0 .net "wdata", 31 0, v0x55f2bbc70530_0;  alias, 1 drivers
v0x55f2bbc6e130_0 .net "wr", 0 0, L_0x55f2bbc937c0;  alias, 1 drivers
L_0x55f2bbc96870 .array/port v0x55f2bbc6ddf0, L_0x55f2bbc96910;
L_0x55f2bbc96910 .concat [ 7 2 0 0], L_0x55f2bbc96b70, L_0x7fc2967d9840;
L_0x55f2bbc96a80 .functor MUXZ 32, L_0x55f2bbc96870, v0x55f2bbc70530_0, L_0x55f2bbc937c0, C4<>;
S_0x55f2bbc6e2f0 .scope module, "im1" "im" 3 122, 9 24 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
P_0x55f2bbc6e510 .param/str "IM_DATA" 0 9 31, "im_data1.txt";
P_0x55f2bbc6e550 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x55f2bbbb6200 .functor BUFZ 32, L_0x55f2bbc90390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f2bbc6e710_0 .net *"_s0", 31 0, L_0x55f2bbc90390;  1 drivers
v0x55f2bbc6e810_0 .net *"_s3", 6 0, L_0x55f2bbc90450;  1 drivers
v0x55f2bbc6e8f0_0 .net *"_s4", 8 0, L_0x55f2bbc904f0;  1 drivers
L_0x7fc2967d9060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6e9e0_0 .net *"_s7", 1 0, L_0x7fc2967d9060;  1 drivers
v0x55f2bbc6eac0_0 .net "addr", 31 0, v0x55f2bbc7e3b0_0;  1 drivers
v0x55f2bbc6ebf0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc6ec90_0 .net "data", 31 0, L_0x55f2bbbb6200;  alias, 1 drivers
v0x55f2bbc6ed70 .array "mem", 127 0, 31 0;
L_0x55f2bbc90390 .array/port v0x55f2bbc6ed70, L_0x55f2bbc904f0;
L_0x55f2bbc90450 .part v0x55f2bbc7e3b0_0, 2, 7;
L_0x55f2bbc904f0 .concat [ 7 2 0 0], L_0x55f2bbc90450, L_0x7fc2967d9060;
S_0x55f2bbc6eeb0 .scope module, "reg_alurslt" "regr" 3 283, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc6f090 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc6f1e0_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  alias, 1 drivers
v0x55f2bbc6f2d0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d95b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6f390_0 .net "hold", 0 0, L_0x7fc2967d95b8;  1 drivers
v0x55f2bbc6f430_0 .net "in", 31 0, L_0x55f2bbc954b0;  1 drivers
v0x55f2bbc6f4f0_0 .var "out", 31 0;
S_0x55f2bbc6f6c0 .scope module, "reg_alurslt_s4" "regr" 3 346, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc6f8a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fc2967d9918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6f9f0_0 .net "clear", 0 0, L_0x7fc2967d9918;  1 drivers
v0x55f2bbc6fad0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc6fb90_0 .net "hold", 0 0, L_0x7fc2967d9960;  1 drivers
v0x55f2bbc6fc60_0 .net "in", 31 0, L_0x55f2bbc95990;  alias, 1 drivers
v0x55f2bbc6fd20_0 .var "out", 31 0;
S_0x55f2bbc6fef0 .scope module, "reg_data2_s3" "regr" 3 296, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc700d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc70220_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  alias, 1 drivers
v0x55f2bbc702e0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc703a0_0 .net "hold", 0 0, L_0x7fc2967d9600;  1 drivers
v0x55f2bbc70470_0 .net "in", 31 0, v0x55f2bbc7d380_0;  1 drivers
v0x55f2bbc70530_0 .var "out", 31 0;
S_0x55f2bbc706f0 .scope module, "reg_jaddr_s3" "regr" 3 239, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc708d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc70a20_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc70b30_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d92e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc70bf0_0 .net "hold", 0 0, L_0x7fc2967d92e8;  1 drivers
v0x55f2bbc70c90_0 .net "in", 31 0, L_0x55f2bbc90e90;  alias, 1 drivers
v0x55f2bbc70d50_0 .var "out", 31 0;
S_0x55f2bbc70f20 .scope module, "reg_jaddr_s4" "regr" 3 322, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc71100 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc71250_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  alias, 1 drivers
v0x55f2bbc71310_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc713d0_0 .net "hold", 0 0, L_0x7fc2967d9768;  1 drivers
v0x55f2bbc714a0_0 .net "in", 31 0, v0x55f2bbc70d50_0;  alias, 1 drivers
v0x55f2bbc71570_0 .var "out", 31 0;
S_0x55f2bbc716d0 .scope module, "reg_jump_s3" "regr" 3 234, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x55f2bbc718b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x55f2bbc71a00_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc71ac0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d92a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc71b80_0 .net "hold", 0 0, L_0x7fc2967d92a0;  1 drivers
v0x55f2bbc71c50_0 .net "in", 0 0, v0x55f2bbc6cd00_0;  alias, 1 drivers
v0x55f2bbc71d20_0 .var "out", 0 0;
S_0x55f2bbc71ed0 .scope module, "reg_jump_s4" "regr" 3 317, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x55f2bbc720b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x55f2bbc72200_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  alias, 1 drivers
v0x55f2bbc722c0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc72380_0 .net "hold", 0 0, L_0x7fc2967d9720;  1 drivers
v0x55f2bbc72450_0 .net "in", 0 0, v0x55f2bbc71d20_0;  alias, 1 drivers
v0x55f2bbc72520_0 .var "out", 0 0;
S_0x55f2bbc726d0 .scope module, "reg_pc4_s2" "regr" 3 179, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc729c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fc2967d9138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc72b10_0 .net "clear", 0 0, L_0x7fc2967d9138;  1 drivers
v0x55f2bbc72bf0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc72cb0_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  1 drivers
v0x55f2bbc72d80_0 .net "in", 31 0, v0x55f2bbc7a400_0;  alias, 1 drivers
v0x55f2bbc72e40_0 .var "out", 31 0;
S_0x55f2bbc73010 .scope module, "reg_rdata_s4" "regr" 3 340, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc731f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fc2967d9888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc73340_0 .net "clear", 0 0, L_0x7fc2967d9888;  1 drivers
v0x55f2bbc73420_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d98d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc734e0_0 .net "hold", 0 0, L_0x7fc2967d98d0;  1 drivers
v0x55f2bbc735b0_0 .net "in", 31 0, L_0x55f2bbc96a80;  alias, 1 drivers
v0x55f2bbc73680_0 .var "out", 31 0;
S_0x55f2bbc73830 .scope module, "reg_regwrite_s4" "regr" 3 330, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x55f2bbc73a10 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fc2967d97b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc73b60_0 .net "clear", 0 0, L_0x7fc2967d97b0;  1 drivers
v0x55f2bbc73c40_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d97f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc73d00_0 .net "hold", 0 0, L_0x7fc2967d97f8;  1 drivers
v0x55f2bbc73dd0_0 .net "in", 1 0, L_0x55f2bbc96220;  1 drivers
v0x55f2bbc73e90_0 .var "out", 1 0;
S_0x55f2bbc74060 .scope module, "reg_s2_control" "regr" 3 218, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x55f2bbc74240 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55f2bbc74390_0 .net "clear", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc74480_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d91c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc74520_0 .net "hold", 0 0, L_0x7fc2967d91c8;  1 drivers
v0x55f2bbc745f0_0 .net "in", 7 0, L_0x55f2bbc92100;  1 drivers
v0x55f2bbc746b0_0 .var "out", 7 0;
S_0x55f2bbc74880 .scope module, "reg_s2_mem" "regr" 3 164, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 64 "in";
    .port_info 4 /OUTPUT 64 "out";
P_0x55f2bbc74a60 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x55f2bbc74bb0_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc74c70_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc74d30_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc74e00_0 .net "in", 63 0, L_0x55f2bbc91620;  1 drivers
v0x55f2bbc74ea0_0 .var "out", 63 0;
S_0x55f2bbc75070 .scope module, "reg_s2_rt_rd" "regr" 3 174, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 10 "in";
    .port_info 4 /OUTPUT 10 "out";
P_0x55f2bbc75250 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55f2bbc75370_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc75430_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc754f0_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc755c0_0 .net "in", 9 0, L_0x55f2bbc918e0;  1 drivers
v0x55f2bbc75660_0 .var "out", 9 0;
S_0x55f2bbc75830 .scope module, "reg_s2_seimm" "regr" 3 172, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc75a10 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc75b60_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc75c20_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc75ce0_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc75db0_0 .net "in", 31 0, L_0x55f2bbc913c0;  alias, 1 drivers
v0x55f2bbc75e50_0 .var "out", 31 0;
S_0x55f2bbc75fd0 .scope module, "reg_s3" "regr" 3 250, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 4 "in";
    .port_info 4 /OUTPUT 4 "out";
P_0x55f2bbc761b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x55f2bbc76390_0 .net "clear", 0 0, v0x55f2bbc7cf20_0;  alias, 1 drivers
v0x55f2bbc76450_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc76510_0 .net "hold", 0 0, L_0x7fc2967d9330;  1 drivers
v0x55f2bbc765e0_0 .net "in", 3 0, L_0x55f2bbc931d0;  1 drivers
v0x55f2bbc766a0_0 .var "out", 3 0;
S_0x55f2bbc76870 .scope module, "reg_wrreg" "regr" 3 304, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x55f2bbc76a50 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x55f2bbc76ba0_0 .net "clear", 0 0, v0x55f2bbc7cfc0_0;  alias, 1 drivers
v0x55f2bbc76c60_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc76d20_0 .net "hold", 0 0, L_0x7fc2967d9648;  1 drivers
v0x55f2bbc76df0_0 .net "in", 4 0, L_0x55f2bbc95a80;  alias, 1 drivers
v0x55f2bbc76eb0_0 .var "out", 4 0;
S_0x55f2bbc77080 .scope module, "reg_wrreg_s4" "regr" 3 351, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x55f2bbc77260 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fc2967d99a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc773b0_0 .net "clear", 0 0, L_0x7fc2967d99a8;  1 drivers
v0x55f2bbc77490_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d99f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc77550_0 .net "hold", 0 0, L_0x7fc2967d99f0;  1 drivers
v0x55f2bbc77620_0 .net "in", 4 0, v0x55f2bbc76eb0_0;  alias, 1 drivers
v0x55f2bbc776f0_0 .var "out", 4 0;
S_0x55f2bbc778a0 .scope module, "reg_zero_s3_s4" "regr" 3 278, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x55f2bbc77a80 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fc2967d9528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc77bd0_0 .net "clear", 0 0, L_0x7fc2967d9528;  1 drivers
v0x55f2bbc77cb0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
L_0x7fc2967d9570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc77d70_0 .net "hold", 0 0, L_0x7fc2967d9570;  1 drivers
v0x55f2bbc77e40_0 .net "in", 0 0, L_0x55f2bbc93d10;  alias, 1 drivers
v0x55f2bbc77f10_0 .var "out", 0 0;
S_0x55f2bbc780c0 .scope module, "regm1" "regm" 3 152, 10 27 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read1";
    .port_info 2 /INPUT 5 "read2";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 5 "wrreg";
    .port_info 7 /INPUT 32 "wrdata";
P_0x55f2bbc76250 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x55f2bbc76290 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x55f2bbc78700_0 .var "_data1", 31 0;
v0x55f2bbc78800_0 .var "_data2", 31 0;
v0x55f2bbc788e0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc789b0_0 .net "data1", 31 0, v0x55f2bbc78700_0;  alias, 1 drivers
v0x55f2bbc78a70_0 .net "data2", 31 0, v0x55f2bbc78800_0;  alias, 1 drivers
v0x55f2bbc78ba0 .array "mem", 31 0, 31 0;
v0x55f2bbc79060_0 .net "read1", 4 0, L_0x55f2bbc90810;  alias, 1 drivers
v0x55f2bbc79140_0 .net "read2", 4 0, L_0x55f2bbc908b0;  alias, 1 drivers
v0x55f2bbc79220_0 .net "regwrite", 0 0, L_0x55f2bbc964f0;  alias, 1 drivers
v0x55f2bbc792e0_0 .net "wrdata", 31 0, L_0x55f2bbc97020;  alias, 1 drivers
v0x55f2bbc793c0_0 .net "wrreg", 4 0, v0x55f2bbc776f0_0;  alias, 1 drivers
E_0x55f2bbc6d870/0 .event edge, v0x55f2bbc79140_0, v0x55f2bbc776f0_0, v0x55f2bbc79220_0, v0x55f2bbc792e0_0;
v0x55f2bbc78ba0_0 .array/port v0x55f2bbc78ba0, 0;
v0x55f2bbc78ba0_1 .array/port v0x55f2bbc78ba0, 1;
v0x55f2bbc78ba0_2 .array/port v0x55f2bbc78ba0, 2;
v0x55f2bbc78ba0_3 .array/port v0x55f2bbc78ba0, 3;
E_0x55f2bbc6d870/1 .event edge, v0x55f2bbc78ba0_0, v0x55f2bbc78ba0_1, v0x55f2bbc78ba0_2, v0x55f2bbc78ba0_3;
v0x55f2bbc78ba0_4 .array/port v0x55f2bbc78ba0, 4;
v0x55f2bbc78ba0_5 .array/port v0x55f2bbc78ba0, 5;
v0x55f2bbc78ba0_6 .array/port v0x55f2bbc78ba0, 6;
v0x55f2bbc78ba0_7 .array/port v0x55f2bbc78ba0, 7;
E_0x55f2bbc6d870/2 .event edge, v0x55f2bbc78ba0_4, v0x55f2bbc78ba0_5, v0x55f2bbc78ba0_6, v0x55f2bbc78ba0_7;
v0x55f2bbc78ba0_8 .array/port v0x55f2bbc78ba0, 8;
v0x55f2bbc78ba0_9 .array/port v0x55f2bbc78ba0, 9;
v0x55f2bbc78ba0_10 .array/port v0x55f2bbc78ba0, 10;
v0x55f2bbc78ba0_11 .array/port v0x55f2bbc78ba0, 11;
E_0x55f2bbc6d870/3 .event edge, v0x55f2bbc78ba0_8, v0x55f2bbc78ba0_9, v0x55f2bbc78ba0_10, v0x55f2bbc78ba0_11;
v0x55f2bbc78ba0_12 .array/port v0x55f2bbc78ba0, 12;
v0x55f2bbc78ba0_13 .array/port v0x55f2bbc78ba0, 13;
v0x55f2bbc78ba0_14 .array/port v0x55f2bbc78ba0, 14;
v0x55f2bbc78ba0_15 .array/port v0x55f2bbc78ba0, 15;
E_0x55f2bbc6d870/4 .event edge, v0x55f2bbc78ba0_12, v0x55f2bbc78ba0_13, v0x55f2bbc78ba0_14, v0x55f2bbc78ba0_15;
v0x55f2bbc78ba0_16 .array/port v0x55f2bbc78ba0, 16;
v0x55f2bbc78ba0_17 .array/port v0x55f2bbc78ba0, 17;
v0x55f2bbc78ba0_18 .array/port v0x55f2bbc78ba0, 18;
v0x55f2bbc78ba0_19 .array/port v0x55f2bbc78ba0, 19;
E_0x55f2bbc6d870/5 .event edge, v0x55f2bbc78ba0_16, v0x55f2bbc78ba0_17, v0x55f2bbc78ba0_18, v0x55f2bbc78ba0_19;
v0x55f2bbc78ba0_20 .array/port v0x55f2bbc78ba0, 20;
v0x55f2bbc78ba0_21 .array/port v0x55f2bbc78ba0, 21;
v0x55f2bbc78ba0_22 .array/port v0x55f2bbc78ba0, 22;
v0x55f2bbc78ba0_23 .array/port v0x55f2bbc78ba0, 23;
E_0x55f2bbc6d870/6 .event edge, v0x55f2bbc78ba0_20, v0x55f2bbc78ba0_21, v0x55f2bbc78ba0_22, v0x55f2bbc78ba0_23;
v0x55f2bbc78ba0_24 .array/port v0x55f2bbc78ba0, 24;
v0x55f2bbc78ba0_25 .array/port v0x55f2bbc78ba0, 25;
v0x55f2bbc78ba0_26 .array/port v0x55f2bbc78ba0, 26;
v0x55f2bbc78ba0_27 .array/port v0x55f2bbc78ba0, 27;
E_0x55f2bbc6d870/7 .event edge, v0x55f2bbc78ba0_24, v0x55f2bbc78ba0_25, v0x55f2bbc78ba0_26, v0x55f2bbc78ba0_27;
v0x55f2bbc78ba0_28 .array/port v0x55f2bbc78ba0, 28;
v0x55f2bbc78ba0_29 .array/port v0x55f2bbc78ba0, 29;
v0x55f2bbc78ba0_30 .array/port v0x55f2bbc78ba0, 30;
v0x55f2bbc78ba0_31 .array/port v0x55f2bbc78ba0, 31;
E_0x55f2bbc6d870/8 .event edge, v0x55f2bbc78ba0_28, v0x55f2bbc78ba0_29, v0x55f2bbc78ba0_30, v0x55f2bbc78ba0_31;
E_0x55f2bbc6d870 .event/or E_0x55f2bbc6d870/0, E_0x55f2bbc6d870/1, E_0x55f2bbc6d870/2, E_0x55f2bbc6d870/3, E_0x55f2bbc6d870/4, E_0x55f2bbc6d870/5, E_0x55f2bbc6d870/6, E_0x55f2bbc6d870/7, E_0x55f2bbc6d870/8;
E_0x55f2bbc78590/0 .event edge, v0x55f2bbc79060_0, v0x55f2bbc776f0_0, v0x55f2bbc79220_0, v0x55f2bbc792e0_0;
E_0x55f2bbc78590/1 .event edge, v0x55f2bbc78ba0_0, v0x55f2bbc78ba0_1, v0x55f2bbc78ba0_2, v0x55f2bbc78ba0_3;
E_0x55f2bbc78590/2 .event edge, v0x55f2bbc78ba0_4, v0x55f2bbc78ba0_5, v0x55f2bbc78ba0_6, v0x55f2bbc78ba0_7;
E_0x55f2bbc78590/3 .event edge, v0x55f2bbc78ba0_8, v0x55f2bbc78ba0_9, v0x55f2bbc78ba0_10, v0x55f2bbc78ba0_11;
E_0x55f2bbc78590/4 .event edge, v0x55f2bbc78ba0_12, v0x55f2bbc78ba0_13, v0x55f2bbc78ba0_14, v0x55f2bbc78ba0_15;
E_0x55f2bbc78590/5 .event edge, v0x55f2bbc78ba0_16, v0x55f2bbc78ba0_17, v0x55f2bbc78ba0_18, v0x55f2bbc78ba0_19;
E_0x55f2bbc78590/6 .event edge, v0x55f2bbc78ba0_20, v0x55f2bbc78ba0_21, v0x55f2bbc78ba0_22, v0x55f2bbc78ba0_23;
E_0x55f2bbc78590/7 .event edge, v0x55f2bbc78ba0_24, v0x55f2bbc78ba0_25, v0x55f2bbc78ba0_26, v0x55f2bbc78ba0_27;
E_0x55f2bbc78590/8 .event edge, v0x55f2bbc78ba0_28, v0x55f2bbc78ba0_29, v0x55f2bbc78ba0_30, v0x55f2bbc78ba0_31;
E_0x55f2bbc78590 .event/or E_0x55f2bbc78590/0, E_0x55f2bbc78590/1, E_0x55f2bbc78590/2, E_0x55f2bbc78590/3, E_0x55f2bbc78590/4, E_0x55f2bbc78590/5, E_0x55f2bbc78590/6, E_0x55f2bbc78590/7, E_0x55f2bbc78590/8;
S_0x55f2bbc79560 .scope module, "regr_im_s2" "regr" 3 123, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc796f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc79900_0 .net "clear", 0 0, v0x55f2bbc7ce30_0;  1 drivers
v0x55f2bbc799e0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc79aa0_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc79b70_0 .net "in", 31 0, L_0x55f2bbbb6200;  alias, 1 drivers
v0x55f2bbc79c40_0 .var "out", 31 0;
S_0x55f2bbc79dd0 .scope module, "regr_pc4_s2" "regr" 3 114, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x55f2bbc79fb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55f2bbc7a100_0 .net "clear", 0 0, v0x55f2bbc7ce30_0;  alias, 1 drivers
v0x55f2bbc7a1f0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc7a290_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc7a360_0 .net "in", 31 0, L_0x55f2bbc901e0;  alias, 1 drivers
v0x55f2bbc7a400_0 .var "out", 31 0;
S_0x55f2bbc7a5c0 .scope module, "regr_s2_rs" "regr" 3 159, 6 31 0, S_0x55f2bbc67d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x55f2bbc7a7a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fc2967d90f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f2bbc7a8f0_0 .net "clear", 0 0, L_0x7fc2967d90f0;  1 drivers
v0x55f2bbc7a9d0_0 .net "clk", 0 0, v0x55f2bbc46bb0_0;  alias, 1 drivers
v0x55f2bbc7aa90_0 .net "hold", 0 0, v0x55f2bbc7fa10_0;  alias, 1 drivers
v0x55f2bbc7ab60_0 .net "in", 4 0, L_0x55f2bbc90810;  alias, 1 drivers
v0x55f2bbc7ac30_0 .var "out", 4 0;
    .scope S_0x55f2bbc4c720;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2bbc46bb0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55f2bbc4c720;
T_1 ;
    %load/vec4 v0x55f2bbc46bb0_0;
    %inv;
    %store/vec4 v0x55f2bbc3d000_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55f2bbc3d000_0;
    %store/vec4 v0x55f2bbc46bb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f2bbc79dd0;
T_2 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc7a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc7a400_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f2bbc7a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55f2bbc7a400_0;
    %assign/vec4 v0x55f2bbc7a400_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55f2bbc7a360_0;
    %assign/vec4 v0x55f2bbc7a400_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f2bbc6e2f0;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x55f2bbc6e510, v0x55f2bbc6ed70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55f2bbc79560;
T_4 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc79900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc79c40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f2bbc79aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f2bbc79c40_0;
    %assign/vec4 v0x55f2bbc79c40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55f2bbc79b70_0;
    %assign/vec4 v0x55f2bbc79c40_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f2bbc780c0;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x55f2bbc76290, v0x55f2bbc78ba0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55f2bbc780c0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x55f2bbc780c0;
T_7 ;
    %wait E_0x55f2bbc78590;
    %load/vec4 v0x55f2bbc79060_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2bbc78700_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f2bbc79060_0;
    %load/vec4 v0x55f2bbc793c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc79220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f2bbc792e0_0;
    %store/vec4 v0x55f2bbc78700_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55f2bbc79060_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f2bbc78ba0, 4;
    %store/vec4 v0x55f2bbc78700_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f2bbc780c0;
T_8 ;
    %wait E_0x55f2bbc6d870;
    %load/vec4 v0x55f2bbc79140_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2bbc78800_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f2bbc79140_0;
    %load/vec4 v0x55f2bbc793c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc79220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55f2bbc792e0_0;
    %store/vec4 v0x55f2bbc78800_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55f2bbc79140_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f2bbc78ba0, 4;
    %store/vec4 v0x55f2bbc78800_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f2bbc780c0;
T_9 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc79220_0;
    %load/vec4 v0x55f2bbc793c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55f2bbc792e0_0;
    %load/vec4 v0x55f2bbc793c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f2bbc78ba0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f2bbc7a5c0;
T_10 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc7a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f2bbc7ac30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f2bbc7aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55f2bbc7ac30_0;
    %assign/vec4 v0x55f2bbc7ac30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55f2bbc7ab60_0;
    %assign/vec4 v0x55f2bbc7ac30_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f2bbc74880;
T_11 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc74bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55f2bbc74ea0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f2bbc74d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55f2bbc74ea0_0;
    %assign/vec4 v0x55f2bbc74ea0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55f2bbc74e00_0;
    %assign/vec4 v0x55f2bbc74ea0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f2bbc75830;
T_12 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc75b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc75e50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f2bbc75ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55f2bbc75e50_0;
    %assign/vec4 v0x55f2bbc75e50_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55f2bbc75db0_0;
    %assign/vec4 v0x55f2bbc75e50_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f2bbc75070;
T_13 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc75370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f2bbc75660_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f2bbc754f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55f2bbc75660_0;
    %assign/vec4 v0x55f2bbc75660_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55f2bbc755c0_0;
    %assign/vec4 v0x55f2bbc75660_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f2bbc726d0;
T_14 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc72b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc72e40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f2bbc72cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55f2bbc72e40_0;
    %assign/vec4 v0x55f2bbc72e40_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55f2bbc72d80_0;
    %assign/vec4 v0x55f2bbc72e40_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f2bbc6c780;
T_15 ;
    %wait E_0x55f2bbc6c960;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2bbc6c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6cae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6cba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6cc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6cf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6d1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6d280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6cd00_0, 0;
    %load/vec4 v0x55f2bbc6d050_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6d1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cae0_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cae0_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6d280_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6d280_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f2bbc6c9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc6d280_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc6cd00_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f2bbc74060;
T_16 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc74390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f2bbc746b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f2bbc74520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f2bbc746b0_0;
    %assign/vec4 v0x55f2bbc746b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55f2bbc745f0_0;
    %assign/vec4 v0x55f2bbc746b0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f2bbc6b770;
T_17 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6bac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2bbc6bde0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f2bbc6bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55f2bbc6bde0_0;
    %assign/vec4 v0x55f2bbc6bde0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55f2bbc6bd20_0;
    %assign/vec4 v0x55f2bbc6bde0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f2bbc6a730;
T_18 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc6ad60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f2bbc6abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55f2bbc6ad60_0;
    %assign/vec4 v0x55f2bbc6ad60_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55f2bbc6acc0_0;
    %assign/vec4 v0x55f2bbc6ad60_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f2bbc716d0;
T_19 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc71a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc71d20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f2bbc71b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55f2bbc71d20_0;
    %assign/vec4 v0x55f2bbc71d20_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55f2bbc71c50_0;
    %assign/vec4 v0x55f2bbc71d20_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f2bbc706f0;
T_20 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc70a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc70d50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f2bbc70bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55f2bbc70d50_0;
    %assign/vec4 v0x55f2bbc70d50_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55f2bbc70c90_0;
    %assign/vec4 v0x55f2bbc70d50_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f2bbc75fd0;
T_21 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc76390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f2bbc766a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f2bbc76510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55f2bbc766a0_0;
    %assign/vec4 v0x55f2bbc766a0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55f2bbc765e0_0;
    %assign/vec4 v0x55f2bbc766a0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f2bbc6a090;
T_22 ;
    %wait E_0x55f2bbc6a310;
    %load/vec4 v0x55f2bbc6a5d0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f2bbc6a370_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55f2bbc6a090;
T_23 ;
    %wait E_0x55f2bbc6a290;
    %load/vec4 v0x55f2bbc6a530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f2bbc6a470_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f2bbc6a470_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f2bbc6a470_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x55f2bbc6a370_0;
    %store/vec4 v0x55f2bbc6a470_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f2bbc6a470_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f2bbc68160;
T_24 ;
    %wait E_0x55f2bbc68340;
    %load/vec4 v0x55f2bbc69990_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x55f2bbc697d0_0;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x55f2bbc696f0_0;
    %load/vec4 v0x55f2bbc698b0_0;
    %and;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x55f2bbc696f0_0;
    %load/vec4 v0x55f2bbc698b0_0;
    %or;
    %inv;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x55f2bbc696f0_0;
    %load/vec4 v0x55f2bbc698b0_0;
    %or;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f2bbc69d90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x55f2bbc69e50_0;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x55f2bbc696f0_0;
    %load/vec4 v0x55f2bbc698b0_0;
    %xor;
    %assign/vec4 v0x55f2bbc69cb0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55f2bbc778a0;
T_25 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc77bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc77f10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55f2bbc77d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55f2bbc77f10_0;
    %assign/vec4 v0x55f2bbc77f10_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55f2bbc77e40_0;
    %assign/vec4 v0x55f2bbc77f10_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f2bbc6eeb0;
T_26 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc6f4f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55f2bbc6f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55f2bbc6f4f0_0;
    %assign/vec4 v0x55f2bbc6f4f0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x55f2bbc6f430_0;
    %assign/vec4 v0x55f2bbc6f4f0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f2bbc6fef0;
T_27 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc70220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc70530_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55f2bbc703a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55f2bbc70530_0;
    %assign/vec4 v0x55f2bbc70530_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55f2bbc70470_0;
    %assign/vec4 v0x55f2bbc70530_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f2bbc76870;
T_28 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc76ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f2bbc76eb0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55f2bbc76d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55f2bbc76eb0_0;
    %assign/vec4 v0x55f2bbc76eb0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55f2bbc76df0_0;
    %assign/vec4 v0x55f2bbc76eb0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f2bbc6bfb0;
T_29 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6c2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2bbc6c600_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55f2bbc6c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x55f2bbc6c600_0;
    %assign/vec4 v0x55f2bbc6c600_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55f2bbc6c540_0;
    %assign/vec4 v0x55f2bbc6c600_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55f2bbc6af30;
T_30 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc6b5c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55f2bbc6b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55f2bbc6b5c0_0;
    %assign/vec4 v0x55f2bbc6b5c0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55f2bbc6b4f0_0;
    %assign/vec4 v0x55f2bbc6b5c0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f2bbc71ed0;
T_31 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc72200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc72520_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55f2bbc72380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55f2bbc72520_0;
    %assign/vec4 v0x55f2bbc72520_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55f2bbc72450_0;
    %assign/vec4 v0x55f2bbc72520_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f2bbc70f20;
T_32 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc71250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc71570_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55f2bbc713d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55f2bbc71570_0;
    %assign/vec4 v0x55f2bbc71570_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x55f2bbc714a0_0;
    %assign/vec4 v0x55f2bbc71570_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55f2bbc73830;
T_33 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc73b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2bbc73e90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55f2bbc73d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55f2bbc73e90_0;
    %assign/vec4 v0x55f2bbc73e90_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55f2bbc73dd0_0;
    %assign/vec4 v0x55f2bbc73e90_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55f2bbc6d500;
T_34 ;
    %vpi_call 8 45 "$readmemh", P_0x55f2bbc6d6d0, v0x55f2bbc6ddf0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x55f2bbc6d500;
T_35 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x55f2bbc6e050_0;
    %load/vec4 v0x55f2bbc6dc20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f2bbc6ddf0, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f2bbc73010;
T_36 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc73340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc73680_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55f2bbc734e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55f2bbc73680_0;
    %assign/vec4 v0x55f2bbc73680_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55f2bbc735b0_0;
    %assign/vec4 v0x55f2bbc73680_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55f2bbc6f6c0;
T_37 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc6f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc6fd20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55f2bbc6fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55f2bbc6fd20_0;
    %assign/vec4 v0x55f2bbc6fd20_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x55f2bbc6fc60_0;
    %assign/vec4 v0x55f2bbc6fd20_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55f2bbc77080;
T_38 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc773b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f2bbc776f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55f2bbc77550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x55f2bbc776f0_0;
    %assign/vec4 v0x55f2bbc776f0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x55f2bbc77620_0;
    %assign/vec4 v0x55f2bbc776f0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f2bbc67d00;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "PC=%x %x||rs=%d rt=%d rd=%d||A=%x B=%x||w=%x Ram%x R%xW%x||D=%x \012b=%x j%x||Opcode=%x Func=%x||I=%x R=%x||D=%d alu=%x branch%x j%x||R=%x C=%d \012-------------------------------------------------------------------------------------------------------", v0x55f2bbc7e3b0_0, v0x55f2bbc7d510_0, v0x55f2bbc7f370_0, v0x55f2bbc7f520_0, v0x55f2bbc7eb90_0, v0x55f2bbc7d2e0_0, v0x55f2bbc7be00_0, v0x55f2bbc7cd20_0, v0x55f2bbc7ed50_0, v0x55f2bbc7dd20_0, v0x55f2bbc7e210_0, v0x55f2bbc7fbc0_0, v0x55f2bbc7c130_0, v0x55f2bbc7d8a0_0, v0x55f2bbc7e2e0_0, &PV<v0x55f2bbc7d620_0, 0, 6>, v0x55f2bbc7f7a0_0, v0x55f2bbc7b9b0_0, v0x55f2bbc7fd80_0, v0x55f2bbc7ba80_0, v0x55f2bbc7eaf0_0, v0x55f2bbc7db40_0, v0x55f2bbc7fe70_0, v0x55f2bbc7c6d0_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x55f2bbc67d00;
T_40 ;
    %wait E_0x55f2bbc55610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc7ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc7cf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc7cfc0_0, 0;
    %load/vec4 v0x55f2bbc7eaf0_0;
    %load/vec4 v0x55f2bbc7db40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc7ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc7cf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc7cfc0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55f2bbc67d00;
T_41 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55f2bbc7c6d0_0, 0;
    %end;
    .thread T_41;
    .scope S_0x55f2bbc67d00;
T_42 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc7c6d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55f2bbc7c6d0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55f2bbc67d00;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f2bbc7e3b0_0, 0;
    %end;
    .thread T_43;
    .scope S_0x55f2bbc67d00;
T_44 ;
    %wait E_0x55f2bbc6a9e0;
    %load/vec4 v0x55f2bbc7fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x55f2bbc7e3b0_0;
    %assign/vec4 v0x55f2bbc7e3b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55f2bbc7eaf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x55f2bbc7c130_0;
    %assign/vec4 v0x55f2bbc7e3b0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x55f2bbc7db40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x55f2bbc7d8a0_0;
    %assign/vec4 v0x55f2bbc7e3b0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x55f2bbc7e890_0;
    %assign/vec4 v0x55f2bbc7e3b0_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55f2bbc67d00;
T_45 ;
    %wait E_0x55f2bbb9cc40;
    %load/vec4 v0x55f2bbc7d060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0x55f2bbc7c8a0_0;
    %store/vec4 v0x55f2bbc7d2e0_0, 0, 32;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x55f2bbc7ba80_0;
    %store/vec4 v0x55f2bbc7d2e0_0, 0, 32;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x55f2bbc7fbc0_0;
    %store/vec4 v0x55f2bbc7d2e0_0, 0, 32;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55f2bbc67d00;
T_46 ;
    %wait E_0x55f2bbbc50c0;
    %load/vec4 v0x55f2bbc7d140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v0x55f2bbc7cc60_0;
    %store/vec4 v0x55f2bbc7d380_0, 0, 32;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v0x55f2bbc7ba80_0;
    %store/vec4 v0x55f2bbc7d380_0, 0, 32;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v0x55f2bbc7fbc0_0;
    %store/vec4 v0x55f2bbc7d380_0, 0, 32;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55f2bbc67d00;
T_47 ;
    %wait E_0x55f2bbbc5360;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x55f2bbc7c360_0;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %load/vec4 v0x55f2bbc7c570_0;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc7eaf0_0, 0;
    %jmp T_47.3;
T_47.0 ;
    %load/vec4 v0x55f2bbc80070_0;
    %assign/vec4 v0x55f2bbc7eaf0_0, 0;
    %jmp T_47.3;
T_47.1 ;
    %load/vec4 v0x55f2bbc80070_0;
    %inv;
    %assign/vec4 v0x55f2bbc7eaf0_0, 0;
    %jmp T_47.3;
T_47.3 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55f2bbc67d00;
T_48 ;
    %wait E_0x55f2bbbc5c20;
    %load/vec4 v0x55f2bbc7f200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc7fd80_0;
    %load/vec4 v0x55f2bbc7f460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2bbc7d060_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x55f2bbc7f2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc7fe70_0;
    %load/vec4 v0x55f2bbc7f460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2bbc7d060_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2bbc7d060_0, 0;
T_48.3 ;
T_48.1 ;
    %load/vec4 v0x55f2bbc7f200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc7fd80_0;
    %load/vec4 v0x55f2bbc7f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f2bbc7d140_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x55f2bbc7f2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc7fe70_0;
    %load/vec4 v0x55f2bbc7f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f2bbc7d140_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f2bbc7d140_0, 0;
T_48.7 ;
T_48.5 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55f2bbc67d00;
T_49 ;
    %wait E_0x55f2bbbc4ec0;
    %load/vec4 v0x55f2bbc7dc80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc7f520_0;
    %load/vec4 v0x55f2bbc7f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2bbc7f370_0;
    %load/vec4 v0x55f2bbc7f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2bbc7fa10_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2bbc7fa10_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x55f2bbba6c30;
T_50 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f2bbba6c30 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
