# Or-gate-verilog-code
This repository contains verilog code for 'or' gate along with test bench
