/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [30:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [38:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_0z[4] ? celloutsig_1_0z[3] : celloutsig_1_1z;
  assign celloutsig_0_2z = celloutsig_0_0z[1] ? in_data[41] : in_data[82];
  assign celloutsig_1_1z = ~(in_data[174] | in_data[182]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[1] | celloutsig_0_3z[7]);
  assign celloutsig_0_19z = ~(celloutsig_0_11z[5] | celloutsig_0_10z[23]);
  assign celloutsig_1_10z = ~celloutsig_1_8z[7];
  assign celloutsig_1_11z = ~celloutsig_1_8z[3];
  assign celloutsig_0_27z = ~celloutsig_0_21z[31];
  assign celloutsig_0_18z = ~((celloutsig_0_9z[6] | celloutsig_0_15z[20]) & celloutsig_0_7z[13]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[2] | celloutsig_1_1z) & (celloutsig_1_0z[1] | celloutsig_1_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_2z | celloutsig_1_4z) & (celloutsig_1_11z | celloutsig_1_10z));
  assign celloutsig_1_3z = celloutsig_1_0z[3] | celloutsig_1_2z;
  assign celloutsig_0_1z = celloutsig_0_0z[0] | in_data[65];
  assign celloutsig_0_16z = celloutsig_0_0z[0] | celloutsig_0_13z[19];
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_1z);
  assign celloutsig_0_5z = { celloutsig_0_3z[6:2], celloutsig_0_1z } + celloutsig_0_3z[5:0];
  assign celloutsig_0_6z = { celloutsig_0_3z[7:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } + { celloutsig_0_0z[2], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[66:53], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z } + { in_data[41:38], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_21z[37:28], celloutsig_0_18z, celloutsig_0_14z } + celloutsig_0_17z[12:1];
  assign celloutsig_0_20z = { celloutsig_0_5z[3:2], celloutsig_0_2z } <= celloutsig_0_9z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_7z[16:13], celloutsig_0_12z } && celloutsig_0_9z[10:6];
  assign celloutsig_1_2z = ! { in_data[146:120], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[181:170], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } < in_data[189:170];
  assign celloutsig_0_25z = celloutsig_0_18z & ~(celloutsig_0_16z);
  assign celloutsig_0_3z = { in_data[20:16], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[14:11], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[149:143], celloutsig_1_7z } * { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_6z ? celloutsig_1_8z : in_data[129:122];
  assign celloutsig_0_8z = celloutsig_0_0z[1] ? celloutsig_0_6z[5:3] : { in_data[82:81], celloutsig_0_2z };
  assign celloutsig_0_4z = & { in_data[92], celloutsig_0_0z };
  assign celloutsig_0_24z = & { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z[7:2] };
  assign celloutsig_0_39z = { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_16z } >> { celloutsig_0_15z[18], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_21z = { celloutsig_0_10z[25:1], celloutsig_0_14z, celloutsig_0_17z } <<< { in_data[32:22], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[4:2] >>> in_data[57:55];
  assign celloutsig_0_15z = { celloutsig_0_9z[9:0], celloutsig_0_5z, celloutsig_0_5z } >>> { celloutsig_0_10z[21:13], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_0z[1:0], celloutsig_0_4z, celloutsig_0_19z } - { celloutsig_0_22z[2], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[152:147] - in_data[189:184];
  assign celloutsig_0_9z = celloutsig_0_6z[13:3] - { in_data[69:65], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z[8:2], celloutsig_0_4z, celloutsig_0_2z } - { celloutsig_0_10z[8:2], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_13z[15:6], celloutsig_0_8z } - { in_data[95:93], celloutsig_0_11z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_46z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_46z = { celloutsig_0_17z[7:6], celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_39z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 16'h0000;
    else if (!clkin_data[64]) celloutsig_1_19z = { celloutsig_1_8z[7:1], celloutsig_1_16z, celloutsig_1_7z };
  always_latch
    if (clkin_data[96]) celloutsig_0_10z = 31'h00000000;
    else if (clkin_data[32]) celloutsig_0_10z = { in_data[55:34], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_13z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_6z[7:1], celloutsig_0_4z, celloutsig_0_6z };
  assign { out_data[128], out_data[111:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
